Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon Oct 30 19:07:19 2023
| Host         : DESKTOP-DD3FGS6 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file ZYNQ_CORE_wrapper_control_sets_placed.rpt
| Design       : ZYNQ_CORE_wrapper
| Device       : xc7z010
----------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   252 |
|    Minimum number of control sets                        |   252 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   826 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   252 |
| >= 0 to < 4        |    11 |
| >= 4 to < 6        |    45 |
| >= 6 to < 8        |    13 |
| >= 8 to < 10       |    36 |
| >= 10 to < 12      |    30 |
| >= 12 to < 14      |    14 |
| >= 14 to < 16      |    10 |
| >= 16              |    93 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             409 |          162 |
| No           | No                    | Yes                    |              67 |           18 |
| No           | Yes                   | No                     |             478 |          187 |
| Yes          | No                    | No                     |            1931 |          461 |
| Yes          | No                    | Yes                    |              60 |           15 |
| Yes          | Yes                   | No                     |            2429 |          685 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                                                           Clock Signal                                                                           |                                                                                                                           Enable Signal                                                                                                                           |                                                                                                                            Set/Reset Signal                                                                                                                            | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                            |                1 |              1 |         1.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/FSM_onehot_state_reg[1]                                                                               |                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/doGain_0/inst/fptrunc_64ns_32_5_no_dsp_1_U1/ce_r                                                                                                                                                                                                      | ZYNQ_CORE_i/doGain_0/inst/fptrunc_64ns_32_5_no_dsp_1_U1/doGain_fptrunc_64ns_32_5_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/EXP/FLOW_OP_DEL/i_pipe/opt_has_pipe.first_q_reg[1]_0                                                                                  |                1 |              1 |         1.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/push                                                                                              |                                                                                                                                                                                                                                                                        |                1 |              1 |         1.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                                |                                                                                                                                                                                                                                                                        |                1 |              2 |         2.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 |                                                                                                                                                                                                                                                                   | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                             |                1 |              3 |         3.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 |                                                                                                                                                                                                                                                                   | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                               |                1 |              3 |         3.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                      |                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 |                                                                                                                                                                                                                                                                   | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i                                       |                1 |              3 |         3.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/INCLUDE_DRE_CNTL.I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                         |                                                                                                                                                                                                                                                                        |                1 |              3 |         3.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/grant_hot                                                                                                                                                                           | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                             |                2 |              4 |         2.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/E[0]                                                        | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                             |                2 |              4 |         2.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/doGain_0/inst/regslice_both_outStream_V_keep_V_U/B_V_data_1_load_B                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/doGain_0/inst/regslice_both_inStream_V_keep_V_U/B_V_data_1_load_B                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/doGain_0/inst/regslice_both_inStream_V_keep_V_U/B_V_data_1_load_A                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/PS7_i[0]                                                                                                     | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/pushed_commands[3]_i_1__0_n_0                                                                                                                  |                1 |              4 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/BIT_COUNT                                                                                                                     |                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/doGain_0/inst/regslice_both_outStream_V_keep_V_U/B_V_data_1_load_A                                                                                                                                                                                    |                                                                                                                                                                                                                                                                        |                1 |              4 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/sig_token_cntr[3]_i_1_n_0                                                                                                                                | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                             |                2 |              4 |         2.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_coelsc_reg                                                                                                                                                   | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_coelsc_tag_reg0                                                                                                                                                        |                1 |              4 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/PS7_i[0]                                                                                                                  | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/pushed_commands[3]_i_1_n_0                                                                                                                               |                1 |              4 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                   | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_cmd_stat_rst_user_reg_n_cdc_from_reg[0]                                                                 |                1 |              4 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 |                                                                                                                                                                                                                                                                   | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_master_slots[0].reg_slice_mi/p_1_in                                                                                                                                                                                         |                2 |              4 |         2.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 |                                                                                                                                                                                                                                                                   | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_master_slots[0].reg_slice_mi/p_0_in                                                                                                                                                                                         |                3 |              4 |         1.33 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/m_valid_i                                                                                                                            | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                                                 |                2 |              4 |         2.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                        | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                                                 |                1 |              4 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/gen_single_thread.accept_cnt[3]_i_1_n_0                                                                                                             | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/m_valid_i                                                                                                                        | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/SR[0]                                                                                                                                 |                2 |              4 |         2.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.si_transactor_aw/gen_single_thread.accept_cnt[3]_i_1__0_n_0                                                                                                         | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 |                                                                                                                                                                                                                                                                   | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]_inv_0                                                                                                                                     |                2 |              4 |         2.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 |                                                                                                                                                                                                                                                                   | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                                                       |                2 |              4 |         2.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 |                                                                                                                                                                                                                                                                   | ZYNQ_CORE_i/rst_ps7_0_200M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                                          |                3 |              4 |         1.33 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/gen_master_slots[0].w_issuing_cnt_reg[0]_0[0]                                                                                                                                       | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/grant_hot                                                                                                                                                                           | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                    |                1 |              4 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/gen_master_slots[0].r_issuing_cnt_reg[0][0]                                                                                                                                         | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                    |                2 |              4 |         2.00 |
|  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk                                                                                                |                                                                                                                                                                                                                                                                   | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/tx_reset_async_reg_n_0                                                                                                                                           |                1 |              5 |         5.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/ADDR_WR[4]_i_1_n_0                                                                                                            | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                                                |                2 |              5 |         2.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/doGain_0/inst/regslice_both_outStream_V_data_V_U/E[0]                                                                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                        | ZYNQ_CORE_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                              |                2 |              5 |         2.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 |                                                                                                                                                                                                                                                                   | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                3 |              5 |         1.67 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 |                                                                                                                                                                                                                                                                   | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/reset_in                                                                                                                                                         |                1 |              5 |         5.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                           |                                                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 |                                                                                                                                                                                                                                                                   | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_clocking/tx_reset                                                                                                                                                                                         |                1 |              5 |         5.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_ADDR.addr_q                                                                                          | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                             |                2 |              5 |         2.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                             | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                             |                2 |              5 |         2.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/E[0]                                                               |                                                                                                                                                                                                                                                                        |                1 |              5 |         5.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                             |                2 |              5 |         2.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                                                    | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                  |                2 |              5 |         2.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG_ID_REG                                                                                                                       | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                                                |                2 |              5 |         2.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                           | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                             |                2 |              5 |         2.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/sig_push_rd_sts_reg                                                                                                                                                   | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_rd_sts_tag_reg0                                                                                                                       |                1 |              5 |         5.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 |                                                                                                                                                                                                                                                                   | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                             |                1 |              5 |         5.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_ID_REG                                                                                                                                 | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                                                |                2 |              5 |         2.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                                                     | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                  |                1 |              5 |         5.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/cmd_b_push_block_reg_1[0]                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                          |                2 |              6 |         3.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/rst_ps7_0_200M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                      | ZYNQ_CORE_i/rst_ps7_0_200M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                                                    |                1 |              6 |         6.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_data_inst/E[0]                                                                                                                                                | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                          |                2 |              6 |         3.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[6]_i_1_n_0                                                                                                    |                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.USE_SPLIT_W.write_resp_inst/E[0]                                                                                                                                    | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                          |                2 |              7 |         3.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_dre_tvalid_i_reg                                                                                   | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/sig_clr_dbc_reg_reg_0[0]                                                                                    |                2 |              7 |         3.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                       | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                             |                2 |              7 |         3.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                                                    |                                                                                                                                                                                                                                                                        |                2 |              7 |         3.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/mm2s_all_idle                                                                                                                                                                | ZYNQ_CORE_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/s_soft_reset_i_re                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/p_15_in                                                                                      | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                             |                4 |              7 |         1.75 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_VALID_Q_reg_1                                                         | ZYNQ_CORE_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                              |                3 |              7 |         2.33 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                                                | ZYNQ_CORE_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                                                     |                2 |              7 |         3.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                                         |                                                                                                                                                                                                                                                                        |                3 |              7 |         2.33 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_next_sequential_reg_reg                                     | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_clr_dqual_reg                                                                                                                                                          |                3 |              8 |         2.67 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_decerr_slave.decerr_slave_inst/gen_axi.read_cnt[7]_i_1_n_0                                                                                                                                      | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                    |                3 |              8 |         2.67 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_0[0]                                                                       | ZYNQ_CORE_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                              |                3 |              8 |         2.67 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg[0]                                                                         | ZYNQ_CORE_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                              |                3 |              8 |         2.67 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              |                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_4[0]                                                                       | ZYNQ_CORE_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                              |                3 |              8 |         2.67 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/doGain_0/inst/fptrunc_64ns_32_5_no_dsp_1_U1/ce_r                                                                                                                                                                                                      | ZYNQ_CORE_i/doGain_0/inst/fptrunc_64ns_32_5_no_dsp_1_U1/doGain_fptrunc_64ns_32_5_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/SR[0]                                                                                                          |                2 |              8 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                                            | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                             |                4 |              8 |         2.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_6[0]                                                                       | ZYNQ_CORE_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                              |                3 |              8 |         2.67 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_5[0]                                                                       | ZYNQ_CORE_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                              |                4 |              8 |         2.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                               | ZYNQ_CORE_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12][0]                                                                                                                                                                 |                2 |              8 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/E[0]                                                                                                                                                            | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_m_valid_out_reg_1[0]                                                                                        |                2 |              8 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   |                                                                                                                                                                                                                                                                        |                1 |              8 |         8.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                           | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                                            |                2 |              8 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                               | ZYNQ_CORE_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/SS[0]                                                                                                                                                                                                 |                2 |              8 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/sig_dbeat_cntr[7]_i_1__0_n_0                                                                                                                                          | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                             |                4 |              8 |         2.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_3[0]                                                                       | ZYNQ_CORE_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                              |                3 |              8 |         2.67 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_2[0]                                                                       | ZYNQ_CORE_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                              |                3 |              8 |         2.67 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_REGISTER.M_AXI_WVALID_q_reg_1[0]                                                                       | ZYNQ_CORE_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                              |                3 |              8 |         2.67 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo               |                                                                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 |                                                                                                                                                                                                                                                                   | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                3 |              9 |         3.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                   | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                3 |              9 |         3.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg_reg[3]0                                                                                                    | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1_n_0                                                                                                   |                3 |              9 |         3.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                                                    | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1_n_0                                                                                                   |                3 |              9 |         3.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_FF_OUT.USE_RTL_OUTPUT_PIPELINE.M_MESG_Q_reg[28]_0                                                        | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                             |                4 |              9 |         2.25 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en                         | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                2 |              9 |         4.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg_reg[2]0                                                                                                    | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1_n_0                                                                                                   |                3 |              9 |         3.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                                                    | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1_n_0                                                                                                   |                3 |              9 |         3.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                         | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                4 |              9 |         2.25 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/p_89_in                                                                                                     | ZYNQ_CORE_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                              |                3 |              9 |         3.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg[0]                                                                      | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[2].sig_output_data_reg[2][8]_i_1__0_n_0                                                            |                3 |              9 |         3.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg_reg[1]0                                                                | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[1].sig_output_data_reg[1][8]_i_1__0_n_0                                                            |                2 |              9 |         4.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg_reg[0]0                                                                | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[0].sig_output_data_reg[0][8]_i_1__0_n_0                                                            |                3 |              9 |         3.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/doGain_0/inst/fptrunc_64ns_32_5_no_dsp_1_U1/ce_r                                                                                                                                                                                                      | ZYNQ_CORE_i/doGain_0/inst/fpext_32ns_64_4_no_dsp_1_U2/doGain_fpext_32ns_64_4_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/SR[0]                                                                                     |                2 |              9 |         4.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                   |                                                                                                                                                                                                                                                                        |                2 |              9 |         4.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_flush_db2_reg_1[0]                                                                    | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_OUTPUT_REG[3].sig_output_data_reg[3][8]_i_1__0_n_0                                                            |                3 |              9 |         3.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 |                                                                                                                                                                                                                                                                   | ZYNQ_CORE_i/util_vector_logic_0/Res[0]                                                                                                                                                                                                                                 |                2 |             10 |         5.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                      | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                      |                3 |             10 |         3.33 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 |                                                                                                                                                                                                                                                                   | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                                                  |                6 |             10 |         1.67 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                  | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1__0_n_0                                                              |                3 |             10 |         3.33 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                  | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1__0_n_0                                                              |                4 |             10 |         2.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INPUT_REG[3].sig_input_data_reg_reg[3][8][0]                                          | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_DRE.I_S2MM_DRE_BLOCK/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1__0_n_0                                                              |                2 |             10 |         5.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[3]_0[0]                                                              | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg[0]                        |                2 |             10 |         5.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[1]_0[0]                                                              | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_1[0]                      |                2 |             10 |         5.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[0]_0[0]                                                              | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_0[0]                      |                2 |             10 |         5.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_strb_reg_out_reg[2]_0[0]                                                              | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_flush_db1_reg_2[0]                      |                2 |             10 |         5.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg_reg[0]0                                                                                                      | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[0].sig_delay_data_reg[0][9]_i_1_n_0                                                                                                     |                3 |             10 |         3.33 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[1].sig_input_data_reg_reg[1]0                                                                                                      | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg[0]                                                                                   |                2 |             10 |         5.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[3].sig_input_data_reg_reg[3]0                                                                                                      | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_1[0]                                                                                 |                2 |             10 |         5.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[2].sig_input_data_reg_reg[2]0                                                                                                      | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/SR[0]                                                                                                                 |                2 |             10 |         5.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg_reg[2]0                                                                                                      | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[2].sig_delay_data_reg[2][9]_i_1_n_0                                                                                                     |                2 |             10 |         5.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg_reg[1]0                                                                                                      | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_DELAY_REG[1].sig_delay_data_reg[1][9]_i_1_n_0                                                                                                     |                3 |             10 |         3.33 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/GEN_INPUT_REG[0].sig_input_data_reg_reg[0]0                                                                                                      | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/gen_wr_a.gen_word_narrow.mem_reg_0[0]                                                                                 |                2 |             10 |         5.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]              | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                      |                2 |             10 |         5.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                                            | ZYNQ_CORE_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                            |                4 |             10 |         2.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                   |                                                                                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                   | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                   |                2 |             10 |         5.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]          | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                   |                3 |             10 |         3.33 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                              | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             10 |         3.33 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]     | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                2 |             10 |         5.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/AN_STATUS_MONI_EN_REG                                                                                                                          | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                                                |                3 |             10 |         3.33 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                        |                2 |             10 |         5.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_1[0]                                                                                                         |                                                                                                                                                                                                                                                                        |                5 |             10 |         2.00 |
|  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk                                                                                                |                                                                                                                                                                                                                                                                   | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/i_reset_sync_tx_reset/reset_out                                                                                    |                3 |             10 |         3.33 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 |                                                                                                                                                                                                                                                                   | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realigner_btt2[25]_i_1_n_0                                                                                                                      |                3 |             10 |         3.33 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 |                                                                                                                                                                                                                                                                   | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                              |                4 |             10 |         2.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc1_reg                                                                                                                                                       | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                |                5 |             12 |         2.40 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 |                                                                                                                                                                                                                                                                   | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                      |                4 |             12 |         3.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 |                                                                                                                                                                                                                                                                   | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/AR[0]                                                                   |                3 |             12 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 |                                                                                                                                                                                                                                                                   | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[1]_0 |                3 |             12 |         4.00 |
|  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/gmii_to_rgmii_core_non_versal.i_gmii_to_rgmii/gmii_rx_clk |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                6 |             12 |         2.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                                |                                                                                                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_10M_SPEED_BIT_LOC_REG                                                                                                                  | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                                                |                5 |             12 |         2.40 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                        |                2 |             12 |         6.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                                               | ZYNQ_CORE_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                 |                4 |             13 |         3.25 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[1]                                                                                                                                               | ZYNQ_CORE_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                 |                5 |             13 |         2.60 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 |                                                                                                                                                                                                                                                                   | ZYNQ_CORE_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_2                                                                                                                                                                    |                6 |             13 |         2.17 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 |                                                                                                                                                                                                                                                                   | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                |                6 |             13 |         2.17 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 |                                                                                                                                                                                                                                                                   | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]                            |                6 |             13 |         2.17 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                               |                                                                                                                                                                                                                                                                        |                4 |             13 |         3.25 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                                     | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                4 |             14 |         3.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                                              | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SR[0]                                                                |                3 |             14 |         4.67 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                           | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                |                3 |             14 |         4.67 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 |                                                                                                                                                                                                                                                                   | ZYNQ_CORE_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                 |                6 |             14 |         2.33 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 |                                                                                                                                                                                                                                                                   | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_ZYNQ_CORE_gmii_to_rgmii_0_0_resets/idelayctrl_reset_gen/reset_out                                                                                                                                                                     |                2 |             15 |         7.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 |                                                                                                                                                                                                                                                                   | ZYNQ_CORE_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                              |                8 |             15 |         1.88 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/FSM_sequential_gen_fwft.curr_fwft_state_reg[1]  | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                6 |             15 |         2.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDC_RISING_REG1                                                                                                                                | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                                                |                6 |             15 |         2.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_calc2_reg                                                                                                                                                       | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                |                5 |             15 |         3.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                                   | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]                                        |                5 |             15 |         3.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RD_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                   |                                                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_SPEED_REG                                                                                                                              | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                                                |                6 |             16 |         2.67 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]                         |                                                                                                                                                                                                                                                                        |                2 |             16 |         8.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_im0_msh[0]_i_1_n_0                                                                                                                                          | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                |                4 |             16 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                                             | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                  |                4 |             16 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/EXT_PHY_STAT_REG                                                                                                                               | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                                                |                9 |             16 |         1.78 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                   |                                                                                                                                                                                                                                                                        |                3 |             16 |         5.33 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                                             | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                  |                4 |             16 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 |                                                                                                                                                                                                                                                                   | ZYNQ_CORE_i/doGain_0/inst/regslice_both_inStream_V_data_V_U/ap_rst_n_inv                                                                                                                                                                                               |                7 |             18 |         2.57 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 |                                                                                                                                                                                                                                                                   | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_reset_sync_mgmt_reset/reset_out                                                                                                                                |                5 |             18 |         3.60 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/E[0]                                                                                                                                                            | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                                                   |                5 |             18 |         3.60 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/valid_Write                                                                                                  |                                                                                                                                                                                                                                                                        |                6 |             20 |         3.33 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                    | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/SR[0]                                                                                                             |                7 |             21 |         3.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/USE_RTL_FIFO.data_srl_reg[31][0]_srl32_i_1_n_0                                                             |                                                                                                                                                                                                                                                                        |                6 |             21 |         3.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                     |                                                                                                                                                                                                                                                                        |               11 |             21 |         1.91 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/doGain_0/inst/fptrunc_64ns_32_5_no_dsp_1_U1/ce_r                                                                                                                                                                                                      | ZYNQ_CORE_i/doGain_0/inst/fptrunc_64ns_32_5_no_dsp_1_U1/doGain_fptrunc_64ns_32_5_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/EXP/STATE_DELAY/i_pipe/opt_has_pipe.first_q_reg[1]_0                                                                                  |                5 |             22 |         4.40 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 |                                                                                                                                                                                                                                                                   | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                          |               11 |             22 |         2.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.write_addr_inst/GEN_CMD_QUEUE.cmd_queue/M_READY_I                                                                                                  | ZYNQ_CORE_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_WRITE.gen_non_fifo_w_upsizer.write_data_inst/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N                                                                              |                7 |             22 |         3.14 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/doGain_0/inst/fptrunc_64ns_32_5_no_dsp_1_U1/ce_r                                                                                                                                                                                                      | ZYNQ_CORE_i/doGain_0/inst/fpext_32ns_64_4_no_dsp_1_U2/doGain_fpext_32ns_64_4_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_1                                                             |                9 |             22 |         2.44 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                         |                                                                                                                                                                                                                                                                        |               11 |             24 |         2.18 |
|  ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/gmii_tx_clk                                                                                                |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |                7 |             25 |         3.57 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 |                                                                                                                                                                                                                                                                   | ZYNQ_CORE_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                                            |                6 |             25 |         4.17 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_sm_ld_xfer_reg_ns                                                                                                                                                     | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                |                8 |             25 |         3.12 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.I_S2MM_CMDSTS/E[0]                                                                                                                                                   | ZYNQ_CORE_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                 |                4 |             26 |         6.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[10]_0[0]                                                                                                                                               | ZYNQ_CORE_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                 |                6 |             26 |         4.33 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                                       | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                  |                7 |             26 |         3.71 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                                         |                                                                                                                                                                                                                                                                        |                6 |             27 |         4.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                        |                8 |             27 |         3.38 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 |                                                                                                                                                                                                                                                                   | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                    |               10 |             28 |         2.80 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 |                                                                                                                                                                                                                                                                   | ZYNQ_CORE_i/doGain_0/inst/fpext_32ns_64_4_no_dsp_1_U2/doGain_fpext_32ns_64_4_no_dsp_1_ip_u/inst/i_synth/FLT_TO_FLT_OP.SPD.OP/EXP/COND_DET/EXP_DET_LUT.EXP_ALL_ONE_DEL/i_pipe/opt_has_pipe.first_q_reg[0]_1                                                             |               13 |             29 |         2.23 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/FIFO_Full_reg                                               |                                                                                                                                                                                                                                                                        |                4 |             29 |         7.25 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                                         |                                                                                                                                                                                                                                                                        |                6 |             30 |         5.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                                                     |                                                                                                                                                                                                                                                                        |                7 |             30 |         4.29 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                               |                                                                                                                                                                                                                                                                        |                5 |             31 |         6.20 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                      | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                             |                4 |             31 |         7.75 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                                             |                                                                                                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                                           |                                                                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/doGain_0/inst/regslice_both_outStream_V_data_V_U/ap_block_pp0_stage0_11001                                                                                                                                                                            | ZYNQ_CORE_i/doGain_0/inst/regslice_both_outStream_V_data_V_U/SR[0]                                                                                                                                                                                                     |               10 |             32 |         3.20 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/doGain_0/inst/regslice_both_outStream_V_data_V_U/ap_block_pp0_stage0_11001                                                                                                                                                                            | ZYNQ_CORE_i/doGain_0/inst/regslice_both_inStream_V_data_V_U/ap_rst_n_inv                                                                                                                                                                                               |                7 |             32 |         4.57 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_push_input_reg11_out                                                                                                                                                  | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                |               11 |             32 |         2.91 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/doGain_0/inst/regslice_both_inStream_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                                       |                                                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/doGain_0/inst/regslice_both_outStream_V_data_V_U/B_V_data_1_load_A                                                                                                                                                                                    | ZYNQ_CORE_i/doGain_0/inst/regslice_both_outStream_V_data_V_U/B_V_data_1_payload_A[30]_i_1_n_0                                                                                                                                                                          |                8 |             32 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/doGain_0/inst/regslice_both_outStream_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                    | ZYNQ_CORE_i/doGain_0/inst/regslice_both_outStream_V_data_V_U/B_V_data_1_payload_B[30]_i_1_n_0                                                                                                                                                                          |                9 |             32 |         3.56 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/doGain_0/inst/regslice_both_inStream_V_data_V_U/B_V_data_1_load_B                                                                                                                                                                                     |                                                                                                                                                                                                                                                                        |                7 |             32 |         4.57 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/gmii_to_rgmii_0/U0/i_gmii_to_rgmii_block/ZYNQ_CORE_gmii_to_rgmii_0_0_core/i_gmii_to_rgmii/i_MANAGEMENT/MDIO_INTERFACE_1/SHIFT_REG[3]_i_1_n_0                                                                                                          |                                                                                                                                                                                                                                                                        |               10 |             32 |         3.20 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                                                 |                                                                                                                                                                                                                                                                        |                6 |             32 |         5.33 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[6]_0[0]                                                                                                                                                | ZYNQ_CORE_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                 |                9 |             32 |         3.56 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                                  |                                                                                                                                                                                                                                                                        |                8 |             32 |         4.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                                                  | ZYNQ_CORE_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                                                 |                6 |             32 |         5.33 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                                                | ZYNQ_CORE_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                                                 |               15 |             32 |         2.13 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                                       | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                                                |               10 |             33 |         3.30 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/PS7_i[0]                                                                                                                  | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                          |                9 |             33 |         3.67 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_reg[0] | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_coelsc_tag_reg0                                                                                                                                                     |                6 |             33 |         5.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg13_out                                                                                                                       | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_input_cache_type_reg0                                                                                                                           |                9 |             35 |         3.89 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 |                                                                                                                                                                                                                                                                   | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_0                                                                                                                                  |               16 |             36 |         2.25 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                                           | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/sig_init_reg_reg_1[0]                                                                                                                               |                7 |             36 |         5.14 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                                      | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                                                   |               13 |             37 |         2.85 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out_en                                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_data_reg_out0                                                                                                                                        |               11 |             37 |         3.36 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/ENABLE_AXIS_SKID.I_MM2S_SKID_BUF/sig_s_ready_dup                                                                                                                                     | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                             |                7 |             37 |         5.29 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                                                | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                             |                9 |             37 |         4.11 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/E[0]                                                                                                                       |                                                                                                                                                                                                                                                                        |               12 |             38 |         3.17 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/s01_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw.aw_pipe/E[0]                                                                                                                       |                                                                                                                                                                                                                                                                        |                8 |             39 |         4.88 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                           |                                                                                                                                                                                                                                                                        |                5 |             39 |         7.80 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 |                                                                                                                                                                                                                                                                   | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                             |               17 |             40 |         2.35 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_ar/E[0]                                                                                                                                                                                | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                    |               11 |             40 |         3.64 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/USE_SRL_FIFO.sig_wr_fifo                                                           |                                                                                                                                                                                                                                                                        |                5 |             40 |         8.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                                            | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                             |                8 |             41 |         5.12 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_data_reg_out_en                                                                                        | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                             |               13 |             41 |         3.15 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/E[0]                                                                                                                                                                                | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/addr_arbiter_aw/SR[0]                                                                                                                                                                                    |                9 |             41 |         4.56 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                                                | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/sig_init_reg_reg[0]                                                                                  |                9 |             41 |         4.56 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 |                                                                                                                                                                                                                                                                   | ZYNQ_CORE_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                    |                9 |             41 |         4.56 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_MSTR_PCC/sig_addr_cntr_lsh_im0[15]_i_1_n_0                                                                                                                                         | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_init_reg_reg_0                                                                                                                                                |               13 |             42 |         3.23 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_halt_reg_reg                                                        | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                            |                6 |             42 |         7.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                      | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                          |               12 |             42 |         3.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                                                  | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg0                                                                                                                                                            |                7 |             43 |         6.14 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                                       |                                                                                                                                                                                                                                                                        |               13 |             45 |         3.46 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                                |                                                                                                                                                                                                                                                                        |               10 |             45 |         4.50 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/doGain_0/inst/fptrunc_64ns_32_5_no_dsp_1_U1/ce_r                                                                                                                                                                                                      | ZYNQ_CORE_i/doGain_0/inst/dmul_64ns_64ns_64_14_full_dsp_1_U5/doGain_dmul_64ns_64ns_64_14_full_dsp_1_ip_u/inst/i_synth/MULT.OP/i_non_prim.EXP/STATE_DEC_DELAY/i_pipe/opt_has_pipe.first_q_reg[5]_0                                                                      |               17 |             51 |         3.00 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                                       | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_btt_cntr0                                                                                  |               17 |             52 |         3.06 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 |                                                                                                                                                                                                                                                                   | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                             |               24 |             56 |         2.33 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1__0_n_0                                                                                       | ZYNQ_CORE_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_1                                                                                                                                                                    |               10 |             59 |         5.90 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/INCLUDE_MM2S_SOF_EOF_GENERATOR.I_MM2S_DMA_MNGR/GEN_MM2S_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_MM2S_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                                          | ZYNQ_CORE_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_MM2S.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_2                                                                                                                                                                    |               12 |             59 |         4.92 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/S_AXI_AREADY_I_reg_0                                                                                                                                | ZYNQ_CORE_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/SR[0]                                                                                                                          |               18 |             60 |         3.33 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_push_regfifo                                                                                                                              | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/SR[0]                                                                                                                                                                             |               11 |             60 |         5.45 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/E[0]                                                                                                                                                         | ZYNQ_CORE_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/I_RESET/SS[0]                                                                                                                                                                             |               19 |             60 |         3.16 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].reg_slice_mi/r.r_pipe/s_ready_i_reg_0                                                                                                                                           |                                                                                                                                                                                                                                                                        |               16 |             67 |         4.19 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.gen_non_fifo_r_upsizer.mi_register_slice_inst/r.r_pipe/s_ready_i_reg_0                                                                              |                                                                                                                                                                                                                                                                        |               15 |             67 |         4.47 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/USE_READ.read_addr_inst/GEN_CMD_QUEUE.cmd_queue/m_valid_i_reg[0]                                                                                             |                                                                                                                                                                                                                                                                        |               20 |             67 |         3.35 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[0].gen_si_read.si_transactor_ar/E[0]                                                                                                                                                |                                                                                                                                                                                                                                                                        |               16 |             67 |         4.19 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 |                                                                                                                                                                                                                                                                   |                                                                                                                                                                                                                                                                        |              150 |            373 |         2.49 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/doGain_0/inst/regslice_both_outStream_V_data_V_U/ap_block_pp0_stage0_11001                                                                                                                                                                            |                                                                                                                                                                                                                                                                        |               93 |            523 |         5.62 |
|  ZYNQ_CORE_i/processing_system7_0/inst/FCLK_CLK0                                                                                                                 | ZYNQ_CORE_i/doGain_0/inst/fptrunc_64ns_32_5_no_dsp_1_U1/ce_r                                                                                                                                                                                                      |                                                                                                                                                                                                                                                                        |              127 |            619 |         4.87 |
+------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


