{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1544514695838 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1544514695839 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 11 01:51:35 2018 " "Processing started: Tue Dec 11 01:51:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1544514695839 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1544514695839 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off mario_cv_game -c mario_cv_game " "Command: quartus_eda --read_settings_files=off --write_settings_files=off mario_cv_game -c mario_cv_game" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1544514695839 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1544514697815 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mario_cv_game_7_1200mv_85c_slow.svo /home/joey/courses/ece385/final_project/simulation/modelsim/ simulation " "Generated file mario_cv_game_7_1200mv_85c_slow.svo in folder \"/home/joey/courses/ece385/final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544514699198 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1544514699356 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mario_cv_game_7_1200mv_0c_slow.svo /home/joey/courses/ece385/final_project/simulation/modelsim/ simulation " "Generated file mario_cv_game_7_1200mv_0c_slow.svo in folder \"/home/joey/courses/ece385/final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544514700756 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1544514700930 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mario_cv_game_min_1200mv_0c_fast.svo /home/joey/courses/ece385/final_project/simulation/modelsim/ simulation " "Generated file mario_cv_game_min_1200mv_0c_fast.svo in folder \"/home/joey/courses/ece385/final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544514702308 ""}
{ "Warning" "WVLGO_INVALID_TIMESCALE_SELECTED_FOR_PLL_DESIGN" "" "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." {  } {  } 0 202000 "An incorrect timescale is selected for the Verilog Output (.VO) file of this PLL design. It's required that the timescale should be 1 ps when simulating a PLL design in a third party EDA tool." 0 0 "EDA Netlist Writer" 0 -1 1544514702473 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mario_cv_game.svo /home/joey/courses/ece385/final_project/simulation/modelsim/ simulation " "Generated file mario_cv_game.svo in folder \"/home/joey/courses/ece385/final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544514703847 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mario_cv_game_7_1200mv_85c_v_slow.sdo /home/joey/courses/ece385/final_project/simulation/modelsim/ simulation " "Generated file mario_cv_game_7_1200mv_85c_v_slow.sdo in folder \"/home/joey/courses/ece385/final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544514704945 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mario_cv_game_7_1200mv_0c_v_slow.sdo /home/joey/courses/ece385/final_project/simulation/modelsim/ simulation " "Generated file mario_cv_game_7_1200mv_0c_v_slow.sdo in folder \"/home/joey/courses/ece385/final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544514706034 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mario_cv_game_min_1200mv_0c_v_fast.sdo /home/joey/courses/ece385/final_project/simulation/modelsim/ simulation " "Generated file mario_cv_game_min_1200mv_0c_v_fast.sdo in folder \"/home/joey/courses/ece385/final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544514707141 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "mario_cv_game_v.sdo /home/joey/courses/ece385/final_project/simulation/modelsim/ simulation " "Generated file mario_cv_game_v.sdo in folder \"/home/joey/courses/ece385/final_project/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1544514708249 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 4 s Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1199 " "Peak virtual memory: 1199 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1544514709515 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 11 01:51:49 2018 " "Processing ended: Tue Dec 11 01:51:49 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1544514709515 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1544514709515 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1544514709515 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1544514709515 ""}
