<!-- Creator     : groff version 1.22.3 -->
<!-- CreationDate: Sun Aug 27 16:39:35 2017 -->
<!DOCTYPE html PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN"
"http://www.w3.org/TR/html4/loose.dtd">
<html>
<head>
<meta name="generator" content="groff -Thtml, see www.gnu.org">
<meta http-equiv="Content-Type" content="text/html; charset=US-ASCII">
<meta name="Content-Style" content="text/css">
<style type="text/css">
       p       { margin-top: 0; margin-bottom: 0; vertical-align: top }
       pre     { margin-top: 0; margin-bottom: 0; vertical-align: top }
       table   { margin-top: 0; margin-bottom: 0; vertical-align: top }
       h1      { text-align: center }
</style>
<title></title>
</head>
<body>

<hr>


<p>SYF(1) CAO-VLSI Reference Manual SYF(1)</p>

<p style="margin-top: 1em">NAME <br>
SYF - Finite State Machine synthesizer.</p>

<p style="margin-top: 1em">SYNOPSIS <br>
syf -a|j|m|u|o|r [-CDEOPRSTV] input_name [output_name]</p>

<p style="margin-top: 1em">DESCRIPTION <br>
syf is a Finite State Machine synthesizer. syf allows a fast
generation of VHDL Data Flow description (see vbe(5)) from a
VHDL Finite State Machine description (see fsm(5)). <br>
The input FSM specification can use an internal STACK. Both
MOORE and MEALEY FSMs can be synthesized, with output
registers if desired. For a MOORE FSM, a timing-optimized
<br>
implementation that emulates a ROM with microsequencer is
possible. A scan-path for the state registers can also be
implemented.</p>

<p style="margin-top: 1em">ENVIRONMENT VARIABLES <br>
MBK_WORK_LIB(1) <br>
indicates the path to the read/write directory for the
session.</p>

<p style="margin-top: 1em">OPTIONS <br>
-a Uses &quot;Asp&quot; as encoding algorithm.</p>

<p style="margin-top: 1em">-j Uses &quot;Jedi&quot; as
encoding algorithm.</p>

<p style="margin-top: 1em">-m Uses &quot;Mustang&quot; as
encoding algorithm.</p>

<p style="margin-top: 1em">-u Uses an encoding given by
user through &lt;input_name&gt;.enc file. In this file, a
line started by a # character is a comment. A valid line
contains one state name fol&acirc; <br>
lowed by its hexadecimal code.</p>

<p style="margin-top: 1em">-o Uses the one hot encoding
algorithm.</p>

<p style="margin-top: 1em">-r Uses distinct random numbers
for state encoding.</p>

<p style="margin-top: 1em">-C Checks the transition&rsquo;s
consistency.</p>

<p style="margin-top: 1em">-D With this option syf
doesn&rsquo;t optimize unused, i.e Don&rsquo;t Care,
codes.</p>

<p style="margin-top: 1em">-E Saves the encoding result in
the &lt;output_name&gt;.enc. This file has the same syntax
as &lt;input_name&gt;.enc file which is used by -u
option.</p>

<p style="margin-top: 1em">-O With this option syf places
registers on the outputs.</p>

<p style="margin-top: 1em">-P Implements a scan-path for
the state registers, stack registers and possibly output
registers. Scan-path mechanism is directely included in
states decoder. Users should <br>
use scapin(5) for a correct insertion of a scan-path in a
netlist. Please check fsm(5) for information about scan-path
descriptions.</p>

<p style="margin-top: 1em">-R This option is only available
for MOORE FSM. With this option, syf emulate s a ROM with
micro-sequencer implementation : there is no combinatorial
logic between the <br>
state registers and the FSM outputs. This can be mandatory
for external timing constraints. See fsm(5) and grog(1) for
more on ROM descriptions.</p>

<p style="margin-top: 1em">-S With this option syf
doesn&rsquo;t take into account the cost of the transitions
to compute an encoding.</p>

<p style="margin-top: 1em">-V Verbose mode on. Each step of
the FSM synthesis is displayed on the standard output, along
with some statistics.</p>

<p style="margin-top: 1em">EXAMPLE <br>
Environment variables: <br>
setenv MBK_WORK_LIB /alliance/tutorials/dlxm</p>

<p style="margin-top: 1em">syf is called as follow (the
dlx_ctrl.fsm is already created in /alliance/tutorials/dlxm)
:</p>

<p style="margin-top: 1em">syf -sE dlx_ctrl</p>

<p style="margin-top: 1em">Two files will be generated, a
states encoding file dlx_ctrls.enc and a VHDL data flow file
/alliance/tutorials/dlxm/dlx_ctrls.vbe</p>

<p style="margin-top: 1em">SEE ALSO <br>
fsm(5), vbe(5), vhdl(5), boom(1), boog(1), loon(1),
scapin(1), asimut(1), proof(1), MBK_WORK_LIB(1).</p>

<p style="margin-top: 1em">ASIM/LIP6 October 1, 1997
SYF(1)</p>
<hr>
</body>
</html>
