===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 25.9227 seconds

  ----User Time----  ----Wall Time----  ----Name----
    3.8227 (  8.4%)    3.8227 ( 14.7%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse OMIR
    3.0334 (  6.6%)    3.0334 ( 11.7%)    Parse modules
    0.7326 (  1.6%)    0.7326 (  2.8%)    Verify circuit
   37.5071 ( 82.2%)   18.9665 ( 73.2%)  'firrtl.circuit' Pipeline
    0.7198 (  1.6%)    0.7198 (  2.8%)    LowerFIRRTLAnnotations
    3.4447 (  7.6%)    1.8778 (  7.2%)    'firrtl.module' Pipeline
    1.0837 (  2.4%)    0.5860 (  2.3%)      DropName
    2.3609 (  5.2%)    1.2919 (  5.0%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0000 (  0.0%)    0.0000 (  0.0%)    InjectDUTHierarchy
    0.1622 (  0.4%)    0.0889 (  0.3%)    'firrtl.module' Pipeline
    0.1622 (  0.4%)    0.0889 (  0.3%)      LowerCHIRRTLPass
    0.2308 (  0.5%)    0.2308 (  0.9%)    InferWidths
    0.7049 (  1.5%)    0.7049 (  2.7%)    MemToRegOfVec
    1.1722 (  2.6%)    1.1722 (  4.5%)    InferResets
    0.1361 (  0.3%)    0.1361 (  0.5%)      (A) circt::firrtl::InstanceGraph
    0.1954 (  0.4%)    0.1954 (  0.8%)    WireDFT
    1.4809 (  3.2%)    1.4809 (  5.7%)    LowerFIRRTLTypes
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    4.9930 ( 10.9%)    2.7351 ( 10.6%)    'firrtl.module' Pipeline
    3.9468 (  8.7%)    2.1267 (  8.2%)      ExpandWhens
    1.0457 (  2.3%)    0.6079 (  2.3%)      SFCCompat
    1.1656 (  2.6%)    1.1656 (  4.5%)    CheckCombCycles
    0.2418 (  0.5%)    0.2418 (  0.9%)      (A) circt::firrtl::InstanceGraph
    7.0462 ( 15.4%)    3.8448 ( 14.8%)    'firrtl.module' Pipeline
    6.7043 ( 14.7%)    3.6579 ( 14.1%)      Canonicalizer
    0.3419 (  0.7%)    0.1869 (  0.7%)      InferReadWrite
    0.1776 (  0.4%)    0.1776 (  0.7%)    PrefixModules
    0.0670 (  0.1%)    0.0670 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.3882 (  0.9%)    0.3882 (  1.5%)    Inliner
    0.8620 (  1.9%)    0.8620 (  3.3%)    IMConstProp
    0.0650 (  0.1%)    0.0650 (  0.3%)      (A) circt::firrtl::InstanceGraph
    0.0550 (  0.1%)    0.0550 (  0.2%)    AddSeqMemPorts
    0.0550 (  0.1%)    0.0550 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.1970 (  0.4%)    0.1970 (  0.8%)    CreateSiFiveMetadata
    0.0295 (  0.1%)    0.0295 (  0.1%)    ExtractInstances
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0000 (  0.0%)    0.0000 (  0.0%)    BlackBoxReader
    2.8945 (  6.3%)    1.5007 (  5.8%)    'firrtl.module' Pipeline
    0.2462 (  0.5%)    0.1287 (  0.5%)      DropName
    2.6483 (  5.8%)    1.3720 (  5.3%)      Canonicalizer
    0.5877 (  1.3%)    0.5877 (  2.3%)    IMDeadCodeElim
    0.0573 (  0.1%)    0.0573 (  0.2%)      (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.6347 (  1.4%)    0.6347 (  2.4%)  LowerFIRRTLToHW
    0.0327 (  0.1%)    0.0327 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)    (A) circt::firrtl::NLATable
    0.5529 (  1.2%)    0.5529 (  2.1%)  HWMemSimImpl
    0.9608 (  2.1%)    0.6109 (  2.4%)  'hw.module' Pipeline
    0.3294 (  0.7%)    0.2116 (  0.8%)    CSE
    0.0085 (  0.0%)    0.0046 (  0.0%)      (A) DominanceInfo
    0.3437 (  0.8%)    0.2319 (  0.9%)    Canonicalizer
    0.1639 (  0.4%)    0.1036 (  0.4%)    CSE
    0.0056 (  0.0%)    0.0029 (  0.0%)      (A) DominanceInfo
    0.0675 (  0.1%)    0.0351 (  0.1%)    HWCleanup
    0.1945 (  0.4%)    0.1095 (  0.4%)  'hw.module' Pipeline
    0.0290 (  0.1%)    0.0164 (  0.1%)    HWLegalizeModules
    0.1221 (  0.3%)    0.0714 (  0.3%)    PrettifyVerilog
    0.2012 (  0.4%)    0.2012 (  0.8%)  StripDebugInfoWithPred
    0.9224 (  2.0%)    0.9224 (  3.6%)  ExportVerilog
    0.0073 (  0.0%)    0.0073 (  0.0%)  Rest
   45.6187 (100.0%)   25.9227 (100.0%)  Total

{
  totalTime: 25.966,
  maxMemory: 1101291520
}
