{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 222 10/21/2009 SJ Web Edition " "Info: Version 9.1 Build 222 10/21/2009 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 29 19:44:45 2019 " "Info: Processing started: Fri Nov 29 19:44:45 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Lab7 -c Lab7 " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off Lab7 -c Lab7" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "Lab7 EP2S15F484C3 " "Info: Automatically selected device EP2S15F484C3 for design Lab7" {  } {  } 0 0 "Automatically selected device %2!s! for design %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Warning: Feature LogicLock is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." {  } {  } 0 0 "Feature %1!s! is only available with a valid subscription license. Please purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" {  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "1 " "Info: Fitter converted 1 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~DATA0~ E13 " "Info: Pin ~DATA0~ is reserved at location E13" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { ~DATA0~ } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 1178 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "20 20 " "Critical Warning: No exact pin location assignment(s) for 20 pins of 20 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "prediction " "Info: Pin prediction not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { prediction } } } { "Lab7.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/Lab7.bdf" { { 256 872 1048 272 "prediction" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { prediction } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 853 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[4\] " "Info: Pin PC\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { PC[4] } } } { "Lab7.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/Lab7.bdf" { { 328 440 616 344 "PC\[4..0\]" "" } { 320 376 440 336 "PC\[4..0\]" "" } { 256 514 609 272 "PC\[4..3\],GHR\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 838 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[3\] " "Info: Pin PC\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { PC[3] } } } { "Lab7.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/Lab7.bdf" { { 328 440 616 344 "PC\[4..0\]" "" } { 320 376 440 336 "PC\[4..0\]" "" } { 256 514 609 272 "PC\[4..3\],GHR\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 839 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[2\] " "Info: Pin PC\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { PC[2] } } } { "Lab7.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/Lab7.bdf" { { 328 440 616 344 "PC\[4..0\]" "" } { 320 376 440 336 "PC\[4..0\]" "" } { 256 514 609 272 "PC\[4..3\],GHR\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 840 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[1\] " "Info: Pin PC\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { PC[1] } } } { "Lab7.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/Lab7.bdf" { { 328 440 616 344 "PC\[4..0\]" "" } { 320 376 440 336 "PC\[4..0\]" "" } { 256 514 609 272 "PC\[4..3\],GHR\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 841 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "PC\[0\] " "Info: Pin PC\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { PC[0] } } } { "Lab7.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/Lab7.bdf" { { 328 440 616 344 "PC\[4..0\]" "" } { 320 376 440 336 "PC\[4..0\]" "" } { 256 514 609 272 "PC\[4..3\],GHR\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 842 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GHR\[4\] " "Info: Pin GHR\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { GHR[4] } } } { "Lab7.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/Lab7.bdf" { { 216 1152 1328 232 "GHR\[4..0\]" "" } { 208 1016 1152 224 "GHR\[4..0\]" "" } { 256 514 609 272 "PC\[4..3\],GHR\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { GHR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 843 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GHR\[3\] " "Info: Pin GHR\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { GHR[3] } } } { "Lab7.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/Lab7.bdf" { { 216 1152 1328 232 "GHR\[4..0\]" "" } { 208 1016 1152 224 "GHR\[4..0\]" "" } { 256 514 609 272 "PC\[4..3\],GHR\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { GHR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 844 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GHR\[2\] " "Info: Pin GHR\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { GHR[2] } } } { "Lab7.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/Lab7.bdf" { { 216 1152 1328 232 "GHR\[4..0\]" "" } { 208 1016 1152 224 "GHR\[4..0\]" "" } { 256 514 609 272 "PC\[4..3\],GHR\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { GHR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 845 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GHR\[1\] " "Info: Pin GHR\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { GHR[1] } } } { "Lab7.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/Lab7.bdf" { { 216 1152 1328 232 "GHR\[4..0\]" "" } { 208 1016 1152 224 "GHR\[4..0\]" "" } { 256 514 609 272 "PC\[4..3\],GHR\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { GHR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 846 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "GHR\[0\] " "Info: Pin GHR\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { GHR[0] } } } { "Lab7.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/Lab7.bdf" { { 216 1152 1328 232 "GHR\[4..0\]" "" } { 208 1016 1152 224 "GHR\[4..0\]" "" } { 256 514 609 272 "PC\[4..3\],GHR\[2..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { GHR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 847 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "template\[4\] " "Info: Pin template\[4\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { template[4] } } } { "Lab7.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/Lab7.bdf" { { 320 616 792 336 "template\[4..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { template[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 848 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "template\[3\] " "Info: Pin template\[3\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { template[3] } } } { "Lab7.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/Lab7.bdf" { { 320 616 792 336 "template\[4..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { template[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 849 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "template\[2\] " "Info: Pin template\[2\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { template[2] } } } { "Lab7.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/Lab7.bdf" { { 320 616 792 336 "template\[4..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { template[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 850 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "template\[1\] " "Info: Pin template\[1\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { template[1] } } } { "Lab7.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/Lab7.bdf" { { 320 616 792 336 "template\[4..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { template[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 851 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "template\[0\] " "Info: Pin template\[0\] not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { template[0] } } } { "Lab7.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/Lab7.bdf" { { 320 616 792 336 "template\[4..0\]" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { template[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 852 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "read " "Info: Pin read not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { read } } } { "Lab7.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/Lab7.bdf" { { 160 328 496 176 "read" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { read } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 854 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "clk " "Info: Pin clk not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "Lab7.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/Lab7.bdf" { { 320 16 184 336 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 856 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "transition " "Info: Pin transition not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { transition } } } { "Lab7.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/Lab7.bdf" { { 248 328 496 264 "transition" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { transition } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 857 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "write " "Info: Pin write not assigned to an exact location on the device" {  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { write } } } { "Lab7.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/Lab7.bdf" { { 208 328 496 224 "write" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { write } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 855 3016 4146 0}  }  } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 1 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Warning: Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 0 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk (placed in PIN N20 (CLK3p, Input)) " "Info: Automatically promoted node clk (placed in PIN N20 (CLK3p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_rlh:auto_generated\|counter_reg_bit1a\[4\] " "Info: Destination node lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_rlh:auto_generated\|counter_reg_bit1a\[4\]" {  } { { "db/cntr_rlh.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/db/cntr_rlh.tdf" 64 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 789 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_rlh:auto_generated\|counter_reg_bit1a\[3\] " "Info: Destination node lpm_counter0:inst1\|lpm_counter:lpm_counter_component\|cntr_rlh:auto_generated\|counter_reg_bit1a\[3\]" {  } { { "db/cntr_rlh.tdf" "" { Text "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/db/cntr_rlh.tdf" 64 19 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_counter0:inst1|lpm_counter:lpm_counter_component|cntr_rlh:auto_generated|safe_q[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 791 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "inst5 " "Info: Destination node inst5" {  } { { "Lab7.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/Lab7.bdf" { { 136 664 728 184 "inst5" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 858 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PHT:inst\|A5:inst29\|inst26 " "Info: Destination node PHT:inst\|A5:inst29\|inst26" {  } { { "A5.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/A5.bdf" { { 208 640 704 256 "inst26" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT:inst|A5:inst29|inst26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 938 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PHT:inst\|A5:inst14\|inst26~0 " "Info: Destination node PHT:inst\|A5:inst14\|inst26~0" {  } { { "A5.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/A5.bdf" { { 208 640 704 256 "inst26" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT:inst|A5:inst14|inst26~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 1130 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PHT:inst\|A5:inst17\|inst26~0 " "Info: Destination node PHT:inst\|A5:inst17\|inst26~0" {  } { { "A5.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/A5.bdf" { { 208 640 704 256 "inst26" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT:inst|A5:inst17|inst26~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 1136 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PHT:inst\|A5:inst13\|inst26~0 " "Info: Destination node PHT:inst\|A5:inst13\|inst26~0" {  } { { "A5.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/A5.bdf" { { 208 640 704 256 "inst26" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT:inst|A5:inst13|inst26~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 1141 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PHT:inst\|A5:inst16\|inst26 " "Info: Destination node PHT:inst\|A5:inst16\|inst26" {  } { { "A5.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/A5.bdf" { { 208 640 704 256 "inst26" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT:inst|A5:inst16|inst26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 1060 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PHT:inst\|A5:inst18\|inst26~1 " "Info: Destination node PHT:inst\|A5:inst18\|inst26~1" {  } { { "A5.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/A5.bdf" { { 208 640 704 256 "inst26" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT:inst|A5:inst18|inst26~1 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 1145 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "PHT:inst\|A5:inst12\|inst26~0 " "Info: Destination node PHT:inst\|A5:inst12\|inst26~0" {  } { { "A5.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/A5.bdf" { { 208 640 704 256 "inst26" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT:inst|A5:inst12|inst26~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 1147 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_LIMITED_TO_SUB" "10 " "Info: Non-global destination nodes limited to 10 nodes" {  } {  } 0 0 "Non-global destination nodes limited to %1!d! nodes" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/91/quartus/bin/pin_planner.ppl" { clk } } } { "Lab7.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/Lab7.bdf" { { 320 16 184 336 "clk" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 856 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "inst5  " "Info: Automatically promoted node inst5 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS" "" "Info: Following destination nodes may be non-global or may not use global or regional clocks" { { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_shiftreg0:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\] " "Info: Destination node lpm_shiftreg0:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[2\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 783 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_shiftreg0:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\] " "Info: Destination node lpm_shiftreg0:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[1\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 784 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_GLOBAL_UNASSIGNED_FANOUTS_SUB" "lpm_shiftreg0:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] " "Info: Destination node lpm_shiftreg0:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]" {  } { { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 785 3016 4146 0}  }  } }  } 0 0 "Destination node %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Following destination nodes may be non-global or may not use global or regional clocks" 0 0 "" 0 -1}  } { { "Lab7.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/Lab7.bdf" { { 136 664 728 184 "inst5" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { inst5 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 858 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PHT:inst\|A5:inst10\|inst26  " "Info: Automatically promoted node PHT:inst\|A5:inst10\|inst26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "A5.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/A5.bdf" { { 208 640 704 256 "inst26" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT:inst|A5:inst10|inst26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 1021 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PHT:inst\|A5:inst12\|inst26  " "Info: Automatically promoted node PHT:inst\|A5:inst12\|inst26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "A5.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/A5.bdf" { { 208 640 704 256 "inst26" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT:inst|A5:inst12|inst26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 1028 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PHT:inst\|A5:inst13\|inst26  " "Info: Automatically promoted node PHT:inst\|A5:inst13\|inst26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "A5.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/A5.bdf" { { 208 640 704 256 "inst26" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT:inst|A5:inst13|inst26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 1035 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PHT:inst\|A5:inst14\|inst26  " "Info: Automatically promoted node PHT:inst\|A5:inst14\|inst26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "A5.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/A5.bdf" { { 208 640 704 256 "inst26" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT:inst|A5:inst14|inst26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 1044 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PHT:inst\|A5:inst15\|inst26  " "Info: Automatically promoted node PHT:inst\|A5:inst15\|inst26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "A5.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/A5.bdf" { { 208 640 704 256 "inst26" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT:inst|A5:inst15|inst26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 1053 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PHT:inst\|A5:inst16\|inst26  " "Info: Automatically promoted node PHT:inst\|A5:inst16\|inst26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "A5.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/A5.bdf" { { 208 640 704 256 "inst26" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT:inst|A5:inst16|inst26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 1060 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PHT:inst\|A5:inst17\|inst26  " "Info: Automatically promoted node PHT:inst\|A5:inst17\|inst26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "A5.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/A5.bdf" { { 208 640 704 256 "inst26" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT:inst|A5:inst17|inst26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 1069 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PHT:inst\|A5:inst18\|inst26  " "Info: Automatically promoted node PHT:inst\|A5:inst18\|inst26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "A5.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/A5.bdf" { { 208 640 704 256 "inst26" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT:inst|A5:inst18|inst26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 862 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PHT:inst\|A5:inst19\|inst26  " "Info: Automatically promoted node PHT:inst\|A5:inst19\|inst26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "A5.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/A5.bdf" { { 208 640 704 256 "inst26" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT:inst|A5:inst19|inst26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 834 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PHT:inst\|A5:inst20\|inst26  " "Info: Automatically promoted node PHT:inst\|A5:inst20\|inst26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "A5.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/A5.bdf" { { 208 640 704 256 "inst26" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT:inst|A5:inst20|inst26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 876 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PHT:inst\|A5:inst21\|inst26  " "Info: Automatically promoted node PHT:inst\|A5:inst21\|inst26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "A5.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/A5.bdf" { { 208 640 704 256 "inst26" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT:inst|A5:inst21|inst26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 869 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PHT:inst\|A5:inst22\|inst26  " "Info: Automatically promoted node PHT:inst\|A5:inst22\|inst26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "A5.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/A5.bdf" { { 208 640 704 256 "inst26" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT:inst|A5:inst22|inst26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 883 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PHT:inst\|A5:inst23\|inst26  " "Info: Automatically promoted node PHT:inst\|A5:inst23\|inst26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "A5.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/A5.bdf" { { 208 640 704 256 "inst26" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT:inst|A5:inst23|inst26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 892 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PHT:inst\|A5:inst24\|inst26  " "Info: Automatically promoted node PHT:inst\|A5:inst24\|inst26 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Info: Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 0 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1}  } { { "A5.bdf" "" { Schematic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/A5.bdf" { { 208 640 704 256 "inst26" "" } } } } { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT:inst|A5:inst24|inst26 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/UNIVER/5 sem/SiFO/sifo/Labs/Lab7/" 0 { } { { 0 { 0 ""} 0 899 3016 4146 0}  }  } }  } 0 0 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "19 unused 3.3V 3 16 0 " "Info: Number of I/O pins in group: 19 (unused VREF, 3.3V VCCIO, 3 input, 16 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 39 " "Info: I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  39 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 44 " "Info: I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 49 " "Info: I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  49 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 35 " "Info: I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  35 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 44 " "Info: I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  44 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 0 40 " "Info: I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 34 " "Info: I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  34 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 43 " "Info: I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  43 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "9 does not use undetermined 0 6 " "Info: I/O bank number 9 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "10 does not use undetermined 0 6 " "Info: I/O bank number 10 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  6 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Info: Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "2.496 ns register register " "Info: Estimated most critical path is register to register delay of 2.496 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PHT:inst\|A5:inst18\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[1\] 1 REG LAB_X19_Y11 3 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X19_Y11; Fanout = 3; REG Node = 'PHT:inst\|A5:inst18\|lpm_dff0:inst\|lpm_ff:lpm_ff_component\|dffs\[1\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "" { PHT:inst|A5:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.685 ns) + CELL(0.053 ns) 0.738 ns PHT:inst\|A5:inst19\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|dout\[0\]~12 2 COMB LAB_X22_Y11 1 " "Info: 2: + IC(0.685 ns) + CELL(0.053 ns) = 0.738 ns; Loc. = LAB_X22_Y11; Fanout = 1; COMB Node = 'PHT:inst\|A5:inst19\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|dout\[0\]~12'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.738 ns" { PHT:inst|A5:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1] PHT:inst|A5:inst19|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[0]~12 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.423 ns) + CELL(0.378 ns) 1.539 ns PHT:inst\|A5:inst19\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|dout\[0\]~18 3 COMB LAB_X22_Y9 1 " "Info: 3: + IC(0.423 ns) + CELL(0.378 ns) = 1.539 ns; Loc. = LAB_X22_Y9; Fanout = 1; COMB Node = 'PHT:inst\|A5:inst19\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|dout\[0\]~18'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.801 ns" { PHT:inst|A5:inst19|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[0]~12 PHT:inst|A5:inst19|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[0]~18 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.023 ns) + CELL(0.378 ns) 1.940 ns PHT:inst\|A5:inst19\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|dout\[0\]~6 4 COMB LAB_X22_Y9 2 " "Info: 4: + IC(0.023 ns) + CELL(0.378 ns) = 1.940 ns; Loc. = LAB_X22_Y9; Fanout = 2; COMB Node = 'PHT:inst\|A5:inst19\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|dout\[0\]~6'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { PHT:inst|A5:inst19|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[0]~18 PHT:inst|A5:inst19|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[0]~6 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.129 ns) + CELL(0.272 ns) 2.341 ns PHT:inst\|A5:inst19\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|dout\[0\]~11 5 COMB LAB_X22_Y9 1 " "Info: 5: + IC(0.129 ns) + CELL(0.272 ns) = 2.341 ns; Loc. = LAB_X22_Y9; Fanout = 1; COMB Node = 'PHT:inst\|A5:inst19\|lpm_bustri0:inst1\|lpm_bustri:lpm_bustri_component\|dout\[0\]~11'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.401 ns" { PHT:inst|A5:inst19|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[0]~6 PHT:inst|A5:inst19|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[0]~11 } "NODE_NAME" } } { "lpm_bustri.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_bustri.tdf" 43 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.155 ns) 2.496 ns lpm_shiftreg0:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\] 6 REG LAB_X22_Y9 30 " "Info: 6: + IC(0.000 ns) + CELL(0.155 ns) = 2.496 ns; Loc. = LAB_X22_Y9; Fanout = 30; REG Node = 'lpm_shiftreg0:inst2\|lpm_shiftreg:lpm_shiftreg_component\|dffs\[0\]'" {  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "0.155 ns" { PHT:inst|A5:inst19|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[0]~11 lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } } { "lpm_shiftreg.tdf" "" { Text "c:/altera/91/quartus/libraries/megafunctions/lpm_shiftreg.tdf" 56 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.236 ns ( 49.52 % ) " "Info: Total cell delay = 1.236 ns ( 49.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.260 ns ( 50.48 % ) " "Info: Total interconnect delay = 1.260 ns ( 50.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/91/quartus/bin/TimingClosureFloorplan.fld" "" "2.496 ns" { PHT:inst|A5:inst18|lpm_dff0:inst|lpm_ff:lpm_ff_component|dffs[1] PHT:inst|A5:inst19|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[0]~12 PHT:inst|A5:inst19|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[0]~18 PHT:inst|A5:inst19|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[0]~6 PHT:inst|A5:inst19|lpm_bustri0:inst1|lpm_bustri:lpm_bustri_component|dout[0]~11 lpm_shiftreg0:inst2|lpm_shiftreg:lpm_shiftreg_component|dffs[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X13_Y0 X26_Y13 " "Info: Peak interconnect usage is 1% of the available device resources in the region that extends from location X13_Y0 to location X26_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "16 " "Warning: Found 16 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "prediction 0 " "Info: Pin \"prediction\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[4\] 0 " "Info: Pin \"PC\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[3\] 0 " "Info: Pin \"PC\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[2\] 0 " "Info: Pin \"PC\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[1\] 0 " "Info: Pin \"PC\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "PC\[0\] 0 " "Info: Pin \"PC\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GHR\[4\] 0 " "Info: Pin \"GHR\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GHR\[3\] 0 " "Info: Pin \"GHR\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GHR\[2\] 0 " "Info: Pin \"GHR\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GHR\[1\] 0 " "Info: Pin \"GHR\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "GHR\[0\] 0 " "Info: Pin \"GHR\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "template\[4\] 0 " "Info: Pin \"template\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "template\[3\] 0 " "Info: Pin \"template\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "template\[2\] 0 " "Info: Pin \"template\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "template\[1\] 0 " "Info: Pin \"template\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "template\[0\] 0 " "Info: Pin \"template\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 5 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "293 " "Info: Peak virtual memory: 293 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 29 19:44:48 2019 " "Info: Processing ended: Fri Nov 29 19:44:48 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
