Warning: Ignored call to eval_mem_mono_strip_tile_rectangle_stop/1 in equation eval_mem_mono_strip_tile_rectangle_bb97_in/1 

Preprocessing Cost Relations
=====================================

#### Computed strongly connected components 
0. non_recursive  : [eval_mem_mono_strip_tile_rectangle_bb97_in/1]
1. non_recursive  : [eval_mem_mono_strip_tile_rectangle_6/1]
2. non_recursive  : [eval_mem_mono_strip_tile_rectangle_5/9]
3. non_recursive  : [eval_mem_mono_strip_tile_rectangle_bb2_in/9]
4. recursive  : [eval_mem_mono_strip_tile_rectangle_bb14_in/16,eval_mem_mono_strip_tile_rectangle_bb17_in/17]
5. recursive  : [eval_mem_mono_strip_tile_rectangle_bb19_in/15,eval_mem_mono_strip_tile_rectangle_bb22_in/15,eval_mem_mono_strip_tile_rectangle_bb25_in/15]
6. recursive  : [eval_mem_mono_strip_tile_rectangle_bb28_in/15,eval_mem_mono_strip_tile_rectangle_bb31_in/15,eval_mem_mono_strip_tile_rectangle_bb34_in/15]
7. recursive  : [eval_mem_mono_strip_tile_rectangle_bb36_in/15,eval_mem_mono_strip_tile_rectangle_bb39_in/15,eval_mem_mono_strip_tile_rectangle_bb42_in/15]
8. recursive  : [eval_mem_mono_strip_tile_rectangle_bb45_in/15,eval_mem_mono_strip_tile_rectangle_bb48_in/15,eval_mem_mono_strip_tile_rectangle_bb51_in/15,eval_mem_mono_strip_tile_rectangle_bb54_in/15]
9. recursive  : [eval_mem_mono_strip_tile_rectangle_bb62_in/15]
10. recursive  : [eval_mem_mono_strip_tile_rectangle_bb59_in/15,eval_mem_mono_strip_tile_rectangle_bb66_in/16,eval_mem_mono_strip_tile_rectangle_bb69_in/16,loop_cont_eval_mem_mono_strip_tile_rectangle_bb62_in/17]
11. recursive  : [eval_mem_mono_strip_tile_rectangle_bb79_in/15,eval_mem_mono_strip_tile_rectangle_bb83_in/15]
12. recursive  : [eval_mem_mono_strip_tile_rectangle_bb100_in/16,eval_mem_mono_strip_tile_rectangle_bb71_in/15,eval_mem_mono_strip_tile_rectangle_bb78_in/15,eval_mem_mono_strip_tile_rectangle_bb88_in/16,eval_mem_mono_strip_tile_rectangle_bb92_in/16,eval_mem_mono_strip_tile_rectangle_bb93_in/16,eval_mem_mono_strip_tile_rectangle_bb94_in/16,loop_cont_eval_mem_mono_strip_tile_rectangle_bb79_in/17]
13. recursive  : [eval_mem_mono_strip_tile_rectangle_bb11_in/5,eval_mem_mono_strip_tile_rectangle_bb58_in/7,eval_mem_mono_strip_tile_rectangle_bb95_in/9,loop_cont_eval_mem_mono_strip_tile_rectangle_bb14_in/10,loop_cont_eval_mem_mono_strip_tile_rectangle_bb19_in/10,loop_cont_eval_mem_mono_strip_tile_rectangle_bb28_in/10,loop_cont_eval_mem_mono_strip_tile_rectangle_bb36_in/10,loop_cont_eval_mem_mono_strip_tile_rectangle_bb45_in/10,loop_cont_eval_mem_mono_strip_tile_rectangle_bb59_in/10,loop_cont_eval_mem_mono_strip_tile_rectangle_bb71_in/10]
14. non_recursive  : [loop_cont_eval_mem_mono_strip_tile_rectangle_bb11_in/2]
15. non_recursive  : [eval_mem_mono_strip_tile_rectangle_bb9_in/7]
16. non_recursive  : [eval_mem_mono_strip_tile_rectangle_bb7_in/7]
17. non_recursive  : [eval_mem_mono_strip_tile_rectangle_bb5_in/7]
18. non_recursive  : [eval_mem_mono_strip_tile_rectangle_bb0_in/9]
19. non_recursive  : [eval_mem_mono_strip_tile_rectangle_start/9]

#### Obtained direct recursion through partial evaluation 
0. SCC is completely evaluated into other SCCs
1. SCC is completely evaluated into other SCCs
2. SCC is completely evaluated into other SCCs
3. SCC is completely evaluated into other SCCs
4. SCC is partially evaluated into eval_mem_mono_strip_tile_rectangle_bb14_in/16
5. SCC is partially evaluated into eval_mem_mono_strip_tile_rectangle_bb19_in/15
6. SCC is partially evaluated into eval_mem_mono_strip_tile_rectangle_bb28_in/15
7. SCC is partially evaluated into eval_mem_mono_strip_tile_rectangle_bb36_in/15
8. SCC is partially evaluated into eval_mem_mono_strip_tile_rectangle_bb45_in/15
9. SCC is partially evaluated into eval_mem_mono_strip_tile_rectangle_bb62_in/15
10. SCC is partially evaluated into eval_mem_mono_strip_tile_rectangle_bb59_in/15
11. SCC is partially evaluated into eval_mem_mono_strip_tile_rectangle_bb79_in/15
12. SCC is partially evaluated into eval_mem_mono_strip_tile_rectangle_bb71_in/15
13. SCC is partially evaluated into eval_mem_mono_strip_tile_rectangle_bb11_in/5
14. SCC is completely evaluated into other SCCs
15. SCC is partially evaluated into eval_mem_mono_strip_tile_rectangle_bb9_in/7
16. SCC is partially evaluated into eval_mem_mono_strip_tile_rectangle_bb7_in/7
17. SCC is partially evaluated into eval_mem_mono_strip_tile_rectangle_bb5_in/7
18. SCC is partially evaluated into eval_mem_mono_strip_tile_rectangle_bb0_in/9
19. SCC is partially evaluated into eval_mem_mono_strip_tile_rectangle_start/9

Control-Flow Refinement of Cost Relations
=====================================

### Specialization of cost equations eval_mem_mono_strip_tile_rectangle_bb14_in/16 
* CE 69 is refined into CE [75] 
* CE 67 is refined into CE [76] 
* CE 68 is refined into CE [77] 


#### Refined cost equations eval_mem_mono_strip_tile_rectangle_bb14_in/16 
* CE 75: eval_mem_mono_strip_tile_rectangle_bb14_in(A,B,C,D,E,F,G,H,A,I,C,D,E,F,J,K) = 0
     [A>=1,F+16=E+I,F+16=B+E,K=0,J=1,H=5,G=1] 
* CE 76: eval_mem_mono_strip_tile_rectangle_bb14_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_h_0,B,C,D,E,F,G,H,I,J) = 1+ eval_mem_mono_strip_tile_rectangle_bb14_in(V__28,K,V_w_0,V_rw_0,V_rw_0_w_0,V_109,L,M,C,D,E,F,G,H,I,J)
     [V__28>=V_h_0,V_h_0>=2,V_109+16=V_rw_0_w_0+K,V_109+16=V_dbit_0+V_rw_0_w_0,V_h_0=L+1,M=5,B=5] 
* CE 77: eval_mem_mono_strip_tile_rectangle_bb14_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_h_0,B,C,D,E,F,G,H,I,J) = 1+ eval_mem_mono_strip_tile_rectangle_bb14_in(V__28,K,V_w_0,V_rw_0,V_rw_0_w_0,V_109,L,M,C,D,E,F,G,H,I,J)
     [V__28>=V_h_0,0>=V_h_0,V_109+16=V_rw_0_w_0+K,V_109+16=V_dbit_0+V_rw_0_w_0,V_h_0=L+1,M=5,B=5] 

### Cost equations --> "Loop" of eval_mem_mono_strip_tile_rectangle_bb14_in/16 
* CEs [76] --> Loop 28 
* CEs [77] --> Loop 29 
* CEs [75] --> Loop 30 

#### Loops of eval_mem_mono_strip_tile_rectangle_bb14_in/16 
* Loop 28: eval_mem_mono_strip_tile_rectangle_bb14_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_h_0,B,C,D,E,F,G,H,I,J)->  eval_mem_mono_strip_tile_rectangle_bb14_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109',V_h_0',B',C,D,E,F,G,H,I,J)
                  [V__28>=V_h_0,V_h_0>=2,V_dbit_0+V_rw_0_w_0=V_109'+16,V_dbit_0+V_rw_0_w_0=V_109+16,V_h_0=V_h_0'+1,B'=5,B=5] 
* Loop 29: eval_mem_mono_strip_tile_rectangle_bb14_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_h_0,B,C,D,E,F,G,H,I,J)->  eval_mem_mono_strip_tile_rectangle_bb14_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109',V_h_0',B',C,D,E,F,G,H,I,J)
                  [V__28>=V_h_0,0>=V_h_0,V_dbit_0+V_rw_0_w_0=V_109'+16,V_dbit_0+V_rw_0_w_0=V_109+16,V_h_0=V_h_0'+1,B'=5,B=5] 
* Loop 30: eval_mem_mono_strip_tile_rectangle_bb14_in(A,B,C,D,E,F,G,H,A,I,C,D,E,F,J,K) [A>=1,E+I=F+16,B+E=F+16,K=0,J=1,H=5,G=1] 

### Ranking functions of CR eval_mem_mono_strip_tile_rectangle_bb14_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_h_0,B,C,D,E,F,G,H,I,J) 
* RF of phase [28]: [V_h_0-1]

#### Partial ranking functions of CR eval_mem_mono_strip_tile_rectangle_bb14_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_h_0,B,C,D,E,F,G,H,I,J) 
* Partial RF of phase [28]:
  - RF of loop [28:1]:
    V_h_0-1


### Resulting Chains:eval_mem_mono_strip_tile_rectangle_bb14_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_h_0,B,C,D,E,F,G,H,I,J) 
* [[29]]...
* [[28],30]
* [30]


### Merging Chains  eval_mem_mono_strip_tile_rectangle_bb14_in/16 into  External patterns of execution 
* [[30]] --> 1 
* [[30,[28]]] --> 2 
* [[[29]]] --> 3 


### Specialization of cost equations eval_mem_mono_strip_tile_rectangle_bb19_in/15 
* CE 66 is refined into CE [78] 
* CE 65 is refined into CE [79] 


#### Refined cost equations eval_mem_mono_strip_tile_rectangle_bb19_in/15 
* CE 78: eval_mem_mono_strip_tile_rectangle_bb19_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) = 1+ eval_mem_mono_strip_tile_rectangle_bb19_in(V__28,K,V_w_0,V_rw_0,V_rw_0_w_0,V_109,L,C,D,E,F,G,H,I,J)
     [V_109+16=V_rw_0_w_0+K,V_109+16=V_dbit_0+V_rw_0_w_0,L=5,B=5] 
* CE 79: eval_mem_mono_strip_tile_rectangle_bb19_in(A,B,C,D,E,F,G,A,H,C,D,E,F,I,J) = 0
     [F+16=E+H,F+16=B+E,G=5] 

### Cost equations --> "Loop" of eval_mem_mono_strip_tile_rectangle_bb19_in/15 
* CEs [79] --> Loop 31 
* CEs [78] --> Loop 32 

#### Loops of eval_mem_mono_strip_tile_rectangle_bb19_in/15 
* Loop 31: eval_mem_mono_strip_tile_rectangle_bb19_in(A,B,C,D,E,F,G,A,H,C,D,E,F,I,J) [E+H=F+16,B+E=F+16,G=5] 
* Loop 32: eval_mem_mono_strip_tile_rectangle_bb19_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J)->  eval_mem_mono_strip_tile_rectangle_bb19_in(V__28,V_dbit_0',V_w_0,V_rw_0,V_rw_0_w_0,V_109,B',C,D,E,F,G,H,I,J)
                  [V_rw_0_w_0+V_dbit_0'=V_109+16,V_dbit_0+V_rw_0_w_0=V_109+16,B'=5,B=5] 

### Ranking functions of CR eval_mem_mono_strip_tile_rectangle_bb19_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) 

#### Partial ranking functions of CR eval_mem_mono_strip_tile_rectangle_bb19_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) 


### Resulting Chains:eval_mem_mono_strip_tile_rectangle_bb19_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) 
* [[32]]...
* [[32],31]
* [31]


### Merging Chains  eval_mem_mono_strip_tile_rectangle_bb19_in/15 into  External patterns of execution 
* [[31],[31,[32]]] --> 1 
* [[[32]]] --> 2 


### Specialization of cost equations eval_mem_mono_strip_tile_rectangle_bb28_in/15 
* CE 64 is refined into CE [80] 
* CE 63 is refined into CE [81] 


#### Refined cost equations eval_mem_mono_strip_tile_rectangle_bb28_in/15 
* CE 80: eval_mem_mono_strip_tile_rectangle_bb28_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) = 1+ eval_mem_mono_strip_tile_rectangle_bb28_in(V__28,K,V_w_0,V_rw_0,V_rw_0_w_0,V_109,L,C,D,E,F,G,H,I,J)
     [V_109+16=V_rw_0_w_0+K,V_109+16=V_dbit_0+V_rw_0_w_0,L=5,B=5] 
* CE 81: eval_mem_mono_strip_tile_rectangle_bb28_in(A,B,C,D,E,F,G,A,H,C,D,E,F,I,J) = 0
     [F+16=E+H,F+16=B+E,G=5] 

### Cost equations --> "Loop" of eval_mem_mono_strip_tile_rectangle_bb28_in/15 
* CEs [81] --> Loop 33 
* CEs [80] --> Loop 34 

#### Loops of eval_mem_mono_strip_tile_rectangle_bb28_in/15 
* Loop 33: eval_mem_mono_strip_tile_rectangle_bb28_in(A,B,C,D,E,F,G,A,H,C,D,E,F,I,J) [E+H=F+16,B+E=F+16,G=5] 
* Loop 34: eval_mem_mono_strip_tile_rectangle_bb28_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J)->  eval_mem_mono_strip_tile_rectangle_bb28_in(V__28,V_dbit_0',V_w_0,V_rw_0,V_rw_0_w_0,V_109,B',C,D,E,F,G,H,I,J)
                  [V_rw_0_w_0+V_dbit_0'=V_109+16,V_dbit_0+V_rw_0_w_0=V_109+16,B'=5,B=5] 

### Ranking functions of CR eval_mem_mono_strip_tile_rectangle_bb28_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) 

#### Partial ranking functions of CR eval_mem_mono_strip_tile_rectangle_bb28_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) 


### Resulting Chains:eval_mem_mono_strip_tile_rectangle_bb28_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) 
* [[34]]...
* [[34],33]
* [33]


### Merging Chains  eval_mem_mono_strip_tile_rectangle_bb28_in/15 into  External patterns of execution 
* [[33],[33,[34]]] --> 1 
* [[[34]]] --> 2 


### Specialization of cost equations eval_mem_mono_strip_tile_rectangle_bb36_in/15 
* CE 62 is refined into CE [82] 
* CE 61 is refined into CE [83] 


#### Refined cost equations eval_mem_mono_strip_tile_rectangle_bb36_in/15 
* CE 82: eval_mem_mono_strip_tile_rectangle_bb36_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) = 1+ eval_mem_mono_strip_tile_rectangle_bb36_in(V__28,K,V_w_0,V_rw_0,V_rw_0_w_0,V_109,L,C,D,E,F,G,H,I,J)
     [V_109+16=V_rw_0_w_0+K,V_109+16=V_dbit_0+V_rw_0_w_0,L=5,B=5] 
* CE 83: eval_mem_mono_strip_tile_rectangle_bb36_in(A,B,C,D,E,F,G,A,H,C,D,E,F,I,J) = 0
     [F+16=E+H,F+16=B+E,G=5] 

### Cost equations --> "Loop" of eval_mem_mono_strip_tile_rectangle_bb36_in/15 
* CEs [83] --> Loop 35 
* CEs [82] --> Loop 36 

#### Loops of eval_mem_mono_strip_tile_rectangle_bb36_in/15 
* Loop 35: eval_mem_mono_strip_tile_rectangle_bb36_in(A,B,C,D,E,F,G,A,H,C,D,E,F,I,J) [E+H=F+16,B+E=F+16,G=5] 
* Loop 36: eval_mem_mono_strip_tile_rectangle_bb36_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J)->  eval_mem_mono_strip_tile_rectangle_bb36_in(V__28,V_dbit_0',V_w_0,V_rw_0,V_rw_0_w_0,V_109,B',C,D,E,F,G,H,I,J)
                  [V_rw_0_w_0+V_dbit_0'=V_109+16,V_dbit_0+V_rw_0_w_0=V_109+16,B'=5,B=5] 

### Ranking functions of CR eval_mem_mono_strip_tile_rectangle_bb36_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) 

#### Partial ranking functions of CR eval_mem_mono_strip_tile_rectangle_bb36_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) 


### Resulting Chains:eval_mem_mono_strip_tile_rectangle_bb36_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) 
* [[36]]...
* [[36],35]
* [35]


### Merging Chains  eval_mem_mono_strip_tile_rectangle_bb36_in/15 into  External patterns of execution 
* [[35],[35,[36]]] --> 1 
* [[[36]]] --> 2 


### Specialization of cost equations eval_mem_mono_strip_tile_rectangle_bb45_in/15 
* CE 60 is refined into CE [84] 
* CE 59 is refined into CE [85] 


#### Refined cost equations eval_mem_mono_strip_tile_rectangle_bb45_in/15 
* CE 84: eval_mem_mono_strip_tile_rectangle_bb45_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) = 1+ eval_mem_mono_strip_tile_rectangle_bb45_in(V__28,K,V_w_0,V_rw_0,V_rw_0_w_0,V_109,L,C,D,E,F,G,H,I,J)
     [V_109+16=V_rw_0_w_0+K,V_109+16=V_dbit_0+V_rw_0_w_0,L=5,B=5] 
* CE 85: eval_mem_mono_strip_tile_rectangle_bb45_in(A,B,C,D,E,F,G,A,H,C,D,E,F,I,J) = 0
     [F+16=E+H,F+16=B+E,G=5] 

### Cost equations --> "Loop" of eval_mem_mono_strip_tile_rectangle_bb45_in/15 
* CEs [85] --> Loop 37 
* CEs [84] --> Loop 38 

#### Loops of eval_mem_mono_strip_tile_rectangle_bb45_in/15 
* Loop 37: eval_mem_mono_strip_tile_rectangle_bb45_in(A,B,C,D,E,F,G,A,H,C,D,E,F,I,J) [E+H=F+16,B+E=F+16,G=5] 
* Loop 38: eval_mem_mono_strip_tile_rectangle_bb45_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J)->  eval_mem_mono_strip_tile_rectangle_bb45_in(V__28,V_dbit_0',V_w_0,V_rw_0,V_rw_0_w_0,V_109,B',C,D,E,F,G,H,I,J)
                  [V_rw_0_w_0+V_dbit_0'=V_109+16,V_dbit_0+V_rw_0_w_0=V_109+16,B'=5,B=5] 

### Ranking functions of CR eval_mem_mono_strip_tile_rectangle_bb45_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) 

#### Partial ranking functions of CR eval_mem_mono_strip_tile_rectangle_bb45_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) 


### Resulting Chains:eval_mem_mono_strip_tile_rectangle_bb45_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) 
* [[38]]...
* [[38],37]
* [37]


### Merging Chains  eval_mem_mono_strip_tile_rectangle_bb45_in/15 into  External patterns of execution 
* [[37],[37,[38]]] --> 1 
* [[[38]]] --> 2 


### Specialization of cost equations eval_mem_mono_strip_tile_rectangle_bb62_in/15 
* CE 74 is refined into CE [86] 
* CE 73 is refined into CE [87] 


#### Refined cost equations eval_mem_mono_strip_tile_rectangle_bb62_in/15 
* CE 86: eval_mem_mono_strip_tile_rectangle_bb62_in(A,B,C,D,E,F,G,H,A,B,C,D,E,F,G) = 0
     [F>=G,15>=G,H=4] 
* CE 87: eval_mem_mono_strip_tile_rectangle_bb62_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_count_0,B,C,D,E,F,G,H,I) = 1+ eval_mem_mono_strip_tile_rectangle_bb62_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,J,K,C,D,E,F,G,H,I)
     [V_109>=V_count_0,V_count_0>=16,V_count_0=J+16,K=4,B=4] 

### Cost equations --> "Loop" of eval_mem_mono_strip_tile_rectangle_bb62_in/15 
* CEs [87] --> Loop 39 
* CEs [86] --> Loop 40 

#### Loops of eval_mem_mono_strip_tile_rectangle_bb62_in/15 
* Loop 39: eval_mem_mono_strip_tile_rectangle_bb62_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_count_0,B,C,D,E,F,G,H,I)->  eval_mem_mono_strip_tile_rectangle_bb62_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_count_0',B',C,D,E,F,G,H,I)
                  [V_109>=V_count_0,V_count_0>=16,V_count_0=V_count_0'+16,B'=4,B=4] 
* Loop 40: eval_mem_mono_strip_tile_rectangle_bb62_in(A,B,C,D,E,F,G,H,A,B,C,D,E,F,G) [F>=G,15>=G,H=4] 

### Ranking functions of CR eval_mem_mono_strip_tile_rectangle_bb62_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_count_0,B,C,D,E,F,G,H,I) 
* RF of phase [39]: [V_count_0-15]

#### Partial ranking functions of CR eval_mem_mono_strip_tile_rectangle_bb62_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_count_0,B,C,D,E,F,G,H,I) 
* Partial RF of phase [39]:
  - RF of loop [39:1]:
    V_count_0-15


### Resulting Chains:eval_mem_mono_strip_tile_rectangle_bb62_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_count_0,B,C,D,E,F,G,H,I) 
* [[39],40]
* [40]


### Merging Chains  eval_mem_mono_strip_tile_rectangle_bb62_in/15 into  External patterns of execution 
* [[40]] --> 1 
* [[40,[39]]] --> 2 


### Specialization of cost equations eval_mem_mono_strip_tile_rectangle_bb59_in/15 
* CE 58 is refined into CE [88,89] 
* CE 57 is refined into CE [90,91] 


#### Refined cost equations eval_mem_mono_strip_tile_rectangle_bb59_in/15 
* CE 88: eval_mem_mono_strip_tile_rectangle_bb59_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) = 2+ eval_mem_mono_strip_tile_rectangle_bb62_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_109,K,V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_109):1+ eval_mem_mono_strip_tile_rectangle_bb59_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,L,C,D,E,F,G,H,I,J)
     [15>=V_109,L=5,K=4,B=5] 
* CE 89: eval_mem_mono_strip_tile_rectangle_bb59_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) = 2+ eval_mem_mono_strip_tile_rectangle_bb62_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_109,K,V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,L):2+ eval_mem_mono_strip_tile_rectangle_bb59_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,M,C,D,E,F,G,H,I,J)
     [V_109>=L+16,L>=0,15>=L,M=5,K=4,B=5] 
* CE 90: eval_mem_mono_strip_tile_rectangle_bb59_in(A,B,C,D,E,F,G,A,B,C,D,E,F,H,I) = 1+ eval_mem_mono_strip_tile_rectangle_bb62_in(A,B,C,D,E,F,F,J,A,B,C,D,E,F,F):1
     [15>=F,J=4,G=5] 
* CE 91: eval_mem_mono_strip_tile_rectangle_bb59_in(A,B,C,D,E,F,G,A,B,C,D,E,F,H,I) = 1+ eval_mem_mono_strip_tile_rectangle_bb62_in(A,B,C,D,E,F,F,J,A,B,C,D,E,F,K):2
     [F>=K+16,K>=0,15>=K,J=4,G=5] 

### Cost equations --> "Loop" of eval_mem_mono_strip_tile_rectangle_bb59_in/15 
* CEs [91] --> Loop 41 
* CEs [90] --> Loop 42 
* CEs [89] --> Loop 43 
* CEs [88] --> Loop 44 

#### Loops of eval_mem_mono_strip_tile_rectangle_bb59_in/15 
* Loop 41: eval_mem_mono_strip_tile_rectangle_bb59_in(A,B,C,D,E,F,G,A,B,C,D,E,F,H,I) [F>=16,G=5] 
* Loop 42: eval_mem_mono_strip_tile_rectangle_bb59_in(A,B,C,D,E,F,G,A,B,C,D,E,F,H,I) [15>=F,G=5] 
* Loop 43: eval_mem_mono_strip_tile_rectangle_bb59_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J)->  eval_mem_mono_strip_tile_rectangle_bb59_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B',C,D,E,F,G,H,I,J)
                  [V_109>=16,B'=5,B=5] 
* Loop 44: eval_mem_mono_strip_tile_rectangle_bb59_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J)->  eval_mem_mono_strip_tile_rectangle_bb59_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B',C,D,E,F,G,H,I,J)
                  [15>=V_109,B'=5,B=5] 

### Ranking functions of CR eval_mem_mono_strip_tile_rectangle_bb59_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) 

#### Partial ranking functions of CR eval_mem_mono_strip_tile_rectangle_bb59_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) 


### Resulting Chains:eval_mem_mono_strip_tile_rectangle_bb59_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) 
* [[44]]...
* [[44],42]
* [[43]]...
* [[43],41]
* [42]
* [41]


### Merging Chains  eval_mem_mono_strip_tile_rectangle_bb59_in/15 into  External patterns of execution 
* [[42],[42,[44]]] --> 1 
* [[41],[41,[43]]] --> 2 
* [[[44]]] --> 3 
* [[[43]]] --> 4 


### Specialization of cost equations eval_mem_mono_strip_tile_rectangle_bb79_in/15 
* CE 72 is refined into CE [92] 
* CE 71 is refined into CE [93] 
* CE 70 is refined into CE [94] 


#### Refined cost equations eval_mem_mono_strip_tile_rectangle_bb79_in/15 
* CE 92: eval_mem_mono_strip_tile_rectangle_bb79_in(A,B,C,D,E,F,G,H,A,B,C,D,E,F,G) = 0
     [F>=G,15>=G,H=3] 
* CE 93: eval_mem_mono_strip_tile_rectangle_bb79_in(A,B,C,D,E,F,G,H,A,B,C,D,E,F,G) = 0
     [F>=G,15>=G,H=2] 
* CE 94: eval_mem_mono_strip_tile_rectangle_bb79_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_count6_0,B,C,D,E,F,G,H,I) = 1+ eval_mem_mono_strip_tile_rectangle_bb79_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,J,B,C,D,E,F,G,H,I)
     [V_109>=V_count6_0,B>=2,V_count6_0>=16,3>=B,V_count6_0=J+16] 

### Cost equations --> "Loop" of eval_mem_mono_strip_tile_rectangle_bb79_in/15 
* CEs [94] --> Loop 45 
* CEs [92] --> Loop 46 
* CEs [93] --> Loop 47 

#### Loops of eval_mem_mono_strip_tile_rectangle_bb79_in/15 
* Loop 45: eval_mem_mono_strip_tile_rectangle_bb79_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_count6_0,B,C,D,E,F,G,H,I)->  eval_mem_mono_strip_tile_rectangle_bb79_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_count6_0',B,C,D,E,F,G,H,I)
                  [V_109>=V_count6_0,B>=2,V_count6_0>=16,3>=B,V_count6_0=V_count6_0'+16] 
* Loop 46: eval_mem_mono_strip_tile_rectangle_bb79_in(A,B,C,D,E,F,G,H,A,B,C,D,E,F,G) [F>=G,15>=G,H=3] 
* Loop 47: eval_mem_mono_strip_tile_rectangle_bb79_in(A,B,C,D,E,F,G,H,A,B,C,D,E,F,G) [F>=G,15>=G,H=2] 

### Ranking functions of CR eval_mem_mono_strip_tile_rectangle_bb79_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_count6_0,B,C,D,E,F,G,H,I) 
* RF of phase [45]: [V_count6_0-15]

#### Partial ranking functions of CR eval_mem_mono_strip_tile_rectangle_bb79_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_count6_0,B,C,D,E,F,G,H,I) 
* Partial RF of phase [45]:
  - RF of loop [45:1]:
    V_count6_0-15


### Resulting Chains:eval_mem_mono_strip_tile_rectangle_bb79_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_count6_0,B,C,D,E,F,G,H,I) 
* [[45],47]
* [[45],46]
* [47]
* [46]


### Merging Chains  eval_mem_mono_strip_tile_rectangle_bb79_in/15 into  External patterns of execution 
* [[47]] --> 1 
* [[47,[45]]] --> 2 
* [[46]] --> 3 
* [[46,[45]]] --> 4 


### Specialization of cost equations eval_mem_mono_strip_tile_rectangle_bb71_in/15 
* CE 53 is refined into CE [95,96] 
* CE 56 is refined into CE [97,98] 
* CE 54 is refined into CE [99,100] 
* CE 55 is refined into CE [101,102] 


#### Refined cost equations eval_mem_mono_strip_tile_rectangle_bb71_in/15 
* CE 95: eval_mem_mono_strip_tile_rectangle_bb71_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) = 2+ eval_mem_mono_strip_tile_rectangle_bb79_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_109,K,V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_109):1+ eval_mem_mono_strip_tile_rectangle_bb71_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,L,C,D,E,F,G,H,I,J)
     [15>=V_109,L=5,K=2,B=5] 
* CE 96: eval_mem_mono_strip_tile_rectangle_bb71_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) = 2+ eval_mem_mono_strip_tile_rectangle_bb79_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_109,K,V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,L):2+ eval_mem_mono_strip_tile_rectangle_bb71_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,M,C,D,E,F,G,H,I,J)
     [V_109>=L+16,L>=0,15>=L,M=5,K=2,B=5] 
* CE 97: eval_mem_mono_strip_tile_rectangle_bb71_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) = 2+ eval_mem_mono_strip_tile_rectangle_bb79_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_109,K,V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_109):3+ eval_mem_mono_strip_tile_rectangle_bb71_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,L,C,D,E,F,G,H,I,J)
     [15>=V_109,L=5,K=3,B=5] 
* CE 98: eval_mem_mono_strip_tile_rectangle_bb71_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) = 2+ eval_mem_mono_strip_tile_rectangle_bb79_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_109,K,V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,L):4+ eval_mem_mono_strip_tile_rectangle_bb71_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,M,C,D,E,F,G,H,I,J)
     [V_109>=L+16,L>=0,15>=L,M=5,K=3,B=5] 
* CE 99: eval_mem_mono_strip_tile_rectangle_bb71_in(A,B,C,D,E,F,G,A,B,C,D,E,F,H,I) = 1+ eval_mem_mono_strip_tile_rectangle_bb79_in(A,B,C,D,E,F,F,J,A,B,C,D,E,F,F):1
     [15>=F,J=2,G=5] 
* CE 100: eval_mem_mono_strip_tile_rectangle_bb71_in(A,B,C,D,E,F,G,A,B,C,D,E,F,H,I) = 1+ eval_mem_mono_strip_tile_rectangle_bb79_in(A,B,C,D,E,F,F,J,A,B,C,D,E,F,K):2
     [F>=K+16,K>=0,15>=K,J=2,G=5] 
* CE 101: eval_mem_mono_strip_tile_rectangle_bb71_in(A,B,C,D,E,F,G,A,B,C,D,E,F,H,I) = 1+ eval_mem_mono_strip_tile_rectangle_bb79_in(A,B,C,D,E,F,F,J,A,B,C,D,E,F,F):3
     [15>=F,J=3,G=5] 
* CE 102: eval_mem_mono_strip_tile_rectangle_bb71_in(A,B,C,D,E,F,G,A,B,C,D,E,F,H,I) = 1+ eval_mem_mono_strip_tile_rectangle_bb79_in(A,B,C,D,E,F,F,J,A,B,C,D,E,F,K):4
     [F>=K+16,K>=0,15>=K,J=3,G=5] 

### Cost equations --> "Loop" of eval_mem_mono_strip_tile_rectangle_bb71_in/15 
* CEs [100,102] --> Loop 48 
* CEs [99,101] --> Loop 49 
* CEs [96,98] --> Loop 50 
* CEs [95,97] --> Loop 51 

#### Loops of eval_mem_mono_strip_tile_rectangle_bb71_in/15 
* Loop 48: eval_mem_mono_strip_tile_rectangle_bb71_in(A,B,C,D,E,F,G,A,B,C,D,E,F,H,I) [F>=16,G=5] 
* Loop 49: eval_mem_mono_strip_tile_rectangle_bb71_in(A,B,C,D,E,F,G,A,B,C,D,E,F,H,I) [15>=F,G=5] 
* Loop 50: eval_mem_mono_strip_tile_rectangle_bb71_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J)->  eval_mem_mono_strip_tile_rectangle_bb71_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B',C,D,E,F,G,H,I,J)
                  [V_109>=16,B'=5,B=5] 
* Loop 51: eval_mem_mono_strip_tile_rectangle_bb71_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J)->  eval_mem_mono_strip_tile_rectangle_bb71_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B',C,D,E,F,G,H,I,J)
                  [15>=V_109,B'=5,B=5] 

### Ranking functions of CR eval_mem_mono_strip_tile_rectangle_bb71_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) 

#### Partial ranking functions of CR eval_mem_mono_strip_tile_rectangle_bb71_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) 


### Resulting Chains:eval_mem_mono_strip_tile_rectangle_bb71_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) 
* [[51]]...
* [[51],49]
* [[50]]...
* [[50],48]
* [49]
* [48]


### Merging Chains  eval_mem_mono_strip_tile_rectangle_bb71_in/15 into  External patterns of execution 
* [[49],[49,[51]]] --> 1 
* [[48],[48,[50]]] --> 2 
* [[[51]]] --> 3 
* [[[50]]] --> 4 


### Specialization of cost equations eval_mem_mono_strip_tile_rectangle_bb11_in/5 
* CE 39 is refined into CE [103,104,105,106] 
* CE 40 is refined into CE [107,108,109,110] 
* CE 41 is refined into CE [111,112,113,114] 
* CE 42 is refined into CE [115,116,117,118] 
* CE 43 is refined into CE [119,120] 
* CE 44 is refined into CE [121,122] 
* CE 45 is refined into CE [123,124] 
* CE 46 is refined into CE [125,126] 
* CE 47 is refined into CE [127,128] 
* CE 48 is refined into CE [129,130] 
* CE 49 is refined into CE [131,132] 
* CE 50 is refined into CE [133,134] 
* CE 51 is refined into CE [135,136,137] 
* CE 52 is refined into CE [138,139,140] 
* CE 25 is refined into CE [141,142,143,144] 
* CE 26 is refined into CE [145,146,147,148] 
* CE 27 is refined into CE [149,150,151,152] 
* CE 28 is refined into CE [153,154,155,156] 
* CE 29 is refined into CE [157,158] 
* CE 30 is refined into CE [159,160] 
* CE 31 is refined into CE [161,162] 
* CE 32 is refined into CE [163,164] 
* CE 33 is refined into CE [165,166] 
* CE 34 is refined into CE [167,168] 
* CE 35 is refined into CE [169,170] 
* CE 36 is refined into CE [171,172] 
* CE 37 is refined into CE [173,174,175] 
* CE 38 is refined into CE [176,177,178] 


#### Refined cost equations eval_mem_mono_strip_tile_rectangle_bb11_in/5 
* CE 103: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 2+ eval_mem_mono_strip_tile_rectangle_bb71_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,C,D,V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,E,F,G):1+ eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,H,I,J,K)
     [31>=V_dbit_0+V_w_0,V_dbit_0+V_w_0=E+16,V_w_0+J=V_rw_0,V_dbit_0+V_w_0=C+16,K=6,D=5,B=6] 
* CE 104: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 2+ eval_mem_mono_strip_tile_rectangle_bb71_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,C,D,V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,E,F,G):2+ eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,H,I,J,K)
     [V_dbit_0+V_w_0>=32,V_dbit_0+V_w_0=E+16,V_w_0+J=V_rw_0,V_dbit_0+V_w_0=C+16,K=6,D=5,B=6] 
* CE 105: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 2+ eval_mem_mono_strip_tile_rectangle_bb71_in(V__28,V_dbit_0,C,V_rw_0,D,E,F,G,H,I,J,K,L,M,N):3
     [15>=E,K+O=J,E+16=V_dbit_0+D,E+16=V_dbit_0+C,E+16=V_dbit_0+V_w_0,P=6,F=5,B=6] 
* CE 106: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 2+ eval_mem_mono_strip_tile_rectangle_bb71_in(V__28,V_dbit_0,C,V_rw_0,D,E,F,G,H,I,J,K,L,M,N):4
     [E>=16,K+O=J,E+16=V_dbit_0+D,E+16=V_dbit_0+C,E+16=V_dbit_0+V_w_0,P=6,F=5,B=6] 
* CE 107: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 2+ eval_mem_mono_strip_tile_rectangle_bb71_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,C,D,V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,E,F,G):1+ eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,H,I,J,K)
     [31>=V_dbit_0+V_rw_0,V_dbit_0+V_rw_0=E+16,V_dbit_0+V_rw_0=C+16,K=6,J=0,D=5,B=6] 
* CE 108: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 2+ eval_mem_mono_strip_tile_rectangle_bb71_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,C,D,V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,E,F,G):2+ eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,H,I,J,K)
     [V_dbit_0+V_rw_0>=32,V_dbit_0+V_rw_0=E+16,V_dbit_0+V_rw_0=C+16,K=6,J=0,D=5,B=6] 
* CE 109: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 2+ eval_mem_mono_strip_tile_rectangle_bb71_in(V__28,V_dbit_0,V_w_0,C,D,E,F,G,H,I,J,K,L,M,N):3
     [15>=E,K+O=J,E+16=V_dbit_0+D,E+16=V_dbit_0+C,E+16=V_dbit_0+V_rw_0,P=6,F=5,B=6] 
* CE 110: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 2+ eval_mem_mono_strip_tile_rectangle_bb71_in(V__28,V_dbit_0,V_w_0,C,D,E,F,G,H,I,J,K,L,M,N):4
     [E>=16,K+O=J,E+16=V_dbit_0+D,E+16=V_dbit_0+C,E+16=V_dbit_0+V_rw_0,P=6,F=5,B=6] 
* CE 111: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 2+ eval_mem_mono_strip_tile_rectangle_bb59_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,C,D,V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,E,F,G):1+ eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,H,I,J,K)
     [31>=V_dbit_0+V_w_0,V_dbit_0+V_w_0=E+16,V_w_0+J=V_rw_0,V_dbit_0+V_w_0=C+16,K=6,D=5,B=6] 
* CE 112: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 2+ eval_mem_mono_strip_tile_rectangle_bb59_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,C,D,V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,E,F,G):2+ eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,H,I,J,K)
     [V_dbit_0+V_w_0>=32,V_dbit_0+V_w_0=E+16,V_w_0+J=V_rw_0,V_dbit_0+V_w_0=C+16,K=6,D=5,B=6] 
* CE 113: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 2+ eval_mem_mono_strip_tile_rectangle_bb59_in(V__28,V_dbit_0,C,V_rw_0,D,E,F,G,H,I,J,K,L,M,N):3
     [15>=E,K+O=J,E+16=V_dbit_0+D,E+16=V_dbit_0+C,E+16=V_dbit_0+V_w_0,P=6,F=5,B=6] 
* CE 114: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 2+ eval_mem_mono_strip_tile_rectangle_bb59_in(V__28,V_dbit_0,C,V_rw_0,D,E,F,G,H,I,J,K,L,M,N):4
     [E>=16,K+O=J,E+16=V_dbit_0+D,E+16=V_dbit_0+C,E+16=V_dbit_0+V_w_0,P=6,F=5,B=6] 
* CE 115: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 2+ eval_mem_mono_strip_tile_rectangle_bb59_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,C,D,V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,E,F,G):1+ eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,H,I,J,K)
     [31>=V_dbit_0+V_rw_0,V_dbit_0+V_rw_0=E+16,V_dbit_0+V_rw_0=C+16,K=6,J=0,D=5,B=6] 
* CE 116: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 2+ eval_mem_mono_strip_tile_rectangle_bb59_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,C,D,V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,E,F,G):2+ eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,H,I,J,K)
     [V_dbit_0+V_rw_0>=32,V_dbit_0+V_rw_0=E+16,V_dbit_0+V_rw_0=C+16,K=6,J=0,D=5,B=6] 
* CE 117: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 2+ eval_mem_mono_strip_tile_rectangle_bb59_in(V__28,V_dbit_0,V_w_0,C,D,E,F,G,H,I,J,K,L,M,N):3
     [15>=E,K+O=J,E+16=V_dbit_0+D,E+16=V_dbit_0+C,E+16=V_dbit_0+V_rw_0,P=6,F=5,B=6] 
* CE 118: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 2+ eval_mem_mono_strip_tile_rectangle_bb59_in(V__28,V_dbit_0,V_w_0,C,D,E,F,G,H,I,J,K,L,M,N):4
     [E>=16,K+O=J,E+16=V_dbit_0+D,E+16=V_dbit_0+C,E+16=V_dbit_0+V_rw_0,P=6,F=5,B=6] 
* CE 119: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 2+ eval_mem_mono_strip_tile_rectangle_bb45_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,C,D,V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,E,F,G):1+ eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,H,I,J,K)
     [V_dbit_0+V_w_0=E+16,V_w_0+J=V_rw_0,V_dbit_0+V_w_0=C+16,K=6,D=5,B=6] 
* CE 120: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 2+ eval_mem_mono_strip_tile_rectangle_bb45_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,C,D,E,F,G,H,I,J,K,L):2
     [I+M=H,V_dbit_0+V_w_0=C+16,N=6,D=5,B=6] 
* CE 121: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 2+ eval_mem_mono_strip_tile_rectangle_bb45_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,C,D,V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,E,F,G):1+ eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,H,I,J,K)
     [V_dbit_0+V_rw_0=E+16,V_dbit_0+V_rw_0=C+16,K=6,J=0,D=5,B=6] 
* CE 122: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 2+ eval_mem_mono_strip_tile_rectangle_bb45_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,C,D,E,F,G,H,I,J,K,L):2
     [I+M=H,V_dbit_0+V_rw_0=C+16,N=6,D=5,B=6] 
* CE 123: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 2+ eval_mem_mono_strip_tile_rectangle_bb36_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,C,D,V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,E,F,G):1+ eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,H,I,J,K)
     [V_dbit_0+V_w_0=E+16,V_w_0+J=V_rw_0,V_dbit_0+V_w_0=C+16,K=6,D=5,B=6] 
* CE 124: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 2+ eval_mem_mono_strip_tile_rectangle_bb36_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,C,D,E,F,G,H,I,J,K,L):2
     [I+M=H,V_dbit_0+V_w_0=C+16,N=6,D=5,B=6] 
* CE 125: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 2+ eval_mem_mono_strip_tile_rectangle_bb36_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,C,D,V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,E,F,G):1+ eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,H,I,J,K)
     [V_dbit_0+V_rw_0=E+16,V_dbit_0+V_rw_0=C+16,K=6,J=0,D=5,B=6] 
* CE 126: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 2+ eval_mem_mono_strip_tile_rectangle_bb36_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,C,D,E,F,G,H,I,J,K,L):2
     [I+M=H,V_dbit_0+V_rw_0=C+16,N=6,D=5,B=6] 
* CE 127: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 2+ eval_mem_mono_strip_tile_rectangle_bb28_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,C,D,V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,E,F,G):1+ eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,H,I,J,K)
     [V_dbit_0+V_w_0=E+16,V_w_0+J=V_rw_0,V_dbit_0+V_w_0=C+16,K=6,D=5,B=6] 
* CE 128: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 2+ eval_mem_mono_strip_tile_rectangle_bb28_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,C,D,E,F,G,H,I,J,K,L):2
     [I+M=H,V_dbit_0+V_w_0=C+16,N=6,D=5,B=6] 
* CE 129: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 2+ eval_mem_mono_strip_tile_rectangle_bb28_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,C,D,V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,E,F,G):1+ eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,H,I,J,K)
     [V_dbit_0+V_rw_0=E+16,V_dbit_0+V_rw_0=C+16,K=6,J=0,D=5,B=6] 
* CE 130: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 2+ eval_mem_mono_strip_tile_rectangle_bb28_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,C,D,E,F,G,H,I,J,K,L):2
     [I+M=H,V_dbit_0+V_rw_0=C+16,N=6,D=5,B=6] 
* CE 131: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 2+ eval_mem_mono_strip_tile_rectangle_bb19_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,C,D,V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,E,F,G):1+ eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,H,I,J,K)
     [V_dbit_0+V_w_0=E+16,V_w_0+J=V_rw_0,V_dbit_0+V_w_0=C+16,K=6,D=5,B=6] 
* CE 132: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 2+ eval_mem_mono_strip_tile_rectangle_bb19_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,C,D,E,F,G,H,I,J,K,L):2
     [I+M=H,V_dbit_0+V_w_0=C+16,N=6,D=5,B=6] 
* CE 133: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 2+ eval_mem_mono_strip_tile_rectangle_bb19_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,C,D,V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,E,F,G):1+ eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,H,I,J,K)
     [V_dbit_0+V_rw_0=E+16,V_dbit_0+V_rw_0=C+16,K=6,J=0,D=5,B=6] 
* CE 134: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 2+ eval_mem_mono_strip_tile_rectangle_bb19_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,C,D,E,F,G,H,I,J,K,L):2
     [I+M=H,V_dbit_0+V_rw_0=C+16,N=6,D=5,B=6] 
* CE 135: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 2+ eval_mem_mono_strip_tile_rectangle_bb14_in(C,V_dbit_0,V_w_0,V_rw_0,V_w_0,D,E,F,G,V_dbit_0,V_w_0,V_rw_0,V_w_0,H,I,J):1+ eval_mem_mono_strip_tile_rectangle_bb11_in(K,L,M,N,O)
     [V_dbit_0+V_w_0=H+16,V_w_0+N=V_rw_0,V_dbit_0+V_w_0=D+16,O=6,K=1,J=0,I=1,G=1,F=5,E=1,C=1,B=6,V__28=1] 
* CE 136: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 2+ eval_mem_mono_strip_tile_rectangle_bb14_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,C,V__28,D,V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,E,F,G):2+ eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,H,I,J,K)
     [V__28>=2,V_dbit_0+V_w_0=E+16,V_w_0+J=V_rw_0,V_dbit_0+V_w_0=C+16,K=6,G=0,F=1,D=5,B=6] 
* CE 137: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 2+ eval_mem_mono_strip_tile_rectangle_bb14_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,C,V__28,D,E,F,G,H,I,J,K,L):3
     [0>=V__28,I+M=H,V_dbit_0+V_w_0=C+16,N=6,D=5,B=6] 
* CE 138: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 2+ eval_mem_mono_strip_tile_rectangle_bb14_in(C,V_dbit_0,V_w_0,V_rw_0,V_rw_0,D,E,F,G,V_dbit_0,V_w_0,V_rw_0,V_rw_0,H,I,J):1+ eval_mem_mono_strip_tile_rectangle_bb11_in(K,L,M,N,O)
     [V_dbit_0+V_rw_0=H+16,V_dbit_0+V_rw_0=D+16,O=6,N=0,K=1,J=0,I=1,G=1,F=5,E=1,C=1,B=6,V__28=1] 
* CE 139: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 2+ eval_mem_mono_strip_tile_rectangle_bb14_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,C,V__28,D,V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,E,F,G):2+ eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,H,I,J,K)
     [V__28>=2,V_dbit_0+V_rw_0=E+16,V_dbit_0+V_rw_0=C+16,K=6,J=0,G=0,F=1,D=5,B=6] 
* CE 140: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 2+ eval_mem_mono_strip_tile_rectangle_bb14_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,C,V__28,D,E,F,G,H,I,J,K,L):3
     [0>=V__28,I+M=H,V_dbit_0+V_rw_0=C+16,N=6,D=5,B=6] 
* CE 141: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb71_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,C,D,V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,E,F,G):1
     [31>=V_dbit_0+V_w_0,V_dbit_0+V_w_0=E+16,V_dbit_0+V_w_0=C+16,D=5,B=6] 
* CE 142: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb71_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,C,D,V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,E,F,G):2
     [V_dbit_0+V_w_0>=32,V_dbit_0+V_w_0=E+16,V_dbit_0+V_w_0=C+16,D=5,B=6] 
* CE 143: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb71_in(V__28,V_dbit_0,C,V_rw_0,D,E,F,G,H,I,J,K,L,M,N):3
     [15>=E,E+16=V_dbit_0+D,E+16=V_dbit_0+C,E+16=V_dbit_0+V_w_0,F=5,B=6] 
* CE 144: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb71_in(V__28,V_dbit_0,C,V_rw_0,D,E,F,G,H,I,J,K,L,M,N):4
     [E>=16,E+16=V_dbit_0+D,E+16=V_dbit_0+C,E+16=V_dbit_0+V_w_0,F=5,B=6] 
* CE 145: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb71_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,C,D,V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,E,F,G):1
     [31>=V_dbit_0+V_rw_0,V_dbit_0+V_rw_0=E+16,V_dbit_0+V_rw_0=C+16,D=5,B=6] 
* CE 146: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb71_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,C,D,V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,E,F,G):2
     [V_dbit_0+V_rw_0>=32,V_dbit_0+V_rw_0=E+16,V_dbit_0+V_rw_0=C+16,D=5,B=6] 
* CE 147: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb71_in(V__28,V_dbit_0,V_w_0,C,D,E,F,G,H,I,J,K,L,M,N):3
     [15>=E,E+16=V_dbit_0+D,E+16=V_dbit_0+C,E+16=V_dbit_0+V_rw_0,F=5,B=6] 
* CE 148: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb71_in(V__28,V_dbit_0,V_w_0,C,D,E,F,G,H,I,J,K,L,M,N):4
     [E>=16,E+16=V_dbit_0+D,E+16=V_dbit_0+C,E+16=V_dbit_0+V_rw_0,F=5,B=6] 
* CE 149: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb59_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,C,D,V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,E,F,G):1
     [31>=V_dbit_0+V_w_0,V_dbit_0+V_w_0=E+16,V_dbit_0+V_w_0=C+16,D=5,B=6] 
* CE 150: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb59_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,C,D,V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,E,F,G):2
     [V_dbit_0+V_w_0>=32,V_dbit_0+V_w_0=E+16,V_dbit_0+V_w_0=C+16,D=5,B=6] 
* CE 151: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb59_in(V__28,V_dbit_0,C,V_rw_0,D,E,F,G,H,I,J,K,L,M,N):3
     [15>=E,E+16=V_dbit_0+D,E+16=V_dbit_0+C,E+16=V_dbit_0+V_w_0,F=5,B=6] 
* CE 152: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb59_in(V__28,V_dbit_0,C,V_rw_0,D,E,F,G,H,I,J,K,L,M,N):4
     [E>=16,E+16=V_dbit_0+D,E+16=V_dbit_0+C,E+16=V_dbit_0+V_w_0,F=5,B=6] 
* CE 153: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb59_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,C,D,V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,E,F,G):1
     [31>=V_dbit_0+V_rw_0,V_dbit_0+V_rw_0=E+16,V_dbit_0+V_rw_0=C+16,D=5,B=6] 
* CE 154: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb59_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,C,D,V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,E,F,G):2
     [V_dbit_0+V_rw_0>=32,V_dbit_0+V_rw_0=E+16,V_dbit_0+V_rw_0=C+16,D=5,B=6] 
* CE 155: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb59_in(V__28,V_dbit_0,V_w_0,C,D,E,F,G,H,I,J,K,L,M,N):3
     [15>=E,E+16=V_dbit_0+D,E+16=V_dbit_0+C,E+16=V_dbit_0+V_rw_0,F=5,B=6] 
* CE 156: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb59_in(V__28,V_dbit_0,V_w_0,C,D,E,F,G,H,I,J,K,L,M,N):4
     [E>=16,E+16=V_dbit_0+D,E+16=V_dbit_0+C,E+16=V_dbit_0+V_rw_0,F=5,B=6] 
* CE 157: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb45_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,C,D,V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,E,F,G):1
     [V_dbit_0+V_w_0=E+16,V_dbit_0+V_w_0=C+16,D=5,B=6] 
* CE 158: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb45_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,C,D,E,F,G,H,I,J,K,L):2
     [V_dbit_0+V_w_0=C+16,D=5,B=6] 
* CE 159: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb45_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,C,D,V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,E,F,G):1
     [V_dbit_0+V_rw_0=E+16,V_dbit_0+V_rw_0=C+16,D=5,B=6] 
* CE 160: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb45_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,C,D,E,F,G,H,I,J,K,L):2
     [V_dbit_0+V_rw_0=C+16,D=5,B=6] 
* CE 161: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb36_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,C,D,V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,E,F,G):1
     [V_dbit_0+V_w_0=E+16,V_dbit_0+V_w_0=C+16,D=5,B=6] 
* CE 162: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb36_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,C,D,E,F,G,H,I,J,K,L):2
     [V_dbit_0+V_w_0=C+16,D=5,B=6] 
* CE 163: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb36_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,C,D,V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,E,F,G):1
     [V_dbit_0+V_rw_0=E+16,V_dbit_0+V_rw_0=C+16,D=5,B=6] 
* CE 164: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb36_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,C,D,E,F,G,H,I,J,K,L):2
     [V_dbit_0+V_rw_0=C+16,D=5,B=6] 
* CE 165: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb28_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,C,D,V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,E,F,G):1
     [V_dbit_0+V_w_0=E+16,V_dbit_0+V_w_0=C+16,D=5,B=6] 
* CE 166: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb28_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,C,D,E,F,G,H,I,J,K,L):2
     [V_dbit_0+V_w_0=C+16,D=5,B=6] 
* CE 167: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb28_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,C,D,V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,E,F,G):1
     [V_dbit_0+V_rw_0=E+16,V_dbit_0+V_rw_0=C+16,D=5,B=6] 
* CE 168: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb28_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,C,D,E,F,G,H,I,J,K,L):2
     [V_dbit_0+V_rw_0=C+16,D=5,B=6] 
* CE 169: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb19_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,C,D,V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,E,F,G):1
     [V_dbit_0+V_w_0=E+16,V_dbit_0+V_w_0=C+16,D=5,B=6] 
* CE 170: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb19_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,C,D,E,F,G,H,I,J,K,L):2
     [V_dbit_0+V_w_0=C+16,D=5,B=6] 
* CE 171: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb19_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,C,D,V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,E,F,G):1
     [V_dbit_0+V_rw_0=E+16,V_dbit_0+V_rw_0=C+16,D=5,B=6] 
* CE 172: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb19_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,C,D,E,F,G,H,I,J,K,L):2
     [V_dbit_0+V_rw_0=C+16,D=5,B=6] 
* CE 173: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb14_in(C,V_dbit_0,V_w_0,V_rw_0,V_w_0,D,E,F,G,V_dbit_0,V_w_0,V_rw_0,V_w_0,H,I,J):1
     [V_dbit_0+V_w_0=H+16,V_dbit_0+V_w_0=D+16,J=0,I=1,G=1,F=5,E=1,C=1,B=6,V__28=1] 
* CE 174: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb14_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,C,V__28,D,V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,E,F,G):2
     [V__28>=2,V_dbit_0+V_w_0=E+16,V_dbit_0+V_w_0=C+16,G=0,F=1,D=5,B=6] 
* CE 175: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb14_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_w_0,C,V__28,D,E,F,G,H,I,J,K,L):3
     [0>=V__28,V_dbit_0+V_w_0=C+16,D=5,B=6] 
* CE 176: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb14_in(C,V_dbit_0,V_w_0,V_rw_0,V_rw_0,D,E,F,G,V_dbit_0,V_w_0,V_rw_0,V_rw_0,H,I,J):1
     [V_dbit_0+V_rw_0=H+16,V_dbit_0+V_rw_0=D+16,J=0,I=1,G=1,F=5,E=1,C=1,B=6,V__28=1] 
* CE 177: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb14_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,C,V__28,D,V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,E,F,G):2
     [V__28>=2,V_dbit_0+V_rw_0=E+16,V_dbit_0+V_rw_0=C+16,G=0,F=1,D=5,B=6] 
* CE 178: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb14_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0,C,V__28,D,E,F,G,H,I,J,K,L):3
     [0>=V__28,V_dbit_0+V_rw_0=C+16,D=5,B=6] 

### Cost equations --> "Loop" of eval_mem_mono_strip_tile_rectangle_bb11_in/5 
* CEs [105,106,109,110,113,114,117,118,120,122,124,126,128,130,132,134,137,140,143,144,147,148,151,152,155,156,158,160,162,164,166,168,170,172,175,178] --> Loop 52 
* CEs [141,142,145,146,149,150,153,154,157,159,161,163,165,167,169,171,173,174,176,177] --> Loop 53 
* CEs [104,112] --> Loop 54 
* CEs [103,111] --> Loop 55 
* CEs [119,123,127,131,135,136] --> Loop 56 
* CEs [107,108,115,116,121,125,129,133,138,139] --> Loop 57 

#### Loops of eval_mem_mono_strip_tile_rectangle_bb11_in/5 
* Loop 52: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) [B=6] 
* Loop 53: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) [B=6] 
* Loop 54: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B)->  eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0',V_w_0',V_rw_0',B')
                  [V_dbit_0+V_w_0>=32,V_w_0+V_rw_0'=V_rw_0,B'=6,B=6] 
* Loop 55: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B)->  eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0',V_w_0',V_rw_0',B')
                  [31>=V_dbit_0+V_w_0,V_w_0+V_rw_0'=V_rw_0,B'=6,B=6] 
* Loop 56: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B)->  eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0',V_w_0',V_rw_0',B')
                  [V_w_0+V_rw_0'=V_rw_0,B'=6,B=6] 
* Loop 57: eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B)->  eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0',V_w_0',V_rw_0',B')
                  [B'=6,V_rw_0'=0,B=6] 

### Ranking functions of CR eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) 

#### Partial ranking functions of CR eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) 


### Resulting Chains:eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) 
* [[54,55,56,57]]...
* [[54,55,56,57],53]
* [[54,55,56,57],52]...
* [53]
* [52]...


### Merging Chains  eval_mem_mono_strip_tile_rectangle_bb11_in/5 into  External patterns of execution 
* [[53],[53,[54,55,56,57]]] --> 1 
* [[52],[[54,55,56,57]],[52,[54,55,56,57]]] --> 2 


### Specialization of cost equations eval_mem_mono_strip_tile_rectangle_bb9_in/7 
* CE 22 is refined into CE [179] 
* CE 23 is refined into CE [180,181] 
* CE 24 is refined into CE [182,183] 


#### Refined cost equations eval_mem_mono_strip_tile_rectangle_bb9_in/7 
* CE 179: eval_mem_mono_strip_tile_rectangle_bb9_in(V_px,V_py,V__13,V__1,V__2,V__28,B) = 0
     [] 
* CE 180: eval_mem_mono_strip_tile_rectangle_bb9_in(V_px,V_py,V__13,V__1,V__2,V__28,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,C,D,V__2,E):1
     [E=6] 
* CE 181: eval_mem_mono_strip_tile_rectangle_bb9_in(V_px,V_py,V__13,V__1,V__2,V__28,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,C,D,V__2,E):2
     [E=6] 
* CE 182: eval_mem_mono_strip_tile_rectangle_bb9_in(V_px,V_py,V__13,V__1,V__2,V__28,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,C,D,V__2,E):1
     [V_px+V__1=0,E=6] 
* CE 183: eval_mem_mono_strip_tile_rectangle_bb9_in(V_px,V_py,V__13,V__1,V__2,V__28,B) = 1+ eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,C,D,V__2,E):2
     [V_px+V__1=0,E=6] 

### Cost equations --> "Loop" of eval_mem_mono_strip_tile_rectangle_bb9_in/7 
* CEs [181,183] --> Loop 58 
* CEs [179,180,182] --> Loop 59 

#### Loops of eval_mem_mono_strip_tile_rectangle_bb9_in/7 
* Loop 58: eval_mem_mono_strip_tile_rectangle_bb9_in(V_px,V_py,V__13,V__1,V__2,V__28,B) [] 
* Loop 59: eval_mem_mono_strip_tile_rectangle_bb9_in(V_px,V_py,V__13,V__1,V__2,V__28,B) [] 

### Ranking functions of CR eval_mem_mono_strip_tile_rectangle_bb9_in(V_px,V_py,V__13,V__1,V__2,V__28,B) 

#### Partial ranking functions of CR eval_mem_mono_strip_tile_rectangle_bb9_in(V_px,V_py,V__13,V__1,V__2,V__28,B) 


### Resulting Chains:eval_mem_mono_strip_tile_rectangle_bb9_in(V_px,V_py,V__13,V__1,V__2,V__28,B) 
* [59]
* [58]...


### Merging Chains  eval_mem_mono_strip_tile_rectangle_bb9_in/7 into  External patterns of execution 
* [[59]] --> 1 
* [[58]] --> 2 


### Specialization of cost equations eval_mem_mono_strip_tile_rectangle_bb7_in/7 
* CE 21 is refined into CE [184,185] 


#### Refined cost equations eval_mem_mono_strip_tile_rectangle_bb7_in/7 
* CE 184: eval_mem_mono_strip_tile_rectangle_bb7_in(V_px,V_py,V__17,V__13,V__1,V__2,B) = 0+ eval_mem_mono_strip_tile_rectangle_bb9_in(V_px,V_py,V__13,V__1,V__2,C,B):1
     [] 
* CE 185: eval_mem_mono_strip_tile_rectangle_bb7_in(V_px,V_py,V__17,V__13,V__1,V__2,B) = 0+ eval_mem_mono_strip_tile_rectangle_bb9_in(V_px,V_py,V__13,V__1,V__2,C,B):2
     [] 

### Cost equations --> "Loop" of eval_mem_mono_strip_tile_rectangle_bb7_in/7 
* CEs [185] --> Loop 60 
* CEs [184] --> Loop 61 

#### Loops of eval_mem_mono_strip_tile_rectangle_bb7_in/7 
* Loop 60: eval_mem_mono_strip_tile_rectangle_bb7_in(V_px,V_py,V__17,V__13,V__1,V__2,B) [] 
* Loop 61: eval_mem_mono_strip_tile_rectangle_bb7_in(V_px,V_py,V__17,V__13,V__1,V__2,B) [] 

### Ranking functions of CR eval_mem_mono_strip_tile_rectangle_bb7_in(V_px,V_py,V__17,V__13,V__1,V__2,B) 

#### Partial ranking functions of CR eval_mem_mono_strip_tile_rectangle_bb7_in(V_px,V_py,V__17,V__13,V__1,V__2,B) 


### Resulting Chains:eval_mem_mono_strip_tile_rectangle_bb7_in(V_px,V_py,V__17,V__13,V__1,V__2,B) 
* [61]
* [60]...


### Merging Chains  eval_mem_mono_strip_tile_rectangle_bb7_in/7 into  External patterns of execution 
* [[61]] --> 1 
* [[60]] --> 2 


### Specialization of cost equations eval_mem_mono_strip_tile_rectangle_bb5_in/7 
* CE 20 is refined into CE [186,187] 


#### Refined cost equations eval_mem_mono_strip_tile_rectangle_bb5_in/7 
* CE 186: eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,V__17,V__15,V__13,V__1,B) = 0+ eval_mem_mono_strip_tile_rectangle_bb7_in(V_px,V_py,V__17,V__13,V__1,C,B):1
     [] 
* CE 187: eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,V__17,V__15,V__13,V__1,B) = 0+ eval_mem_mono_strip_tile_rectangle_bb7_in(V_px,V_py,V__17,V__13,V__1,C,B):2
     [] 

### Cost equations --> "Loop" of eval_mem_mono_strip_tile_rectangle_bb5_in/7 
* CEs [187] --> Loop 62 
* CEs [186] --> Loop 63 

#### Loops of eval_mem_mono_strip_tile_rectangle_bb5_in/7 
* Loop 62: eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,V__17,V__15,V__13,V__1,B) [] 
* Loop 63: eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,V__17,V__15,V__13,V__1,B) [] 

### Ranking functions of CR eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,V__17,V__15,V__13,V__1,B) 

#### Partial ranking functions of CR eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,V__17,V__15,V__13,V__1,B) 


### Resulting Chains:eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,V__17,V__15,V__13,V__1,B) 
* [63]
* [62]...


### Merging Chains  eval_mem_mono_strip_tile_rectangle_bb5_in/7 into  External patterns of execution 
* [[63]] --> 1 
* [[62]] --> 2 


### Specialization of cost equations eval_mem_mono_strip_tile_rectangle_bb0_in/9 
* CE 3 is refined into CE [188] 
* CE 4 is refined into CE [189,190] 
* CE 5 is refined into CE [191,192] 
* CE 6 is refined into CE [193,194] 
* CE 7 is refined into CE [195,196] 
* CE 8 is refined into CE [197,198] 
* CE 9 is refined into CE [199,200] 
* CE 10 is refined into CE [201,202] 
* CE 11 is refined into CE [203,204] 
* CE 12 is refined into CE [205,206] 
* CE 13 is refined into CE [207,208] 
* CE 14 is refined into CE [209,210] 
* CE 15 is refined into CE [211,212] 
* CE 16 is refined into CE [213,214] 
* CE 17 is refined into CE [215,216] 
* CE 18 is refined into CE [217,218] 
* CE 19 is refined into CE [219,220] 


#### Refined cost equations eval_mem_mono_strip_tile_rectangle_bb0_in/9 
* CE 188: eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) = 0
     [] 
* CE 189: eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) = 0+ eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,C,D,E,F,B):1
     [C=V_y+V_th,D=V_tx+V_tw,F=0,E=0] 
* CE 190: eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) = 0+ eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,C,D,E,F,B):2
     [C=V_y+V_th,D=V_tx+V_tw,F=0,E=0] 
* CE 191: eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) = 0+ eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,C,D,V_y,E,B):1
     [V_y+V_th=C,D=V_tx+V_tw,E=0] 
* CE 192: eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) = 0+ eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,C,D,V_y,E,B):2
     [V_y+V_th=C,D=V_tx+V_tw,E=0] 
* CE 193: eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) = 0+ eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,V_th,C,D,E,B):1
     [C=V_tx+V_tw,E=0,D=0] 
* CE 194: eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) = 0+ eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,V_th,C,D,E,B):2
     [C=V_tx+V_tw,E=0,D=0] 
* CE 195: eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) = 0+ eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,V_th,C,V_y,D,B):1
     [C=V_tx+V_tw,D=0] 
* CE 196: eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) = 0+ eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,V_th,C,V_y,D,B):2
     [C=V_tx+V_tw,D=0] 
* CE 197: eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) = 0+ eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,C,D,E,V_tx,B):1
     [V_tx+V_tw=D,C=V_y+V_th,E=0] 
* CE 198: eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) = 0+ eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,C,D,E,V_tx,B):2
     [V_tx+V_tw=D,C=V_y+V_th,E=0] 
* CE 199: eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) = 0+ eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,C,D,V_y,V_tx,B):1
     [V_tx+V_tw=D,V_y+V_th=C] 
* CE 200: eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) = 0+ eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,C,D,V_y,V_tx,B):2
     [V_tx+V_tw=D,V_y+V_th=C] 
* CE 201: eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) = 0+ eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,V_th,C,D,V_tx,B):1
     [V_tx+V_tw=C,D=0] 
* CE 202: eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) = 0+ eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,V_th,C,D,V_tx,B):2
     [V_tx+V_tw=C,D=0] 
* CE 203: eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) = 0+ eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,V_th,C,V_y,V_tx,B):1
     [V_tx+V_tw=C] 
* CE 204: eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) = 0+ eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,V_th,C,V_y,V_tx,B):2
     [V_tx+V_tw=C] 
* CE 205: eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) = 0+ eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,C,V_tw,D,E,B):1
     [C=V_y+V_th,E=0,D=0] 
* CE 206: eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) = 0+ eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,C,V_tw,D,E,B):2
     [C=V_y+V_th,E=0,D=0] 
* CE 207: eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) = 0+ eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,C,V_tw,V_y,D,B):1
     [V_y+V_th=C,D=0] 
* CE 208: eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) = 0+ eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,C,V_tw,V_y,D,B):2
     [V_y+V_th=C,D=0] 
* CE 209: eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) = 0+ eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,V_th,V_tw,C,D,B):1
     [D=0,C=0] 
* CE 210: eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) = 0+ eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,V_th,V_tw,C,D,B):2
     [D=0,C=0] 
* CE 211: eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) = 0+ eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,V_th,V_tw,V_y,C,B):1
     [C=0] 
* CE 212: eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) = 0+ eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,V_th,V_tw,V_y,C,B):2
     [C=0] 
* CE 213: eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) = 0+ eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,C,V_tw,D,V_tx,B):1
     [C=V_y+V_th,D=0] 
* CE 214: eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) = 0+ eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,C,V_tw,D,V_tx,B):2
     [C=V_y+V_th,D=0] 
* CE 215: eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) = 0+ eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,C,V_tw,V_y,V_tx,B):1
     [V_y+V_th=C] 
* CE 216: eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) = 0+ eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,C,V_tw,V_y,V_tx,B):2
     [V_y+V_th=C] 
* CE 217: eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) = 0+ eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,V_th,V_tw,C,V_tx,B):1
     [C=0] 
* CE 218: eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) = 0+ eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,V_th,V_tw,C,V_tx,B):2
     [C=0] 
* CE 219: eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) = 0+ eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,V_th,V_tw,V_y,V_tx,B):1
     [] 
* CE 220: eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) = 0+ eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,V_th,V_tw,V_y,V_tx,B):2
     [] 

### Cost equations --> "Loop" of eval_mem_mono_strip_tile_rectangle_bb0_in/9 
* CEs [190,192,194,196,198,200,202,204,206,208,210,212,214,216,218,220] --> Loop 64 
* CEs [188,189,191,193,195,197,199,201,203,205,207,209,211,213,215,217,219] --> Loop 65 

#### Loops of eval_mem_mono_strip_tile_rectangle_bb0_in/9 
* Loop 64: eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) [] 
* Loop 65: eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) [] 

### Ranking functions of CR eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) 

#### Partial ranking functions of CR eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) 


### Resulting Chains:eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) 
* [65]
* [64]...


### Merging Chains  eval_mem_mono_strip_tile_rectangle_bb0_in/9 into  External patterns of execution 
* [[65]] --> 1 
* [[64]] --> 2 


### Specialization of cost equations eval_mem_mono_strip_tile_rectangle_start/9 
* CE 2 is refined into CE [221,222] 


#### Refined cost equations eval_mem_mono_strip_tile_rectangle_start/9 
* CE 221: eval_mem_mono_strip_tile_rectangle_start(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) = 0+ eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B):1
     [] 
* CE 222: eval_mem_mono_strip_tile_rectangle_start(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) = 0+ eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B):2
     [] 

### Cost equations --> "Loop" of eval_mem_mono_strip_tile_rectangle_start/9 
* CEs [222] --> Loop 66 
* CEs [221] --> Loop 67 

#### Loops of eval_mem_mono_strip_tile_rectangle_start/9 
* Loop 66: eval_mem_mono_strip_tile_rectangle_start(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) [] 
* Loop 67: eval_mem_mono_strip_tile_rectangle_start(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) [] 

### Ranking functions of CR eval_mem_mono_strip_tile_rectangle_start(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) 

#### Partial ranking functions of CR eval_mem_mono_strip_tile_rectangle_start(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) 


### Resulting Chains:eval_mem_mono_strip_tile_rectangle_start(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B) 
* [67]
* [66]...


### Merging Chains  eval_mem_mono_strip_tile_rectangle_start/9 into  External patterns of execution 
* [[67]] --> 1 
* [[66]] --> 2 


Computing Bounds
=====================================

#### Cost of loops [29] 

 * loop 29:eval_mem_mono_strip_tile_rectangle_bb14_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_h_0,B,C,D,E,F,G,H,I,J) -> [eval_mem_mono_strip_tile_rectangle_bb14_in(V__28',V_dbit_0',V_w_0',V_rw_0',V_rw_0_w_0',V_109',V_h_0',B',C',D',E',F',G',H',I',J')] 
1
#### Cost of phase [29]:eval_mem_mono_strip_tile_rectangle_bb14_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_h_0,B,C,D,E,F,G,H,I,J) -> [eval_mem_mono_strip_tile_rectangle_bb14_in(V__28',V_dbit_0',V_w_0',V_rw_0',V_rw_0_w_0',V_109',V_h_0',B',C',D',E',F',G',H',I',J')] 
1*it(29)+0
#### Cost of loops [28] 

 * loop 28:eval_mem_mono_strip_tile_rectangle_bb14_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_h_0,B,C,D,E,F,G,H,I,J) -> [eval_mem_mono_strip_tile_rectangle_bb14_in(V__28',V_dbit_0',V_w_0',V_rw_0',V_rw_0_w_0',V_109',V_h_0',B',C',D',E',F',G',H',I',J')] 
1
#### Cost of phase [28]:eval_mem_mono_strip_tile_rectangle_bb14_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_h_0,B,C,D,E,F,G,H,I,J) -> [eval_mem_mono_strip_tile_rectangle_bb14_in(V__28',V_dbit_0',V_w_0',V_rw_0',V_rw_0_w_0',V_109',V_h_0',B',C',D',E',F',G',H',I',J')] 
1*it(28)+0
  Such that:it(28) =< V_h_0
it(28) =< V_h_0-V_h_0'

#### Cost of chains of eval_mem_mono_strip_tile_rectangle_bb14_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_h_0,B,C,D,E,F,G,H,I,J):
* Chain [[29]]...: 1*it(29)+0
  with precondition: [0>=V_h_0,V__28>=V_h_0,V_dbit_0+V_rw_0_w_0=V_109+16,B=5] 

* Chain [[28],30]: 1*it(28)+0
  Such that:it(28) =< V_h_0

  with precondition: [B=5,I=1,J=0,V__28=C,V_dbit_0=D,V_w_0=E,V_rw_0=F,V_rw_0_w_0=G,V_dbit_0+V_rw_0_w_0=V_109+16,V_dbit_0+V_rw_0_w_0=H+16,V_h_0>=2,V__28>=V_h_0] 

* Chain [30]: 0
  with precondition: [V_h_0=1,B=5,I=1,J=0,E=V_w_0,F=V_rw_0,V__28=C,V_rw_0_w_0=G,V_109=H,V_dbit_0+V_rw_0_w_0=V_109+16,V_rw_0_w_0+D=V_109+16,V__28>=1] 


#### Cost of loops [32] 

 * loop 32:eval_mem_mono_strip_tile_rectangle_bb19_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) -> [eval_mem_mono_strip_tile_rectangle_bb19_in(V__28',V_dbit_0',V_w_0',V_rw_0',V_rw_0_w_0',V_109',B',C',D',E',F',G',H',I',J')] 
1
#### Cost of phase [32]:eval_mem_mono_strip_tile_rectangle_bb19_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) -> [eval_mem_mono_strip_tile_rectangle_bb19_in(V__28',V_dbit_0',V_w_0',V_rw_0',V_rw_0_w_0',V_109',B',C',D',E',F',G',H',I',J')] 
1*it(32)+0
#### Cost of phase [32]:eval_mem_mono_strip_tile_rectangle_bb19_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) -> [eval_mem_mono_strip_tile_rectangle_bb19_in(V__28',V_dbit_0',V_w_0',V_rw_0',V_rw_0_w_0',V_109',B',C',D',E',F',G',H',I',J')] 
1*it(32)+0
#### Cost of chains of eval_mem_mono_strip_tile_rectangle_bb19_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J):
* Chain [[32]]...: 1*it(32)+0
  with precondition: [V_dbit_0+V_rw_0_w_0=V_109+16,B=5] 

* Chain [[32],31]: 1*it(32)+0
  with precondition: [B=5,G=V_rw_0_w_0,V__28=C,V_dbit_0=D,V_w_0=E,V_rw_0=F,V_dbit_0+G=V_109+16,V_dbit_0+G=H+16] 

* Chain [31]: 0
  with precondition: [B=5,C=V__28,E=V_w_0,F=V_rw_0,V_rw_0_w_0=G,V_109=H,V_dbit_0+V_rw_0_w_0=V_109+16,V_rw_0_w_0+D=V_109+16] 


#### Cost of loops [34] 

 * loop 34:eval_mem_mono_strip_tile_rectangle_bb28_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) -> [eval_mem_mono_strip_tile_rectangle_bb28_in(V__28',V_dbit_0',V_w_0',V_rw_0',V_rw_0_w_0',V_109',B',C',D',E',F',G',H',I',J')] 
1
#### Cost of phase [34]:eval_mem_mono_strip_tile_rectangle_bb28_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) -> [eval_mem_mono_strip_tile_rectangle_bb28_in(V__28',V_dbit_0',V_w_0',V_rw_0',V_rw_0_w_0',V_109',B',C',D',E',F',G',H',I',J')] 
1*it(34)+0
#### Cost of phase [34]:eval_mem_mono_strip_tile_rectangle_bb28_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) -> [eval_mem_mono_strip_tile_rectangle_bb28_in(V__28',V_dbit_0',V_w_0',V_rw_0',V_rw_0_w_0',V_109',B',C',D',E',F',G',H',I',J')] 
1*it(34)+0
#### Cost of chains of eval_mem_mono_strip_tile_rectangle_bb28_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J):
* Chain [[34]]...: 1*it(34)+0
  with precondition: [V_dbit_0+V_rw_0_w_0=V_109+16,B=5] 

* Chain [[34],33]: 1*it(34)+0
  with precondition: [B=5,G=V_rw_0_w_0,V__28=C,V_dbit_0=D,V_w_0=E,V_rw_0=F,V_dbit_0+G=V_109+16,V_dbit_0+G=H+16] 

* Chain [33]: 0
  with precondition: [B=5,C=V__28,E=V_w_0,F=V_rw_0,V_rw_0_w_0=G,V_109=H,V_dbit_0+V_rw_0_w_0=V_109+16,V_rw_0_w_0+D=V_109+16] 


#### Cost of loops [36] 

 * loop 36:eval_mem_mono_strip_tile_rectangle_bb36_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) -> [eval_mem_mono_strip_tile_rectangle_bb36_in(V__28',V_dbit_0',V_w_0',V_rw_0',V_rw_0_w_0',V_109',B',C',D',E',F',G',H',I',J')] 
1
#### Cost of phase [36]:eval_mem_mono_strip_tile_rectangle_bb36_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) -> [eval_mem_mono_strip_tile_rectangle_bb36_in(V__28',V_dbit_0',V_w_0',V_rw_0',V_rw_0_w_0',V_109',B',C',D',E',F',G',H',I',J')] 
1*it(36)+0
#### Cost of phase [36]:eval_mem_mono_strip_tile_rectangle_bb36_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) -> [eval_mem_mono_strip_tile_rectangle_bb36_in(V__28',V_dbit_0',V_w_0',V_rw_0',V_rw_0_w_0',V_109',B',C',D',E',F',G',H',I',J')] 
1*it(36)+0
#### Cost of chains of eval_mem_mono_strip_tile_rectangle_bb36_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J):
* Chain [[36]]...: 1*it(36)+0
  with precondition: [V_dbit_0+V_rw_0_w_0=V_109+16,B=5] 

* Chain [[36],35]: 1*it(36)+0
  with precondition: [B=5,G=V_rw_0_w_0,V__28=C,V_dbit_0=D,V_w_0=E,V_rw_0=F,V_dbit_0+G=V_109+16,V_dbit_0+G=H+16] 

* Chain [35]: 0
  with precondition: [B=5,C=V__28,E=V_w_0,F=V_rw_0,V_rw_0_w_0=G,V_109=H,V_dbit_0+V_rw_0_w_0=V_109+16,V_rw_0_w_0+D=V_109+16] 


#### Cost of loops [38] 

 * loop 38:eval_mem_mono_strip_tile_rectangle_bb45_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) -> [eval_mem_mono_strip_tile_rectangle_bb45_in(V__28',V_dbit_0',V_w_0',V_rw_0',V_rw_0_w_0',V_109',B',C',D',E',F',G',H',I',J')] 
1
#### Cost of phase [38]:eval_mem_mono_strip_tile_rectangle_bb45_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) -> [eval_mem_mono_strip_tile_rectangle_bb45_in(V__28',V_dbit_0',V_w_0',V_rw_0',V_rw_0_w_0',V_109',B',C',D',E',F',G',H',I',J')] 
1*it(38)+0
#### Cost of phase [38]:eval_mem_mono_strip_tile_rectangle_bb45_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) -> [eval_mem_mono_strip_tile_rectangle_bb45_in(V__28',V_dbit_0',V_w_0',V_rw_0',V_rw_0_w_0',V_109',B',C',D',E',F',G',H',I',J')] 
1*it(38)+0
#### Cost of chains of eval_mem_mono_strip_tile_rectangle_bb45_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J):
* Chain [[38]]...: 1*it(38)+0
  with precondition: [V_dbit_0+V_rw_0_w_0=V_109+16,B=5] 

* Chain [[38],37]: 1*it(38)+0
  with precondition: [B=5,G=V_rw_0_w_0,V__28=C,V_dbit_0=D,V_w_0=E,V_rw_0=F,V_dbit_0+G=V_109+16,V_dbit_0+G=H+16] 

* Chain [37]: 0
  with precondition: [B=5,C=V__28,E=V_w_0,F=V_rw_0,V_rw_0_w_0=G,V_109=H,V_dbit_0+V_rw_0_w_0=V_109+16,V_rw_0_w_0+D=V_109+16] 


#### Cost of loops [39] 

 * loop 39:eval_mem_mono_strip_tile_rectangle_bb62_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_count_0,B,C,D,E,F,G,H,I) -> [eval_mem_mono_strip_tile_rectangle_bb62_in(V__28',V_dbit_0',V_w_0',V_rw_0',V_rw_0_w_0',V_109',V_count_0',B',C',D',E',F',G',H',I')] 
1
#### Cost of phase [39]:eval_mem_mono_strip_tile_rectangle_bb62_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_count_0,B,C,D,E,F,G,H,I) -> [eval_mem_mono_strip_tile_rectangle_bb62_in(V__28',V_dbit_0',V_w_0',V_rw_0',V_rw_0_w_0',V_109',V_count_0',B',C',D',E',F',G',H',I')] 
1*it(39)+0
  Such that:it(39) =< V_count_0
it(39) =< V_count_0-V_count_0'

#### Cost of chains of eval_mem_mono_strip_tile_rectangle_bb62_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_count_0,B,C,D,E,F,G,H,I):
* Chain [[39],40]: 1*it(39)+0
  Such that:it(39) =< V_count_0-I

  with precondition: [B=4,V__28=C,V_dbit_0=D,V_w_0=E,V_rw_0=F,V_rw_0_w_0=G,V_109=H,15>=I,I>=0,V_109>=V_count_0,V_count_0>=I+16] 

* Chain [40]: 0
  with precondition: [B=4,C=V__28,D=V_dbit_0,E=V_w_0,F=V_rw_0,G=V_rw_0_w_0,V_109=H,V_count_0=I,15>=V_count_0,V_109>=V_count_0] 


#### Cost of loops [44] 

 * loop 44:eval_mem_mono_strip_tile_rectangle_bb59_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) -> [eval_mem_mono_strip_tile_rectangle_bb59_in(V__28',V_dbit_0',V_w_0',V_rw_0',V_rw_0_w_0',V_109',B',C',D',E',F',G',H',I',J')] 
2
#### Cost of phase [44]:eval_mem_mono_strip_tile_rectangle_bb59_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) -> [eval_mem_mono_strip_tile_rectangle_bb59_in(V__28',V_dbit_0',V_w_0',V_rw_0',V_rw_0_w_0',V_109',B',C',D',E',F',G',H',I',J')] 
2*it(44)+0
#### Cost of phase [44]:eval_mem_mono_strip_tile_rectangle_bb59_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) -> [eval_mem_mono_strip_tile_rectangle_bb59_in(V__28',V_dbit_0',V_w_0',V_rw_0',V_rw_0_w_0',V_109',B',C',D',E',F',G',H',I',J')] 
2*it(44)+0
#### Cost of loops [43] 

 * loop 43:eval_mem_mono_strip_tile_rectangle_bb59_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) -> [eval_mem_mono_strip_tile_rectangle_bb59_in(V__28',V_dbit_0',V_w_0',V_rw_0',V_rw_0_w_0',V_109',B',C',D',E',F',G',H',I',J')] 
1*s(6)+2
  Such that:s(6) =< V_dbit_0+V_rw_0_w_0'

#### Cost of phase [43]:eval_mem_mono_strip_tile_rectangle_bb59_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) -> [eval_mem_mono_strip_tile_rectangle_bb59_in(V__28',V_dbit_0',V_w_0',V_rw_0',V_rw_0_w_0',V_109',B',C',D',E',F',G',H',I',J')] 
2*it(43)+1*s(7)+0
#### Cost of phase [43]:eval_mem_mono_strip_tile_rectangle_bb59_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) -> [eval_mem_mono_strip_tile_rectangle_bb59_in(V__28',V_dbit_0',V_w_0',V_rw_0',V_rw_0_w_0',V_109',B',C',D',E',F',G',H',I',J')] 
2*it(43)+1*s(7)+0
#### Cost of chains of eval_mem_mono_strip_tile_rectangle_bb59_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J):
* Chain [[44]]...: 2*it(44)+0
  with precondition: [15>=V_109,B=5] 

* Chain [[44],42]: 2*it(44)+1
  with precondition: [B=5,G=V_rw_0_w_0,V__28=C,V_dbit_0=D,V_w_0=E,V_rw_0=F,V_dbit_0+G=V_109+16,V_dbit_0+G=H+16,31>=V_dbit_0+G] 

* Chain [[43]]...: 3*it(43)+0
  with precondition: [V_109>=16,B=5] 

* Chain [[43],41]: 3*it(43)+1*s(8)+1
  Such that:s(8) =< V_dbit_0+G

  with precondition: [B=5,G=V_rw_0_w_0,V__28=C,V_dbit_0=D,V_w_0=E,V_rw_0=F,V_dbit_0+G=V_109+16,V_dbit_0+G=H+16,V_dbit_0+G>=32] 

* Chain [42]: 1
  with precondition: [B=5,C=V__28,E=V_w_0,F=V_rw_0,V_dbit_0=D,V_rw_0_w_0=G,V_dbit_0+V_rw_0_w_0=V_109+16,V_dbit_0+V_rw_0_w_0=H+16,31>=V_dbit_0+V_rw_0_w_0] 

* Chain [41]: 1*s(8)+1
  Such that:s(8) =< V_109

  with precondition: [B=5,C=V__28,E=V_w_0,F=V_rw_0,V_dbit_0=D,V_rw_0_w_0=G,V_dbit_0+V_rw_0_w_0=V_109+16,V_dbit_0+V_rw_0_w_0=H+16,V_dbit_0+V_rw_0_w_0>=32] 


#### Cost of loops [45] 

 * loop 45:eval_mem_mono_strip_tile_rectangle_bb79_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_count6_0,B,C,D,E,F,G,H,I) -> [eval_mem_mono_strip_tile_rectangle_bb79_in(V__28',V_dbit_0',V_w_0',V_rw_0',V_rw_0_w_0',V_109',V_count6_0',B',C',D',E',F',G',H',I')] 
1
#### Cost of phase [45]:eval_mem_mono_strip_tile_rectangle_bb79_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_count6_0,B,C,D,E,F,G,H,I) -> [eval_mem_mono_strip_tile_rectangle_bb79_in(V__28',V_dbit_0',V_w_0',V_rw_0',V_rw_0_w_0',V_109',V_count6_0',B',C',D',E',F',G',H',I')] 
1*it(45)+0
  Such that:it(45) =< V_count6_0
it(45) =< V_count6_0-V_count6_0'

#### Cost of phase [45]:eval_mem_mono_strip_tile_rectangle_bb79_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_count6_0,B,C,D,E,F,G,H,I) -> [eval_mem_mono_strip_tile_rectangle_bb79_in(V__28',V_dbit_0',V_w_0',V_rw_0',V_rw_0_w_0',V_109',V_count6_0',B',C',D',E',F',G',H',I')] 
1*it(45)+0
  Such that:it(45) =< V_count6_0
it(45) =< V_count6_0-V_count6_0'

#### Cost of chains of eval_mem_mono_strip_tile_rectangle_bb79_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,V_count6_0,B,C,D,E,F,G,H,I):
* Chain [[45],47]: 1*it(45)+0
  Such that:it(45) =< V_count6_0-I

  with precondition: [B=2,V__28=C,V_dbit_0=D,V_w_0=E,V_rw_0=F,V_rw_0_w_0=G,V_109=H,15>=I,I>=0,V_109>=V_count6_0,V_count6_0>=I+16] 

* Chain [[45],46]: 1*it(45)+0
  Such that:it(45) =< V_count6_0-I

  with precondition: [B=3,V__28=C,V_dbit_0=D,V_w_0=E,V_rw_0=F,V_rw_0_w_0=G,V_109=H,15>=I,I>=0,V_109>=V_count6_0,V_count6_0>=I+16] 

* Chain [47]: 0
  with precondition: [B=2,C=V__28,D=V_dbit_0,E=V_w_0,F=V_rw_0,G=V_rw_0_w_0,V_109=H,V_count6_0=I,15>=V_count6_0,V_109>=V_count6_0] 

* Chain [46]: 0
  with precondition: [B=3,C=V__28,D=V_dbit_0,E=V_w_0,F=V_rw_0,G=V_rw_0_w_0,V_109=H,V_count6_0=I,15>=V_count6_0,V_109>=V_count6_0] 


#### Cost of loops [51] 

 * loop 51:eval_mem_mono_strip_tile_rectangle_bb71_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) -> [eval_mem_mono_strip_tile_rectangle_bb71_in(V__28',V_dbit_0',V_w_0',V_rw_0',V_rw_0_w_0',V_109',B',C',D',E',F',G',H',I',J')] 
2
#### Cost of phase [51]:eval_mem_mono_strip_tile_rectangle_bb71_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) -> [eval_mem_mono_strip_tile_rectangle_bb71_in(V__28',V_dbit_0',V_w_0',V_rw_0',V_rw_0_w_0',V_109',B',C',D',E',F',G',H',I',J')] 
2*it(51)+0
#### Cost of phase [51]:eval_mem_mono_strip_tile_rectangle_bb71_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) -> [eval_mem_mono_strip_tile_rectangle_bb71_in(V__28',V_dbit_0',V_w_0',V_rw_0',V_rw_0_w_0',V_109',B',C',D',E',F',G',H',I',J')] 
2*it(51)+0
#### Cost of loops [50] 

 * loop 50:eval_mem_mono_strip_tile_rectangle_bb71_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) -> [eval_mem_mono_strip_tile_rectangle_bb71_in(V__28',V_dbit_0',V_w_0',V_rw_0',V_rw_0_w_0',V_109',B',C',D',E',F',G',H',I',J')] 
2*s(16)+2
  Such that:s(15) =< V_dbit_0+V_rw_0_w_0'
s(16) =< s(15)

#### Cost of phase [50]:eval_mem_mono_strip_tile_rectangle_bb71_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) -> [eval_mem_mono_strip_tile_rectangle_bb71_in(V__28',V_dbit_0',V_w_0',V_rw_0',V_rw_0_w_0',V_109',B',C',D',E',F',G',H',I',J')] 
2*it(50)+2*s(17)+0
#### Cost of phase [50]:eval_mem_mono_strip_tile_rectangle_bb71_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J) -> [eval_mem_mono_strip_tile_rectangle_bb71_in(V__28',V_dbit_0',V_w_0',V_rw_0',V_rw_0_w_0',V_109',B',C',D',E',F',G',H',I',J')] 
2*it(50)+2*s(17)+0
#### Cost of chains of eval_mem_mono_strip_tile_rectangle_bb71_in(V__28,V_dbit_0,V_w_0,V_rw_0,V_rw_0_w_0,V_109,B,C,D,E,F,G,H,I,J):
* Chain [[51]]...: 2*it(51)+0
  with precondition: [15>=V_109,B=5] 

* Chain [[51],49]: 2*it(51)+1
  with precondition: [B=5,G=V_rw_0_w_0,V__28=C,V_dbit_0=D,V_w_0=E,V_rw_0=F,V_dbit_0+G=V_109+16,V_dbit_0+G=H+16,31>=V_dbit_0+G] 

* Chain [[50]]...: 4*it(50)+0
  with precondition: [V_109>=16,B=5] 

* Chain [[50],48]: 4*it(50)+2*s(19)+1
  Such that:aux(9) =< V_dbit_0+G
s(19) =< aux(9)

  with precondition: [B=5,G=V_rw_0_w_0,V__28=C,V_dbit_0=D,V_w_0=E,V_rw_0=F,V_dbit_0+G=V_109+16,V_dbit_0+G=H+16,V_dbit_0+G>=32] 

* Chain [49]: 1
  with precondition: [B=5,C=V__28,E=V_w_0,F=V_rw_0,V_dbit_0=D,V_rw_0_w_0=G,V_dbit_0+V_rw_0_w_0=V_109+16,V_dbit_0+V_rw_0_w_0=H+16,31>=V_dbit_0+V_rw_0_w_0] 

* Chain [48]: 2*s(19)+1
  Such that:aux(9) =< V_109
s(19) =< aux(9)

  with precondition: [B=5,C=V__28,E=V_w_0,F=V_rw_0,V_dbit_0=D,V_rw_0_w_0=G,V_dbit_0+V_rw_0_w_0=V_109+16,V_dbit_0+V_rw_0_w_0=H+16,V_dbit_0+V_rw_0_w_0>=32] 


#### Cost of loops [54,55,56,57] 

 * loop 54:eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) -> [eval_mem_mono_strip_tile_rectangle_bb11_in(V__28',V_dbit_0',V_w_0',V_rw_0',B')] 
6*s(36)+7*s(37)+3
  Such that:s(35) =< V_dbit_0+V_w_0
s(36) =< s(35)

 * loop 55:eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) -> [eval_mem_mono_strip_tile_rectangle_bb11_in(V__28',V_dbit_0',V_w_0',V_rw_0',B')] 
1*s(40)+0
 * loop 56:eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) -> [eval_mem_mono_strip_tile_rectangle_bb11_in(V__28',V_dbit_0',V_w_0',V_rw_0',B')] 
4*s(47)+1*s(46)+2
  Such that:s(46) =< V__28

 * loop 57:eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) -> [eval_mem_mono_strip_tile_rectangle_bb11_in(V__28',V_dbit_0',V_w_0',V_rw_0',B')] 
13*s(66)+6*s(65)+1*s(63)+3
  Such that:s(63) =< V__28'
s(64) =< V_dbit_0+V_rw_0
s(65) =< s(64)

#### Cost of phase [54,55,56,57]:eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) -> [eval_mem_mono_strip_tile_rectangle_bb11_in(V__28',V_dbit_0',V_w_0',V_rw_0',B')] 
33*it(54)+6*s(67)+1*s(72)+6*s(74)+1*s(75)+0
#### Cost of phase [54,55,56,57]:eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) -> [eval_mem_mono_strip_tile_rectangle_bb11_in(V__28',V_dbit_0',V_w_0',V_rw_0',B')] 
33*it(54)+6*s(67)+1*s(72)+6*s(74)+1*s(75)+0
#### Cost of loops [54,55,56,57] 

 * loop 54:eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) -> [eval_mem_mono_strip_tile_rectangle_bb11_in(V__28',V_dbit_0',V_w_0',V_rw_0',B')] 
6*s(36)+7*s(37)+3
  Such that:s(35) =< V_dbit_0+V_w_0
s(36) =< s(35)

 * loop 55:eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) -> [eval_mem_mono_strip_tile_rectangle_bb11_in(V__28',V_dbit_0',V_w_0',V_rw_0',B')] 
1*s(40)+0
 * loop 56:eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) -> [eval_mem_mono_strip_tile_rectangle_bb11_in(V__28',V_dbit_0',V_w_0',V_rw_0',B')] 
4*s(47)+1*s(46)+2
  Such that:s(46) =< V__28

 * loop 57:eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) -> [eval_mem_mono_strip_tile_rectangle_bb11_in(V__28',V_dbit_0',V_w_0',V_rw_0',B')] 
13*s(66)+6*s(65)+1*s(63)+3
  Such that:s(63) =< V__28'
s(64) =< V_dbit_0+V_rw_0
s(65) =< s(64)

#### Cost of phase [54,55,56,57]:eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) -> [] 
59*it(54)+2*it([53])+6*s(67)+1*s(72)+6*s(74)+1*s(75)+6*s(108)+6*s(109)+2*s(110)+0
  Such that:it([53]) =< 1
aux(36) =< V__28
aux(40) =< aux(36)
s(113) =< it([53])*aux(40)
s(110) =< s(113)

#### Cost of phase [54,55,56,57]:eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B) -> [eval_mem_mono_strip_tile_rectangle_bb11_in(V__28',V_dbit_0',V_w_0',V_rw_0',B')] 
33*it(54)+6*s(67)+1*s(72)+6*s(74)+1*s(75)+0
#### Cost of chains of eval_mem_mono_strip_tile_rectangle_bb11_in(V__28,V_dbit_0,V_w_0,V_rw_0,B):
* Chain [[54,55,56,57]]...: 47*it(54)+0
  with precondition: [B=6] 

* Chain [[54,55,56,57],53]: 59*it(54)+2*it([53])+6*s(67)+1*s(72)+6*s(74)+1*s(75)+6*s(108)+6*s(109)+2*s(110)+0
  Such that:it([53]) =< 1
aux(36) =< V__28
aux(40) =< aux(36)
s(113) =< it([53])*aux(40)
s(110) =< s(113)

  with precondition: [B=6] 

* Chain [[54,55,56,57],52]...: 48*aux(44)+0
  with precondition: [B=6] 

* Chain [53]: 26*s(77)+6*s(80)+6*s(86)+2*s(105)+2
  Such that:aux(30) =< V__28
aux(31) =< V_dbit_0+V_w_0
aux(32) =< V_dbit_0+V_rw_0
s(105) =< aux(30)
s(80) =< aux(31)
s(86) =< aux(32)

  with precondition: [B=6] 

* Chain [52]...: 1*aux(44)+0
  with precondition: [B=6] 


#### Cost of chains of eval_mem_mono_strip_tile_rectangle_bb9_in(V_px,V_py,V__13,V__1,V__2,V__28,B):
* Chain [59]: 4*s(172)+4*s(178)+4*s(179)+246*s(180)+3
  Such that:aux(47) =< 1
aux(48) =< V__28
s(172) =< aux(47)
s(176) =< aux(48)
s(177) =< s(172)*s(176)
s(178) =< s(177)
s(179) =< aux(48)

  with precondition: [] 

* Chain [58]...: 1*aux(49)+0
  with precondition: [] 


#### Cost of chains of eval_mem_mono_strip_tile_rectangle_bb7_in(V_px,V_py,V__17,V__13,V__1,V__2,B):
* Chain [61]: 4*s(198)+4*s(201)+4*s(202)+246*s(203)+3
  Such that:s(196) =< 1
s(198) =< s(196)

  with precondition: [] 

* Chain [60]...: 1*s(204)+0
  with precondition: [] 


#### Cost of chains of eval_mem_mono_strip_tile_rectangle_bb5_in(V_px,V_py,V__17,V__15,V__13,V__1,B):
* Chain [63]: 4*s(206)+254*s(207)+3
  Such that:s(205) =< 1
s(206) =< s(205)

  with precondition: [] 

* Chain [62]...: 1*s(210)+0
  with precondition: [] 


#### Cost of chains of eval_mem_mono_strip_tile_rectangle_bb0_in(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B):
* Chain [65]: 1*aux(51)+0
  with precondition: [] 

* Chain [64]...: 1*aux(52)+0
  with precondition: [] 


#### Cost of chains of eval_mem_mono_strip_tile_rectangle_start(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B):
* Chain [67]: 1*s(275)+0
  with precondition: [] 

* Chain [66]...: 1*s(276)+0
  with precondition: [] 


Closed-form bounds of eval_mem_mono_strip_tile_rectangle_start(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B): 
-------------------------------------
* Chain [67] with precondition: [] 
    - Upper bound: inf 
    - Complexity: infinity 
* Chain [66]... with precondition: [] 
    - Upper bound: inf 
    - Complexity: infinity 

### Maximum cost of eval_mem_mono_strip_tile_rectangle_start(V_tx,V_y,V_tw,V_th,V_color0,V_color1,V_px,V_py,B): inf 
Asymptotic class: infinity 

Time statistics: 
-------------------------------------
* Partial evaluation computed in 448 ms.
* Invariants computed in 199 ms.
   - Backward Invariants 95 ms.
   - Transitive Invariants 46 ms.
* Refinement performed in 584 ms.
* Termination proved in 42 ms.
* Upper bounds computed in 1418 ms.
   - Equation cost structures 607 ms.
   - Phase cost structures 727 ms.
   - Chain cost structures 282 ms.
   - Solving cost expressions 0 ms.
* Total analysis performed in 2958 ms.

