ARM GAS  /tmp/ccVvx5Rs.s 			page 1


   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 1
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 4
  13              		.file	"system_stm32f4xx.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.text.SetSysClock,"ax",%progbits
  18              		.align	1
  19              		.syntax unified
  20              		.thumb
  21              		.thumb_func
  22              		.fpu fpv4-sp-d16
  24              	SetSysClock:
  25              	.LFB125:
  26              		.file 1 "USER/system_stm32f4xx.c"
   1:USER/system_stm32f4xx.c **** /**
   2:USER/system_stm32f4xx.c ****   ******************************************************************************
   3:USER/system_stm32f4xx.c ****   * @file    system_stm32f4xx.c
   4:USER/system_stm32f4xx.c ****   * @author  MCD Application Team
   5:USER/system_stm32f4xx.c ****   * @version V1.8.0
   6:USER/system_stm32f4xx.c ****   * @date    04-November-2016
   7:USER/system_stm32f4xx.c ****   * @brief   CMSIS Cortex-M4 Device Peripheral Access Layer System Source File.
   8:USER/system_stm32f4xx.c ****   *          This file contains the system clock configuration for STM32F4xx devices.
   9:USER/system_stm32f4xx.c ****   *             
  10:USER/system_stm32f4xx.c ****   * 1.  This file provides two functions and one global variable to be called from 
  11:USER/system_stm32f4xx.c ****   *     user application:
  12:USER/system_stm32f4xx.c ****   *      - SystemInit(): Setups the system clock (System clock source, PLL Multiplier
  13:USER/system_stm32f4xx.c ****   *                      and Divider factors, AHB/APBx prescalers and Flash settings),
  14:USER/system_stm32f4xx.c ****   *                      depending on the configuration made in the clock xls tool. 
  15:USER/system_stm32f4xx.c ****   *                      This function is called at startup just after reset and 
  16:USER/system_stm32f4xx.c ****   *                      before branch to main program. This call is made inside
  17:USER/system_stm32f4xx.c ****   *                      the "startup_stm32f4xx.s" file.
  18:USER/system_stm32f4xx.c ****   *
  19:USER/system_stm32f4xx.c ****   *      - SystemCoreClock variable: Contains the core clock (HCLK), it can be used
  20:USER/system_stm32f4xx.c ****   *                                  by the user application to setup the SysTick 
  21:USER/system_stm32f4xx.c ****   *                                  timer or configure other parameters.
  22:USER/system_stm32f4xx.c ****   *                                     
  23:USER/system_stm32f4xx.c ****   *      - SystemCoreClockUpdate(): Updates the variable SystemCoreClock and must
  24:USER/system_stm32f4xx.c ****   *                                 be called whenever the core clock is changed
  25:USER/system_stm32f4xx.c ****   *                                 during program execution.
  26:USER/system_stm32f4xx.c ****   *
  27:USER/system_stm32f4xx.c ****   * 2. After each device reset the HSI (16 MHz) is used as system clock source.
  28:USER/system_stm32f4xx.c ****   *    Then SystemInit() function is called, in "startup_stm32f4xx.s" file, to
  29:USER/system_stm32f4xx.c ****   *    configure the system clock before to branch to main program.
  30:USER/system_stm32f4xx.c ****   *
  31:USER/system_stm32f4xx.c ****   * 3. If the system clock source selected by user fails to startup, the SystemInit()
  32:USER/system_stm32f4xx.c ****   *    function will do nothing and HSI still used as system clock source. User can 
ARM GAS  /tmp/ccVvx5Rs.s 			page 2


  33:USER/system_stm32f4xx.c ****   *    add some code to deal with this issue inside the SetSysClock() function.
  34:USER/system_stm32f4xx.c ****   *
  35:USER/system_stm32f4xx.c ****   * 4. The default value of HSE crystal is set to 25MHz, refer to "HSE_VALUE" define
  36:USER/system_stm32f4xx.c ****   *    in "stm32f4xx.h" file. When HSE is used as system clock source, directly or
  37:USER/system_stm32f4xx.c ****   *    through PLL, and you are using different crystal you have to adapt the HSE
  38:USER/system_stm32f4xx.c ****   *    value to your own configuration.
  39:USER/system_stm32f4xx.c ****   *
  40:USER/system_stm32f4xx.c ****   * 5. This file configures the system clock as follows:
  41:USER/system_stm32f4xx.c ****   *=============================================================================
  42:USER/system_stm32f4xx.c ****   *=============================================================================
  43:USER/system_stm32f4xx.c ****   *                    Supported STM32F40xxx/41xxx devices
  44:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  45:USER/system_stm32f4xx.c ****   *        System Clock source                    | PLL (HSE)
  46:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  47:USER/system_stm32f4xx.c ****   *        SYSCLK(Hz)                             | 168000000
  48:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  49:USER/system_stm32f4xx.c ****   *        HCLK(Hz)                               | 168000000
  50:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  51:USER/system_stm32f4xx.c ****   *        AHB Prescaler                          | 1
  52:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  53:USER/system_stm32f4xx.c ****   *        APB1 Prescaler                         | 4
  54:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  55:USER/system_stm32f4xx.c ****   *        APB2 Prescaler                         | 2
  56:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  57:USER/system_stm32f4xx.c ****   *        HSE Frequency(Hz)                      | 25000000
  58:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  59:USER/system_stm32f4xx.c ****   *        PLL_M                                  | 25
  60:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  61:USER/system_stm32f4xx.c ****   *        PLL_N                                  | 336
  62:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  63:USER/system_stm32f4xx.c ****   *        PLL_P                                  | 2
  64:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  65:USER/system_stm32f4xx.c ****   *        PLL_Q                                  | 7
  66:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  67:USER/system_stm32f4xx.c ****   *        PLLI2S_N                               | NA
  68:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  69:USER/system_stm32f4xx.c ****   *        PLLI2S_R                               | NA
  70:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  71:USER/system_stm32f4xx.c ****   *        I2S input clock                        | NA
  72:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  73:USER/system_stm32f4xx.c ****   *        VDD(V)                                 | 3.3
  74:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  75:USER/system_stm32f4xx.c ****   *        Main regulator output voltage          | Scale1 mode
  76:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  77:USER/system_stm32f4xx.c ****   *        Flash Latency(WS)                      | 5
  78:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  79:USER/system_stm32f4xx.c ****   *        Prefetch Buffer                        | ON
  80:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  81:USER/system_stm32f4xx.c ****   *        Instruction cache                      | ON
  82:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  83:USER/system_stm32f4xx.c ****   *        Data cache                             | ON
  84:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  85:USER/system_stm32f4xx.c ****   *        Require 48MHz for USB OTG FS,          | Disabled
  86:USER/system_stm32f4xx.c ****   *        SDIO and RNG clock                     |
  87:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  88:USER/system_stm32f4xx.c ****   *=============================================================================
  89:USER/system_stm32f4xx.c ****   *=============================================================================
ARM GAS  /tmp/ccVvx5Rs.s 			page 3


  90:USER/system_stm32f4xx.c ****   *                    Supported STM32F42xxx/43xxx devices
  91:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  92:USER/system_stm32f4xx.c ****   *        System Clock source                    | PLL (HSE)
  93:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  94:USER/system_stm32f4xx.c ****   *        SYSCLK(Hz)                             | 180000000
  95:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  96:USER/system_stm32f4xx.c ****   *        HCLK(Hz)                               | 180000000
  97:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
  98:USER/system_stm32f4xx.c ****   *        AHB Prescaler                          | 1
  99:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 100:USER/system_stm32f4xx.c ****   *        APB1 Prescaler                         | 4
 101:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 102:USER/system_stm32f4xx.c ****   *        APB2 Prescaler                         | 2
 103:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 104:USER/system_stm32f4xx.c ****   *        HSE Frequency(Hz)                      | 25000000
 105:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 106:USER/system_stm32f4xx.c ****   *        PLL_M                                  | 25
 107:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 108:USER/system_stm32f4xx.c ****   *        PLL_N                                  | 360
 109:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 110:USER/system_stm32f4xx.c ****   *        PLL_P                                  | 2
 111:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 112:USER/system_stm32f4xx.c ****   *        PLL_Q                                  | 7
 113:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 114:USER/system_stm32f4xx.c ****   *        PLLI2S_N                               | NA
 115:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 116:USER/system_stm32f4xx.c ****   *        PLLI2S_R                               | NA
 117:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 118:USER/system_stm32f4xx.c ****   *        I2S input clock                        | NA
 119:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 120:USER/system_stm32f4xx.c ****   *        VDD(V)                                 | 3.3
 121:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 122:USER/system_stm32f4xx.c ****   *        Main regulator output voltage          | Scale1 mode
 123:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 124:USER/system_stm32f4xx.c ****   *        Flash Latency(WS)                      | 5
 125:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 126:USER/system_stm32f4xx.c ****   *        Prefetch Buffer                        | ON
 127:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 128:USER/system_stm32f4xx.c ****   *        Instruction cache                      | ON
 129:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 130:USER/system_stm32f4xx.c ****   *        Data cache                             | ON
 131:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 132:USER/system_stm32f4xx.c ****   *        Require 48MHz for USB OTG FS,          | Disabled
 133:USER/system_stm32f4xx.c ****   *        SDIO and RNG clock                     |
 134:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 135:USER/system_stm32f4xx.c ****   *=============================================================================
 136:USER/system_stm32f4xx.c ****   *=============================================================================
 137:USER/system_stm32f4xx.c ****   *                         Supported STM32F401xx devices
 138:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 139:USER/system_stm32f4xx.c ****   *        System Clock source                    | PLL (HSE)
 140:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 141:USER/system_stm32f4xx.c ****   *        SYSCLK(Hz)                             | 84000000
 142:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 143:USER/system_stm32f4xx.c ****   *        HCLK(Hz)                               | 84000000
 144:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 145:USER/system_stm32f4xx.c ****   *        AHB Prescaler                          | 1
 146:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
ARM GAS  /tmp/ccVvx5Rs.s 			page 4


 147:USER/system_stm32f4xx.c ****   *        APB1 Prescaler                         | 2
 148:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 149:USER/system_stm32f4xx.c ****   *        APB2 Prescaler                         | 1
 150:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 151:USER/system_stm32f4xx.c ****   *        HSE Frequency(Hz)                      | 25000000
 152:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 153:USER/system_stm32f4xx.c ****   *        PLL_M                                  | 25
 154:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 155:USER/system_stm32f4xx.c ****   *        PLL_N                                  | 336
 156:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 157:USER/system_stm32f4xx.c ****   *        PLL_P                                  | 4
 158:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 159:USER/system_stm32f4xx.c ****   *        PLL_Q                                  | 7
 160:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 161:USER/system_stm32f4xx.c ****   *        PLLI2S_N                               | NA
 162:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 163:USER/system_stm32f4xx.c ****   *        PLLI2S_R                               | NA
 164:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 165:USER/system_stm32f4xx.c ****   *        I2S input clock                        | NA
 166:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 167:USER/system_stm32f4xx.c ****   *        VDD(V)                                 | 3.3
 168:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 169:USER/system_stm32f4xx.c ****   *        Main regulator output voltage          | Scale1 mode
 170:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 171:USER/system_stm32f4xx.c ****   *        Flash Latency(WS)                      | 2
 172:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 173:USER/system_stm32f4xx.c ****   *        Prefetch Buffer                        | ON
 174:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 175:USER/system_stm32f4xx.c ****   *        Instruction cache                      | ON
 176:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 177:USER/system_stm32f4xx.c ****   *        Data cache                             | ON
 178:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 179:USER/system_stm32f4xx.c ****   *        Require 48MHz for USB OTG FS,          | Disabled
 180:USER/system_stm32f4xx.c ****   *        SDIO and RNG clock                     |
 181:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 182:USER/system_stm32f4xx.c ****   *=============================================================================
 183:USER/system_stm32f4xx.c ****   *=============================================================================
 184:USER/system_stm32f4xx.c ****   *                Supported STM32F411xx/STM32F410xx devices
 185:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 186:USER/system_stm32f4xx.c ****   *        System Clock source                    | PLL (HSI)
 187:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 188:USER/system_stm32f4xx.c ****   *        SYSCLK(Hz)                             | 100000000
 189:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 190:USER/system_stm32f4xx.c ****   *        HCLK(Hz)                               | 100000000
 191:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 192:USER/system_stm32f4xx.c ****   *        AHB Prescaler                          | 1
 193:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 194:USER/system_stm32f4xx.c ****   *        APB1 Prescaler                         | 2
 195:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 196:USER/system_stm32f4xx.c ****   *        APB2 Prescaler                         | 1
 197:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 198:USER/system_stm32f4xx.c ****   *        HSI Frequency(Hz)                      | 16000000
 199:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 200:USER/system_stm32f4xx.c ****   *        PLL_M                                  | 16
 201:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 202:USER/system_stm32f4xx.c ****   *        PLL_N                                  | 400
 203:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
ARM GAS  /tmp/ccVvx5Rs.s 			page 5


 204:USER/system_stm32f4xx.c ****   *        PLL_P                                  | 4
 205:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 206:USER/system_stm32f4xx.c ****   *        PLL_Q                                  | 7
 207:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 208:USER/system_stm32f4xx.c ****   *        PLLI2S_N                               | NA
 209:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 210:USER/system_stm32f4xx.c ****   *        PLLI2S_R                               | NA
 211:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 212:USER/system_stm32f4xx.c ****   *        I2S input clock                        | NA
 213:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 214:USER/system_stm32f4xx.c ****   *        VDD(V)                                 | 3.3
 215:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 216:USER/system_stm32f4xx.c ****   *        Main regulator output voltage          | Scale1 mode
 217:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 218:USER/system_stm32f4xx.c ****   *        Flash Latency(WS)                      | 3
 219:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 220:USER/system_stm32f4xx.c ****   *        Prefetch Buffer                        | ON
 221:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 222:USER/system_stm32f4xx.c ****   *        Instruction cache                      | ON
 223:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 224:USER/system_stm32f4xx.c ****   *        Data cache                             | ON
 225:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 226:USER/system_stm32f4xx.c ****   *        Require 48MHz for USB OTG FS,          | Disabled
 227:USER/system_stm32f4xx.c ****   *        SDIO and RNG clock                     |
 228:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 229:USER/system_stm32f4xx.c ****   *=============================================================================
 230:USER/system_stm32f4xx.c ****   *=============================================================================
 231:USER/system_stm32f4xx.c ****   *                         Supported STM32F446xx devices
 232:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 233:USER/system_stm32f4xx.c ****   *        System Clock source                    | PLL (HSE)
 234:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 235:USER/system_stm32f4xx.c ****   *        SYSCLK(Hz)                             | 180000000
 236:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 237:USER/system_stm32f4xx.c ****   *        HCLK(Hz)                               | 180000000
 238:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 239:USER/system_stm32f4xx.c ****   *        AHB Prescaler                          | 1
 240:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 241:USER/system_stm32f4xx.c ****   *        APB1 Prescaler                         | 4
 242:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 243:USER/system_stm32f4xx.c ****   *        APB2 Prescaler                         | 2
 244:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 245:USER/system_stm32f4xx.c ****   *        HSE Frequency(Hz)                      | 8000000
 246:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 247:USER/system_stm32f4xx.c ****   *        PLL_M                                  | 8
 248:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 249:USER/system_stm32f4xx.c ****   *        PLL_N                                  | 360
 250:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 251:USER/system_stm32f4xx.c ****   *        PLL_P                                  | 2
 252:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 253:USER/system_stm32f4xx.c ****   *        PLL_Q                                  | 7
 254:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 255:USER/system_stm32f4xx.c ****   *        PLL_R                                  | NA
 256:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 257:USER/system_stm32f4xx.c ****   *        PLLI2S_M                               | NA
 258:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 259:USER/system_stm32f4xx.c ****   *        PLLI2S_N                               | NA
 260:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
ARM GAS  /tmp/ccVvx5Rs.s 			page 6


 261:USER/system_stm32f4xx.c ****   *        PLLI2S_P                               | NA
 262:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 263:USER/system_stm32f4xx.c ****   *        PLLI2S_Q                               | NA
 264:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 265:USER/system_stm32f4xx.c ****   *        PLLI2S_R                               | NA
 266:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 267:USER/system_stm32f4xx.c ****   *        I2S input clock                        | NA
 268:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 269:USER/system_stm32f4xx.c ****   *        VDD(V)                                 | 3.3
 270:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 271:USER/system_stm32f4xx.c ****   *        Main regulator output voltage          | Scale1 mode
 272:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 273:USER/system_stm32f4xx.c ****   *        Flash Latency(WS)                      | 5
 274:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 275:USER/system_stm32f4xx.c ****   *        Prefetch Buffer                        | ON
 276:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 277:USER/system_stm32f4xx.c ****   *        Instruction cache                      | ON
 278:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 279:USER/system_stm32f4xx.c ****   *        Data cache                             | ON
 280:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 281:USER/system_stm32f4xx.c ****   *        Require 48MHz for USB OTG FS,          | Disabled
 282:USER/system_stm32f4xx.c ****   *        SDIO and RNG clock                     |
 283:USER/system_stm32f4xx.c ****   *-----------------------------------------------------------------------------
 284:USER/system_stm32f4xx.c ****   *=============================================================================
 285:USER/system_stm32f4xx.c ****   ******************************************************************************
 286:USER/system_stm32f4xx.c ****   * @attention
 287:USER/system_stm32f4xx.c ****   *
 288:USER/system_stm32f4xx.c ****   * <h2><center>&copy; COPYRIGHT 2015 STMicroelectronics</center></h2>
 289:USER/system_stm32f4xx.c ****   *
 290:USER/system_stm32f4xx.c ****   * Licensed under MCD-ST Liberty SW License Agreement V2, (the "License");
 291:USER/system_stm32f4xx.c ****   * You may not use this file except in compliance with the License.
 292:USER/system_stm32f4xx.c ****   * You may obtain a copy of the License at:
 293:USER/system_stm32f4xx.c ****   *
 294:USER/system_stm32f4xx.c ****   *        http://www.st.com/software_license_agreement_liberty_v2
 295:USER/system_stm32f4xx.c ****   *
 296:USER/system_stm32f4xx.c ****   * Unless required by applicable law or agreed to in writing, software 
 297:USER/system_stm32f4xx.c ****   * distributed under the License is distributed on an "AS IS" BASIS, 
 298:USER/system_stm32f4xx.c ****   * WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 299:USER/system_stm32f4xx.c ****   * See the License for the specific language governing permissions and
 300:USER/system_stm32f4xx.c ****   * limitations under the License.
 301:USER/system_stm32f4xx.c ****   *
 302:USER/system_stm32f4xx.c ****   ******************************************************************************
 303:USER/system_stm32f4xx.c ****   */
 304:USER/system_stm32f4xx.c **** 
 305:USER/system_stm32f4xx.c **** /** @addtogroup CMSIS
 306:USER/system_stm32f4xx.c ****   * @{
 307:USER/system_stm32f4xx.c ****   */
 308:USER/system_stm32f4xx.c **** 
 309:USER/system_stm32f4xx.c **** /** @addtogroup stm32f4xx_system
 310:USER/system_stm32f4xx.c ****   * @{
 311:USER/system_stm32f4xx.c ****   */  
 312:USER/system_stm32f4xx.c ****   
 313:USER/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Includes
 314:USER/system_stm32f4xx.c ****   * @{
 315:USER/system_stm32f4xx.c ****   */
 316:USER/system_stm32f4xx.c **** 
 317:USER/system_stm32f4xx.c **** #include "stm32f4xx.h"
ARM GAS  /tmp/ccVvx5Rs.s 			page 7


 318:USER/system_stm32f4xx.c **** 
 319:USER/system_stm32f4xx.c **** /**
 320:USER/system_stm32f4xx.c ****   * @}
 321:USER/system_stm32f4xx.c ****   */
 322:USER/system_stm32f4xx.c **** 
 323:USER/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_TypesDefinitions
 324:USER/system_stm32f4xx.c ****   * @{
 325:USER/system_stm32f4xx.c ****   */
 326:USER/system_stm32f4xx.c **** 
 327:USER/system_stm32f4xx.c **** /**
 328:USER/system_stm32f4xx.c ****   * @}
 329:USER/system_stm32f4xx.c ****   */
 330:USER/system_stm32f4xx.c **** 
 331:USER/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Defines
 332:USER/system_stm32f4xx.c ****   * @{
 333:USER/system_stm32f4xx.c ****   */
 334:USER/system_stm32f4xx.c **** 
 335:USER/system_stm32f4xx.c **** /************************* Miscellaneous Configuration ************************/
 336:USER/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to use external SRAM or SDRAM mounted
 337:USER/system_stm32f4xx.c ****      on STM324xG_EVAL/STM324x7I_EVAL/STM324x9I_EVAL boards as data memory  */     
 338:USER/system_stm32f4xx.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM3
 339:USER/system_stm32f4xx.c **** /* #define DATA_IN_ExtSRAM */
 340:USER/system_stm32f4xx.c **** #endif /* STM32F40_41xxx || STM32F427_437x || STM32F429_439xx || STM32F469_479xx || STM32F413_423xx
 341:USER/system_stm32f4xx.c **** 
 342:USER/system_stm32f4xx.c **** #if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F4
 343:USER/system_stm32f4xx.c **** /* #define DATA_IN_ExtSDRAM */
 344:USER/system_stm32f4xx.c **** #endif /* STM32F427_437x || STM32F429_439xx || STM32F446xx || STM32F469_479xx */ 
 345:USER/system_stm32f4xx.c **** 
 346:USER/system_stm32f4xx.c **** #if defined(STM32F410xx) || defined(STM32F411xE)
 347:USER/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to clock the STM32F410xx/STM32F411xE by HSE Bypass
 348:USER/system_stm32f4xx.c ****      through STLINK MCO pin of STM32F103 microcontroller. The frequency cannot be changed
 349:USER/system_stm32f4xx.c ****      and is fixed at 8 MHz. 
 350:USER/system_stm32f4xx.c ****      Hardware configuration needed for Nucleo Board:
 351:USER/system_stm32f4xx.c ****      � SB54, SB55 OFF
 352:USER/system_stm32f4xx.c ****      � R35 removed
 353:USER/system_stm32f4xx.c ****      � SB16, SB50 ON */
 354:USER/system_stm32f4xx.c **** /* #define USE_HSE_BYPASS */
 355:USER/system_stm32f4xx.c **** 
 356:USER/system_stm32f4xx.c **** #if defined(USE_HSE_BYPASS)     
 357:USER/system_stm32f4xx.c **** #define HSE_BYPASS_INPUT_FREQUENCY   8000000
 358:USER/system_stm32f4xx.c **** #endif /* USE_HSE_BYPASS */    
 359:USER/system_stm32f4xx.c **** #endif /* STM32F410xx || STM32F411xE */
 360:USER/system_stm32f4xx.c ****     
 361:USER/system_stm32f4xx.c **** /*!< Uncomment the following line if you need to relocate your vector Table in
 362:USER/system_stm32f4xx.c ****      Internal SRAM. */
 363:USER/system_stm32f4xx.c **** /* #define VECT_TAB_SRAM */
 364:USER/system_stm32f4xx.c **** #define VECT_TAB_OFFSET  0x00 /*!< Vector Table base offset field. 
 365:USER/system_stm32f4xx.c ****                                    This value must be a multiple of 0x200. */
 366:USER/system_stm32f4xx.c **** /******************************************************************************/
 367:USER/system_stm32f4xx.c **** 
 368:USER/system_stm32f4xx.c **** /************************* PLL Parameters *************************************/
 369:USER/system_stm32f4xx.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM3
 370:USER/system_stm32f4xx.c ****  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N */
 371:USER/system_stm32f4xx.c ****  #define PLL_M      8
 372:USER/system_stm32f4xx.c **** #elif defined(STM32F412xG) || defined(STM32F413_423xx) || defined (STM32F446xx)
 373:USER/system_stm32f4xx.c ****  #define PLL_M      8
 374:USER/system_stm32f4xx.c **** #elif defined (STM32F410xx) || defined (STM32F411xE)
ARM GAS  /tmp/ccVvx5Rs.s 			page 8


 375:USER/system_stm32f4xx.c ****  #if defined(USE_HSE_BYPASS)
 376:USER/system_stm32f4xx.c ****   #define PLL_M      8    
 377:USER/system_stm32f4xx.c ****  #else /* !USE_HSE_BYPASS */
 378:USER/system_stm32f4xx.c ****   #define PLL_M      16
 379:USER/system_stm32f4xx.c ****  #endif /* USE_HSE_BYPASS */
 380:USER/system_stm32f4xx.c **** #else
 381:USER/system_stm32f4xx.c **** #endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F469_479xx */
 382:USER/system_stm32f4xx.c **** 
 383:USER/system_stm32f4xx.c **** /* USB OTG FS, SDIO and RNG Clock =  PLL_VCO / PLLQ */
 384:USER/system_stm32f4xx.c **** #define PLL_Q      7
 385:USER/system_stm32f4xx.c **** 
 386:USER/system_stm32f4xx.c **** #if defined(STM32F446xx)
 387:USER/system_stm32f4xx.c **** /* PLL division factor for I2S, SAI, SYSTEM and SPDIF: Clock =  PLL_VCO / PLLR */
 388:USER/system_stm32f4xx.c **** #define PLL_R      7
 389:USER/system_stm32f4xx.c **** #elif defined(STM32F412xG) || defined(STM32F413_423xx)
 390:USER/system_stm32f4xx.c **** #define PLL_R      2
 391:USER/system_stm32f4xx.c **** #else
 392:USER/system_stm32f4xx.c **** #endif /* STM32F446xx */ 
 393:USER/system_stm32f4xx.c **** 
 394:USER/system_stm32f4xx.c **** #if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F4
 395:USER/system_stm32f4xx.c **** #define PLL_N      360
 396:USER/system_stm32f4xx.c **** /* SYSCLK = PLL_VCO / PLL_P */
 397:USER/system_stm32f4xx.c **** #define PLL_P      2
 398:USER/system_stm32f4xx.c **** #endif /* STM32F427_437x || STM32F429_439xx || STM32F446xx || STM32F469_479xx */
 399:USER/system_stm32f4xx.c **** 
 400:USER/system_stm32f4xx.c **** #if defined (STM32F40_41xxx)
 401:USER/system_stm32f4xx.c **** #define PLL_N      336
 402:USER/system_stm32f4xx.c **** /* SYSCLK = PLL_VCO / PLL_P */
 403:USER/system_stm32f4xx.c **** #define PLL_P      2
 404:USER/system_stm32f4xx.c **** #endif /* STM32F40_41xxx */
 405:USER/system_stm32f4xx.c **** 
 406:USER/system_stm32f4xx.c **** #if defined(STM32F401xx)
 407:USER/system_stm32f4xx.c **** #define PLL_N      336
 408:USER/system_stm32f4xx.c **** /* SYSCLK = PLL_VCO / PLL_P */
 409:USER/system_stm32f4xx.c **** #define PLL_P      4
 410:USER/system_stm32f4xx.c **** #endif /* STM32F401xx */
 411:USER/system_stm32f4xx.c **** 
 412:USER/system_stm32f4xx.c **** #if defined(STM32F410xx) || defined(STM32F411xE) || defined(STM32F412xG) || defined(STM32F413_423xx
 413:USER/system_stm32f4xx.c **** #define PLL_N      400
 414:USER/system_stm32f4xx.c **** /* SYSCLK = PLL_VCO / PLL_P */
 415:USER/system_stm32f4xx.c **** #define PLL_P      4   
 416:USER/system_stm32f4xx.c **** #endif /* STM32F410xx || STM32F411xE || STM32F412xG || STM32F413_423xx */
 417:USER/system_stm32f4xx.c **** 
 418:USER/system_stm32f4xx.c **** /******************************************************************************/
 419:USER/system_stm32f4xx.c **** 
 420:USER/system_stm32f4xx.c **** /**
 421:USER/system_stm32f4xx.c ****   * @}
 422:USER/system_stm32f4xx.c ****   */
 423:USER/system_stm32f4xx.c **** 
 424:USER/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Macros
 425:USER/system_stm32f4xx.c ****   * @{
 426:USER/system_stm32f4xx.c ****   */
 427:USER/system_stm32f4xx.c **** 
 428:USER/system_stm32f4xx.c **** /**
 429:USER/system_stm32f4xx.c ****   * @}
 430:USER/system_stm32f4xx.c ****   */
 431:USER/system_stm32f4xx.c **** 
ARM GAS  /tmp/ccVvx5Rs.s 			page 9


 432:USER/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Variables
 433:USER/system_stm32f4xx.c ****   * @{
 434:USER/system_stm32f4xx.c ****   */
 435:USER/system_stm32f4xx.c **** 
 436:USER/system_stm32f4xx.c **** #if defined(STM32F40_41xxx)
 437:USER/system_stm32f4xx.c ****   uint32_t SystemCoreClock = 168000000;
 438:USER/system_stm32f4xx.c **** #endif /* STM32F40_41xxx */
 439:USER/system_stm32f4xx.c **** 
 440:USER/system_stm32f4xx.c **** #if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F4
 441:USER/system_stm32f4xx.c ****   uint32_t SystemCoreClock = 180000000;
 442:USER/system_stm32f4xx.c **** #endif /* STM32F427_437x || STM32F429_439xx || STM32F446xx || STM32F469_479xx */
 443:USER/system_stm32f4xx.c **** 
 444:USER/system_stm32f4xx.c **** #if defined(STM32F401xx)
 445:USER/system_stm32f4xx.c ****   uint32_t SystemCoreClock = 84000000;
 446:USER/system_stm32f4xx.c **** #endif /* STM32F401xx */
 447:USER/system_stm32f4xx.c **** 
 448:USER/system_stm32f4xx.c **** #if defined(STM32F410xx) || defined(STM32F411xE) || defined(STM32F412xG) || defined(STM32F413_423xx
 449:USER/system_stm32f4xx.c ****   uint32_t SystemCoreClock = 100000000;
 450:USER/system_stm32f4xx.c **** #endif /* STM32F410xx || STM32F401xE || STM32F412xG || STM32F413_423xx */
 451:USER/system_stm32f4xx.c **** 
 452:USER/system_stm32f4xx.c **** __I uint8_t AHBPrescTable[16] = {0, 0, 0, 0, 0, 0, 0, 0, 1, 2, 3, 4, 6, 7, 8, 9};
 453:USER/system_stm32f4xx.c **** 
 454:USER/system_stm32f4xx.c **** /**
 455:USER/system_stm32f4xx.c ****   * @}
 456:USER/system_stm32f4xx.c ****   */
 457:USER/system_stm32f4xx.c **** 
 458:USER/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_FunctionPrototypes
 459:USER/system_stm32f4xx.c ****   * @{
 460:USER/system_stm32f4xx.c ****   */
 461:USER/system_stm32f4xx.c **** 
 462:USER/system_stm32f4xx.c **** static void SetSysClock(void);
 463:USER/system_stm32f4xx.c **** 
 464:USER/system_stm32f4xx.c **** #if defined(DATA_IN_ExtSRAM) || defined(DATA_IN_ExtSDRAM)
 465:USER/system_stm32f4xx.c **** static void SystemInit_ExtMemCtl(void); 
 466:USER/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
 467:USER/system_stm32f4xx.c **** 
 468:USER/system_stm32f4xx.c **** /**
 469:USER/system_stm32f4xx.c ****   * @}
 470:USER/system_stm32f4xx.c ****   */
 471:USER/system_stm32f4xx.c **** 
 472:USER/system_stm32f4xx.c **** /** @addtogroup STM32F4xx_System_Private_Functions
 473:USER/system_stm32f4xx.c ****   * @{
 474:USER/system_stm32f4xx.c ****   */
 475:USER/system_stm32f4xx.c **** 
 476:USER/system_stm32f4xx.c **** /**
 477:USER/system_stm32f4xx.c ****   * @brief  Setup the microcontroller system
 478:USER/system_stm32f4xx.c ****   *         Initialize the Embedded Flash Interface, the PLL and update the 
 479:USER/system_stm32f4xx.c ****   *         SystemFrequency variable.
 480:USER/system_stm32f4xx.c ****   * @param  None
 481:USER/system_stm32f4xx.c ****   * @retval None
 482:USER/system_stm32f4xx.c ****   */
 483:USER/system_stm32f4xx.c **** void SystemInit(void)
 484:USER/system_stm32f4xx.c **** {
 485:USER/system_stm32f4xx.c ****   /* FPU settings ------------------------------------------------------------*/
 486:USER/system_stm32f4xx.c ****   #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
 487:USER/system_stm32f4xx.c ****     SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 488:USER/system_stm32f4xx.c ****   #endif
ARM GAS  /tmp/ccVvx5Rs.s 			page 10


 489:USER/system_stm32f4xx.c ****   /* Reset the RCC clock configuration to the default reset state ------------*/
 490:USER/system_stm32f4xx.c ****   /* Set HSION bit */
 491:USER/system_stm32f4xx.c ****   RCC->CR |= (uint32_t)0x00000001;
 492:USER/system_stm32f4xx.c **** 
 493:USER/system_stm32f4xx.c ****   /* Reset CFGR register */
 494:USER/system_stm32f4xx.c ****   RCC->CFGR = 0x00000000;
 495:USER/system_stm32f4xx.c **** 
 496:USER/system_stm32f4xx.c ****   /* Reset HSEON, CSSON and PLLON bits */
 497:USER/system_stm32f4xx.c ****   RCC->CR &= (uint32_t)0xFEF6FFFF;
 498:USER/system_stm32f4xx.c **** 
 499:USER/system_stm32f4xx.c ****   /* Reset PLLCFGR register */
 500:USER/system_stm32f4xx.c ****   RCC->PLLCFGR = 0x24003010;
 501:USER/system_stm32f4xx.c **** 
 502:USER/system_stm32f4xx.c ****   /* Reset HSEBYP bit */
 503:USER/system_stm32f4xx.c ****   RCC->CR &= (uint32_t)0xFFFBFFFF;
 504:USER/system_stm32f4xx.c **** 
 505:USER/system_stm32f4xx.c ****   /* Disable all interrupts */
 506:USER/system_stm32f4xx.c ****   RCC->CIR = 0x00000000;
 507:USER/system_stm32f4xx.c **** 
 508:USER/system_stm32f4xx.c **** #if defined(DATA_IN_ExtSRAM) || defined(DATA_IN_ExtSDRAM)
 509:USER/system_stm32f4xx.c ****   SystemInit_ExtMemCtl(); 
 510:USER/system_stm32f4xx.c **** #endif /* DATA_IN_ExtSRAM || DATA_IN_ExtSDRAM */
 511:USER/system_stm32f4xx.c ****          
 512:USER/system_stm32f4xx.c ****   /* Configure the System clock source, PLL Multiplier and Divider factors, 
 513:USER/system_stm32f4xx.c ****      AHB/APBx prescalers and Flash settings ----------------------------------*/
 514:USER/system_stm32f4xx.c ****   SetSysClock();
 515:USER/system_stm32f4xx.c **** 
 516:USER/system_stm32f4xx.c ****   /* Configure the Vector Table location add offset address ------------------*/
 517:USER/system_stm32f4xx.c **** #ifdef VECT_TAB_SRAM
 518:USER/system_stm32f4xx.c ****   SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
 519:USER/system_stm32f4xx.c **** #else
 520:USER/system_stm32f4xx.c ****   SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 521:USER/system_stm32f4xx.c **** #endif
 522:USER/system_stm32f4xx.c **** }
 523:USER/system_stm32f4xx.c **** 
 524:USER/system_stm32f4xx.c **** /**
 525:USER/system_stm32f4xx.c ****    * @brief  Update SystemCoreClock variable according to Clock Register Values.
 526:USER/system_stm32f4xx.c ****   *         The SystemCoreClock variable contains the core clock (HCLK), it can
 527:USER/system_stm32f4xx.c ****   *         be used by the user application to setup the SysTick timer or configure
 528:USER/system_stm32f4xx.c ****   *         other parameters.
 529:USER/system_stm32f4xx.c ****   *           
 530:USER/system_stm32f4xx.c ****   * @note   Each time the core clock (HCLK) changes, this function must be called
 531:USER/system_stm32f4xx.c ****   *         to update SystemCoreClock variable value. Otherwise, any configuration
 532:USER/system_stm32f4xx.c ****   *         based on this variable will be incorrect.         
 533:USER/system_stm32f4xx.c ****   *     
 534:USER/system_stm32f4xx.c ****   * @note   - The system frequency computed by this function is not the real 
 535:USER/system_stm32f4xx.c ****   *           frequency in the chip. It is calculated based on the predefined 
 536:USER/system_stm32f4xx.c ****   *           constant and the selected clock source:
 537:USER/system_stm32f4xx.c ****   *             
 538:USER/system_stm32f4xx.c ****   *           - If SYSCLK source is HSI, SystemCoreClock will contain the HSI_VALUE(*)
 539:USER/system_stm32f4xx.c ****   *                                              
 540:USER/system_stm32f4xx.c ****   *           - If SYSCLK source is HSE, SystemCoreClock will contain the HSE_VALUE(**)
 541:USER/system_stm32f4xx.c ****   *                          
 542:USER/system_stm32f4xx.c ****   *           - If SYSCLK source is PLL, SystemCoreClock will contain the HSE_VALUE(**) 
 543:USER/system_stm32f4xx.c ****   *             or HSI_VALUE(*) multiplied/divided by the PLL factors.
 544:USER/system_stm32f4xx.c ****   *         
 545:USER/system_stm32f4xx.c ****   *         (*) HSI_VALUE is a constant defined in stm32f4xx.h file (default value
ARM GAS  /tmp/ccVvx5Rs.s 			page 11


 546:USER/system_stm32f4xx.c ****   *             16 MHz) but the real value may vary depending on the variations
 547:USER/system_stm32f4xx.c ****   *             in voltage and temperature.   
 548:USER/system_stm32f4xx.c ****   *    
 549:USER/system_stm32f4xx.c ****   *         (**) HSE_VALUE is a constant defined in stm32f4xx.h file (default value
 550:USER/system_stm32f4xx.c ****   *              25 MHz), user has to ensure that HSE_VALUE is same as the real
 551:USER/system_stm32f4xx.c ****   *              frequency of the crystal used. Otherwise, this function may
 552:USER/system_stm32f4xx.c ****   *              have wrong result.
 553:USER/system_stm32f4xx.c ****   *                
 554:USER/system_stm32f4xx.c ****   *         - The result of this function could be not correct when using fractional
 555:USER/system_stm32f4xx.c ****   *           value for HSE crystal.
 556:USER/system_stm32f4xx.c ****   *     
 557:USER/system_stm32f4xx.c ****   * @param  None
 558:USER/system_stm32f4xx.c ****   * @retval None
 559:USER/system_stm32f4xx.c ****   */
 560:USER/system_stm32f4xx.c **** void SystemCoreClockUpdate(void)
 561:USER/system_stm32f4xx.c **** {
 562:USER/system_stm32f4xx.c ****   uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 563:USER/system_stm32f4xx.c **** #if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)  
 564:USER/system_stm32f4xx.c ****   uint32_t pllr = 2;
 565:USER/system_stm32f4xx.c **** #endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
 566:USER/system_stm32f4xx.c ****   /* Get SYSCLK source -------------------------------------------------------*/
 567:USER/system_stm32f4xx.c ****   tmp = RCC->CFGR & RCC_CFGR_SWS;
 568:USER/system_stm32f4xx.c **** 
 569:USER/system_stm32f4xx.c ****   switch (tmp)
 570:USER/system_stm32f4xx.c ****   {
 571:USER/system_stm32f4xx.c ****     case 0x00:  /* HSI used as system clock source */
 572:USER/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 573:USER/system_stm32f4xx.c ****       break;
 574:USER/system_stm32f4xx.c ****     case 0x04:  /* HSE used as system clock source */
 575:USER/system_stm32f4xx.c ****       SystemCoreClock = HSE_VALUE;
 576:USER/system_stm32f4xx.c ****       break;
 577:USER/system_stm32f4xx.c ****     case 0x08:  /* PLL P used as system clock source */
 578:USER/system_stm32f4xx.c ****        /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
 579:USER/system_stm32f4xx.c ****          SYSCLK = PLL_VCO / PLL_P
 580:USER/system_stm32f4xx.c ****          */    
 581:USER/system_stm32f4xx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 582:USER/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 583:USER/system_stm32f4xx.c ****       
 584:USER/system_stm32f4xx.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM3
 585:USER/system_stm32f4xx.c ****       if (pllsource != 0)
 586:USER/system_stm32f4xx.c ****       {
 587:USER/system_stm32f4xx.c ****         /* HSE used as PLL clock source */
 588:USER/system_stm32f4xx.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 589:USER/system_stm32f4xx.c ****       }
 590:USER/system_stm32f4xx.c ****       else
 591:USER/system_stm32f4xx.c ****       {
 592:USER/system_stm32f4xx.c ****         /* HSI used as PLL clock source */
 593:USER/system_stm32f4xx.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 594:USER/system_stm32f4xx.c ****       }
 595:USER/system_stm32f4xx.c **** #elif defined(STM32F410xx) || defined(STM32F411xE)
 596:USER/system_stm32f4xx.c **** #if defined(USE_HSE_BYPASS)
 597:USER/system_stm32f4xx.c ****       if (pllsource != 0)
 598:USER/system_stm32f4xx.c ****       {
 599:USER/system_stm32f4xx.c ****         /* HSE used as PLL clock source */
 600:USER/system_stm32f4xx.c ****         pllvco = (HSE_BYPASS_INPUT_FREQUENCY / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 601:USER/system_stm32f4xx.c ****       }  
 602:USER/system_stm32f4xx.c **** #else  
ARM GAS  /tmp/ccVvx5Rs.s 			page 12


 603:USER/system_stm32f4xx.c ****       if (pllsource == 0)
 604:USER/system_stm32f4xx.c ****       {
 605:USER/system_stm32f4xx.c ****         /* HSI used as PLL clock source */
 606:USER/system_stm32f4xx.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 607:USER/system_stm32f4xx.c ****       }  
 608:USER/system_stm32f4xx.c **** #endif /* USE_HSE_BYPASS */  
 609:USER/system_stm32f4xx.c **** #endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F412xG || STM
 610:USER/system_stm32f4xx.c ****       pllp = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >>16) + 1 ) *2;
 611:USER/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;      
 612:USER/system_stm32f4xx.c ****       break;
 613:USER/system_stm32f4xx.c **** #if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)      
 614:USER/system_stm32f4xx.c ****       case 0x0C:  /* PLL R used as system clock source */
 615:USER/system_stm32f4xx.c ****        /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLL_M) * PLL_N
 616:USER/system_stm32f4xx.c ****          SYSCLK = PLL_VCO / PLL_R
 617:USER/system_stm32f4xx.c ****          */    
 618:USER/system_stm32f4xx.c ****       pllsource = (RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) >> 22;
 619:USER/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 620:USER/system_stm32f4xx.c ****       if (pllsource != 0)
 621:USER/system_stm32f4xx.c ****       {
 622:USER/system_stm32f4xx.c ****         /* HSE used as PLL clock source */
 623:USER/system_stm32f4xx.c ****         pllvco = (HSE_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);
 624:USER/system_stm32f4xx.c ****       }
 625:USER/system_stm32f4xx.c ****       else
 626:USER/system_stm32f4xx.c ****       {
 627:USER/system_stm32f4xx.c ****         /* HSI used as PLL clock source */
 628:USER/system_stm32f4xx.c ****         pllvco = (HSI_VALUE / pllm) * ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> 6);      
 629:USER/system_stm32f4xx.c ****       }
 630:USER/system_stm32f4xx.c ****  
 631:USER/system_stm32f4xx.c ****       pllr = (((RCC->PLLCFGR & RCC_PLLCFGR_PLLR) >>28) + 1 ) *2;
 632:USER/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllr;      
 633:USER/system_stm32f4xx.c ****       break;
 634:USER/system_stm32f4xx.c **** #endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */
 635:USER/system_stm32f4xx.c ****     default:
 636:USER/system_stm32f4xx.c ****       SystemCoreClock = HSI_VALUE;
 637:USER/system_stm32f4xx.c ****       break;
 638:USER/system_stm32f4xx.c ****   }
 639:USER/system_stm32f4xx.c ****   /* Compute HCLK frequency --------------------------------------------------*/
 640:USER/system_stm32f4xx.c ****   /* Get HCLK prescaler */
 641:USER/system_stm32f4xx.c ****   tmp = AHBPrescTable[((RCC->CFGR & RCC_CFGR_HPRE) >> 4)];
 642:USER/system_stm32f4xx.c ****   /* HCLK frequency */
 643:USER/system_stm32f4xx.c ****   SystemCoreClock >>= tmp;
 644:USER/system_stm32f4xx.c **** }
 645:USER/system_stm32f4xx.c **** 
 646:USER/system_stm32f4xx.c **** /**
 647:USER/system_stm32f4xx.c ****   * @brief  Configures the System clock source, PLL Multiplier and Divider factors, 
 648:USER/system_stm32f4xx.c ****   *         AHB/APBx prescalers and Flash settings
 649:USER/system_stm32f4xx.c ****   * @Note   This function should be called only once the RCC clock configuration  
 650:USER/system_stm32f4xx.c ****   *         is reset to the default reset state (done in SystemInit() function).   
 651:USER/system_stm32f4xx.c ****   * @param  None
 652:USER/system_stm32f4xx.c ****   * @retval None
 653:USER/system_stm32f4xx.c ****   */
 654:USER/system_stm32f4xx.c **** static void SetSysClock(void)
 655:USER/system_stm32f4xx.c **** {
  27              		.loc 1 655 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /tmp/ccVvx5Rs.s 			page 13


  31              		@ link register save eliminated.
  32 0000 82B0     		sub	sp, sp, #8
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 8
 656:USER/system_stm32f4xx.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM3
 657:USER/system_stm32f4xx.c **** /******************************************************************************/
 658:USER/system_stm32f4xx.c **** /*            PLL (clocked by HSE) used as System clock source                */
 659:USER/system_stm32f4xx.c **** /******************************************************************************/
 660:USER/system_stm32f4xx.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
  35              		.loc 1 660 0
  36 0002 0023     		movs	r3, #0
  37 0004 0193     		str	r3, [sp, #4]
  38 0006 0093     		str	r3, [sp]
 661:USER/system_stm32f4xx.c ****   
 662:USER/system_stm32f4xx.c ****   /* Enable HSE */
 663:USER/system_stm32f4xx.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON);
  39              		.loc 1 663 0
  40 0008 2A4A     		ldr	r2, .L11
  41 000a 1368     		ldr	r3, [r2]
  42 000c 43F48033 		orr	r3, r3, #65536
  43 0010 1360     		str	r3, [r2]
  44              	.L3:
 664:USER/system_stm32f4xx.c ****  
 665:USER/system_stm32f4xx.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 666:USER/system_stm32f4xx.c ****   do
 667:USER/system_stm32f4xx.c ****   {
 668:USER/system_stm32f4xx.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
  45              		.loc 1 668 0 discriminator 2
  46 0012 284B     		ldr	r3, .L11
  47 0014 1B68     		ldr	r3, [r3]
  48 0016 03F40033 		and	r3, r3, #131072
  49 001a 0093     		str	r3, [sp]
 669:USER/system_stm32f4xx.c ****     StartUpCounter++;
  50              		.loc 1 669 0 discriminator 2
  51 001c 019B     		ldr	r3, [sp, #4]
  52 001e 0133     		adds	r3, r3, #1
  53 0020 0193     		str	r3, [sp, #4]
 670:USER/system_stm32f4xx.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
  54              		.loc 1 670 0 discriminator 2
  55 0022 009B     		ldr	r3, [sp]
  56 0024 1BB9     		cbnz	r3, .L2
  57              		.loc 1 670 0 is_stmt 0 discriminator 1
  58 0026 019B     		ldr	r3, [sp, #4]
  59 0028 B3F5A04F 		cmp	r3, #20480
  60 002c F1D1     		bne	.L3
  61              	.L2:
 671:USER/system_stm32f4xx.c **** 
 672:USER/system_stm32f4xx.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
  62              		.loc 1 672 0 is_stmt 1
  63 002e 214B     		ldr	r3, .L11
  64 0030 1B68     		ldr	r3, [r3]
  65 0032 13F4003F 		tst	r3, #131072
  66 0036 06D0     		beq	.L4
 673:USER/system_stm32f4xx.c ****   {
 674:USER/system_stm32f4xx.c ****     HSEStatus = (uint32_t)0x01;
  67              		.loc 1 674 0
  68 0038 0123     		movs	r3, #1
ARM GAS  /tmp/ccVvx5Rs.s 			page 14


  69 003a 0093     		str	r3, [sp]
  70              	.L5:
 675:USER/system_stm32f4xx.c ****   }
 676:USER/system_stm32f4xx.c ****   else
 677:USER/system_stm32f4xx.c ****   {
 678:USER/system_stm32f4xx.c ****     HSEStatus = (uint32_t)0x00;
 679:USER/system_stm32f4xx.c ****   }
 680:USER/system_stm32f4xx.c **** 
 681:USER/system_stm32f4xx.c ****   if (HSEStatus == (uint32_t)0x01)
  71              		.loc 1 681 0
  72 003c 009B     		ldr	r3, [sp]
  73 003e 012B     		cmp	r3, #1
  74 0040 04D0     		beq	.L10
  75              	.L1:
 682:USER/system_stm32f4xx.c ****   {
 683:USER/system_stm32f4xx.c ****     /* Select regulator voltage output Scale 1 mode */
 684:USER/system_stm32f4xx.c ****     RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 685:USER/system_stm32f4xx.c ****     PWR->CR |= PWR_CR_VOS;
 686:USER/system_stm32f4xx.c **** 
 687:USER/system_stm32f4xx.c ****     /* HCLK = SYSCLK / 1*/
 688:USER/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 689:USER/system_stm32f4xx.c **** 
 690:USER/system_stm32f4xx.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) ||  defined(STM
 691:USER/system_stm32f4xx.c ****     /* PCLK2 = HCLK / 2*/
 692:USER/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_PPRE2_DIV2;
 693:USER/system_stm32f4xx.c ****     
 694:USER/system_stm32f4xx.c ****     /* PCLK1 = HCLK / 4*/
 695:USER/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_PPRE1_DIV4;
 696:USER/system_stm32f4xx.c **** #endif /* STM32F40_41xxx || STM32F427_437x || STM32F429_439xx  || STM32F412xG || STM32F446xx || STM
 697:USER/system_stm32f4xx.c **** 
 698:USER/system_stm32f4xx.c **** #if defined(STM32F401xx) || defined(STM32F413_423xx)
 699:USER/system_stm32f4xx.c ****     /* PCLK2 = HCLK / 1*/
 700:USER/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;
 701:USER/system_stm32f4xx.c ****     
 702:USER/system_stm32f4xx.c ****     /* PCLK1 = HCLK / 2*/
 703:USER/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
 704:USER/system_stm32f4xx.c **** #endif /* STM32F401xx || STM32F413_423xx */
 705:USER/system_stm32f4xx.c **** 
 706:USER/system_stm32f4xx.c **** #if defined(STM32F40_41xxx) || defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM3
 707:USER/system_stm32f4xx.c ****     /* Configure the main PLL */
 708:USER/system_stm32f4xx.c ****     RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 709:USER/system_stm32f4xx.c ****                    (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);
 710:USER/system_stm32f4xx.c **** #endif /* STM32F40_41xxx || STM32F401xx || STM32F427_437x || STM32F429_439xx || STM32F469_479xx */
 711:USER/system_stm32f4xx.c **** 
 712:USER/system_stm32f4xx.c **** #if  defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)
 713:USER/system_stm32f4xx.c ****     /* Configure the main PLL */
 714:USER/system_stm32f4xx.c ****     RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 715:USER/system_stm32f4xx.c ****                    (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24) | (PLL_R << 28);
 716:USER/system_stm32f4xx.c **** #endif /* STM32F412xG || STM32F413_423xx || STM32F446xx */    
 717:USER/system_stm32f4xx.c ****     
 718:USER/system_stm32f4xx.c ****     /* Enable the main PLL */
 719:USER/system_stm32f4xx.c ****     RCC->CR |= RCC_CR_PLLON;
 720:USER/system_stm32f4xx.c **** 
 721:USER/system_stm32f4xx.c ****     /* Wait till the main PLL is ready */
 722:USER/system_stm32f4xx.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 723:USER/system_stm32f4xx.c ****     {
 724:USER/system_stm32f4xx.c ****     }
ARM GAS  /tmp/ccVvx5Rs.s 			page 15


 725:USER/system_stm32f4xx.c ****    
 726:USER/system_stm32f4xx.c **** #if defined(STM32F427_437xx) || defined(STM32F429_439xx) || defined(STM32F446xx) || defined(STM32F4
 727:USER/system_stm32f4xx.c ****     /* Enable the Over-drive to extend the clock frequency to 180 Mhz */
 728:USER/system_stm32f4xx.c ****     PWR->CR |= PWR_CR_ODEN;
 729:USER/system_stm32f4xx.c ****     while((PWR->CSR & PWR_CSR_ODRDY) == 0)
 730:USER/system_stm32f4xx.c ****     {
 731:USER/system_stm32f4xx.c ****     }
 732:USER/system_stm32f4xx.c ****     PWR->CR |= PWR_CR_ODSWEN;
 733:USER/system_stm32f4xx.c ****     while((PWR->CSR & PWR_CSR_ODSWRDY) == 0)
 734:USER/system_stm32f4xx.c ****     {
 735:USER/system_stm32f4xx.c ****     }      
 736:USER/system_stm32f4xx.c ****     /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
 737:USER/system_stm32f4xx.c ****     FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 738:USER/system_stm32f4xx.c **** #endif /* STM32F427_437x || STM32F429_439xx || STM32F446xx || STM32F469_479xx */
 739:USER/system_stm32f4xx.c **** 
 740:USER/system_stm32f4xx.c **** #if defined(STM32F40_41xxx)  || defined(STM32F412xG)  
 741:USER/system_stm32f4xx.c ****     /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
 742:USER/system_stm32f4xx.c ****     FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_5WS;
 743:USER/system_stm32f4xx.c **** #endif /* STM32F40_41xxx  || STM32F412xG */
 744:USER/system_stm32f4xx.c **** 
 745:USER/system_stm32f4xx.c **** #if defined(STM32F413_423xx)  
 746:USER/system_stm32f4xx.c ****     /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
 747:USER/system_stm32f4xx.c ****     FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_3WS;
 748:USER/system_stm32f4xx.c **** #endif /* STM32F413_423xx */
 749:USER/system_stm32f4xx.c **** 
 750:USER/system_stm32f4xx.c **** #if defined(STM32F401xx)
 751:USER/system_stm32f4xx.c ****     /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
 752:USER/system_stm32f4xx.c ****     FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;
 753:USER/system_stm32f4xx.c **** #endif /* STM32F401xx */
 754:USER/system_stm32f4xx.c **** 
 755:USER/system_stm32f4xx.c ****     /* Select the main PLL as system clock source */
 756:USER/system_stm32f4xx.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 757:USER/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_SW_PLL;
 758:USER/system_stm32f4xx.c **** 
 759:USER/system_stm32f4xx.c ****     /* Wait till the main PLL is used as system clock source */
 760:USER/system_stm32f4xx.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 761:USER/system_stm32f4xx.c ****     {
 762:USER/system_stm32f4xx.c ****     }
 763:USER/system_stm32f4xx.c ****   }
 764:USER/system_stm32f4xx.c ****   else
 765:USER/system_stm32f4xx.c ****   { /* If HSE fails to start-up, the application will have wrong clock
 766:USER/system_stm32f4xx.c ****          configuration. User can add here some code to deal with this error */
 767:USER/system_stm32f4xx.c ****   }
 768:USER/system_stm32f4xx.c **** #elif defined(STM32F410xx) || defined(STM32F411xE)
 769:USER/system_stm32f4xx.c **** #if defined(USE_HSE_BYPASS) 
 770:USER/system_stm32f4xx.c **** /******************************************************************************/
 771:USER/system_stm32f4xx.c **** /*            PLL (clocked by HSE) used as System clock source                */
 772:USER/system_stm32f4xx.c **** /******************************************************************************/
 773:USER/system_stm32f4xx.c ****   __IO uint32_t StartUpCounter = 0, HSEStatus = 0;
 774:USER/system_stm32f4xx.c ****   
 775:USER/system_stm32f4xx.c ****   /* Enable HSE and HSE BYPASS */
 776:USER/system_stm32f4xx.c ****   RCC->CR |= ((uint32_t)RCC_CR_HSEON | RCC_CR_HSEBYP);
 777:USER/system_stm32f4xx.c ****  
 778:USER/system_stm32f4xx.c ****   /* Wait till HSE is ready and if Time out is reached exit */
 779:USER/system_stm32f4xx.c ****   do
 780:USER/system_stm32f4xx.c ****   {
 781:USER/system_stm32f4xx.c ****     HSEStatus = RCC->CR & RCC_CR_HSERDY;
ARM GAS  /tmp/ccVvx5Rs.s 			page 16


 782:USER/system_stm32f4xx.c ****     StartUpCounter++;
 783:USER/system_stm32f4xx.c ****   } while((HSEStatus == 0) && (StartUpCounter != HSE_STARTUP_TIMEOUT));
 784:USER/system_stm32f4xx.c **** 
 785:USER/system_stm32f4xx.c ****   if ((RCC->CR & RCC_CR_HSERDY) != RESET)
 786:USER/system_stm32f4xx.c ****   {
 787:USER/system_stm32f4xx.c ****     HSEStatus = (uint32_t)0x01;
 788:USER/system_stm32f4xx.c ****   }
 789:USER/system_stm32f4xx.c ****   else
 790:USER/system_stm32f4xx.c ****   {
 791:USER/system_stm32f4xx.c ****     HSEStatus = (uint32_t)0x00;
 792:USER/system_stm32f4xx.c ****   }
 793:USER/system_stm32f4xx.c **** 
 794:USER/system_stm32f4xx.c ****   if (HSEStatus == (uint32_t)0x01)
 795:USER/system_stm32f4xx.c ****   {
 796:USER/system_stm32f4xx.c ****     /* Select regulator voltage output Scale 1 mode */
 797:USER/system_stm32f4xx.c ****     RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 798:USER/system_stm32f4xx.c ****     PWR->CR |= PWR_CR_VOS;
 799:USER/system_stm32f4xx.c **** 
 800:USER/system_stm32f4xx.c ****     /* HCLK = SYSCLK / 1*/
 801:USER/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 802:USER/system_stm32f4xx.c **** 
 803:USER/system_stm32f4xx.c ****     /* PCLK2 = HCLK / 2*/
 804:USER/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;
 805:USER/system_stm32f4xx.c ****     
 806:USER/system_stm32f4xx.c ****     /* PCLK1 = HCLK / 4*/
 807:USER/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
 808:USER/system_stm32f4xx.c **** 
 809:USER/system_stm32f4xx.c ****     /* Configure the main PLL */
 810:USER/system_stm32f4xx.c ****     RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) |
 811:USER/system_stm32f4xx.c ****                    (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);
 812:USER/system_stm32f4xx.c ****     
 813:USER/system_stm32f4xx.c ****     /* Enable the main PLL */
 814:USER/system_stm32f4xx.c ****     RCC->CR |= RCC_CR_PLLON;
 815:USER/system_stm32f4xx.c **** 
 816:USER/system_stm32f4xx.c ****     /* Wait till the main PLL is ready */
 817:USER/system_stm32f4xx.c ****     while((RCC->CR & RCC_CR_PLLRDY) == 0)
 818:USER/system_stm32f4xx.c ****     {
 819:USER/system_stm32f4xx.c ****     }
 820:USER/system_stm32f4xx.c **** 
 821:USER/system_stm32f4xx.c ****     /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
 822:USER/system_stm32f4xx.c ****     FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;
 823:USER/system_stm32f4xx.c **** 
 824:USER/system_stm32f4xx.c ****     /* Select the main PLL as system clock source */
 825:USER/system_stm32f4xx.c ****     RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 826:USER/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_SW_PLL;
 827:USER/system_stm32f4xx.c **** 
 828:USER/system_stm32f4xx.c ****     /* Wait till the main PLL is used as system clock source */
 829:USER/system_stm32f4xx.c ****     while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 830:USER/system_stm32f4xx.c ****     {
 831:USER/system_stm32f4xx.c ****     }
 832:USER/system_stm32f4xx.c ****   }
 833:USER/system_stm32f4xx.c ****   else
 834:USER/system_stm32f4xx.c ****   { /* If HSE fails to start-up, the application will have wrong clock
 835:USER/system_stm32f4xx.c ****          configuration. User can add here some code to deal with this error */
 836:USER/system_stm32f4xx.c ****   }
 837:USER/system_stm32f4xx.c **** #else /* HSI will be used as PLL clock source */
 838:USER/system_stm32f4xx.c ****   /* Select regulator voltage output Scale 1 mode */
ARM GAS  /tmp/ccVvx5Rs.s 			page 17


 839:USER/system_stm32f4xx.c ****   RCC->APB1ENR |= RCC_APB1ENR_PWREN;
 840:USER/system_stm32f4xx.c ****   PWR->CR |= PWR_CR_VOS;
 841:USER/system_stm32f4xx.c ****   
 842:USER/system_stm32f4xx.c ****   /* HCLK = SYSCLK / 1*/
 843:USER/system_stm32f4xx.c ****   RCC->CFGR |= RCC_CFGR_HPRE_DIV1;
 844:USER/system_stm32f4xx.c ****   
 845:USER/system_stm32f4xx.c ****   /* PCLK2 = HCLK / 2*/
 846:USER/system_stm32f4xx.c ****   RCC->CFGR |= RCC_CFGR_PPRE2_DIV1;
 847:USER/system_stm32f4xx.c ****   
 848:USER/system_stm32f4xx.c ****   /* PCLK1 = HCLK / 4*/
 849:USER/system_stm32f4xx.c ****   RCC->CFGR |= RCC_CFGR_PPRE1_DIV2;
 850:USER/system_stm32f4xx.c ****   
 851:USER/system_stm32f4xx.c ****   /* Configure the main PLL */
 852:USER/system_stm32f4xx.c ****   RCC->PLLCFGR = PLL_M | (PLL_N << 6) | (((PLL_P >> 1) -1) << 16) | (PLL_Q << 24); 
 853:USER/system_stm32f4xx.c ****   
 854:USER/system_stm32f4xx.c ****   /* Enable the main PLL */
 855:USER/system_stm32f4xx.c ****   RCC->CR |= RCC_CR_PLLON;
 856:USER/system_stm32f4xx.c ****   
 857:USER/system_stm32f4xx.c ****   /* Wait till the main PLL is ready */
 858:USER/system_stm32f4xx.c ****   while((RCC->CR & RCC_CR_PLLRDY) == 0)
 859:USER/system_stm32f4xx.c ****   {
 860:USER/system_stm32f4xx.c ****   }
 861:USER/system_stm32f4xx.c ****   
 862:USER/system_stm32f4xx.c ****   /* Configure Flash prefetch, Instruction cache, Data cache and wait state */
 863:USER/system_stm32f4xx.c ****   FLASH->ACR = FLASH_ACR_PRFTEN | FLASH_ACR_ICEN |FLASH_ACR_DCEN |FLASH_ACR_LATENCY_2WS;
 864:USER/system_stm32f4xx.c ****   
 865:USER/system_stm32f4xx.c ****   /* Select the main PLL as system clock source */
 866:USER/system_stm32f4xx.c ****   RCC->CFGR &= (uint32_t)((uint32_t)~(RCC_CFGR_SW));
 867:USER/system_stm32f4xx.c ****   RCC->CFGR |= RCC_CFGR_SW_PLL;
 868:USER/system_stm32f4xx.c ****   
 869:USER/system_stm32f4xx.c ****   /* Wait till the main PLL is used as system clock source */
 870:USER/system_stm32f4xx.c ****   while ((RCC->CFGR & (uint32_t)RCC_CFGR_SWS ) != RCC_CFGR_SWS_PLL);
 871:USER/system_stm32f4xx.c ****   {
 872:USER/system_stm32f4xx.c ****   }
 873:USER/system_stm32f4xx.c **** #endif /* USE_HSE_BYPASS */  
 874:USER/system_stm32f4xx.c **** #endif /* STM32F40_41xxx || STM32F427_437xx || STM32F429_439xx || STM32F401xx || STM32F469_479xx */
 875:USER/system_stm32f4xx.c **** }
  76              		.loc 1 875 0
  77 0042 02B0     		add	sp, sp, #8
  78              	.LCFI1:
  79              		.cfi_remember_state
  80              		.cfi_def_cfa_offset 0
  81              		@ sp needed
  82 0044 7047     		bx	lr
  83              	.L4:
  84              	.LCFI2:
  85              		.cfi_restore_state
 678:USER/system_stm32f4xx.c ****   }
  86              		.loc 1 678 0
  87 0046 0023     		movs	r3, #0
  88 0048 0093     		str	r3, [sp]
  89 004a F7E7     		b	.L5
  90              	.L10:
 684:USER/system_stm32f4xx.c ****     PWR->CR |= PWR_CR_VOS;
  91              		.loc 1 684 0
  92 004c 194B     		ldr	r3, .L11
  93 004e 1A6C     		ldr	r2, [r3, #64]
ARM GAS  /tmp/ccVvx5Rs.s 			page 18


  94 0050 42F08052 		orr	r2, r2, #268435456
  95 0054 1A64     		str	r2, [r3, #64]
 685:USER/system_stm32f4xx.c **** 
  96              		.loc 1 685 0
  97 0056 1849     		ldr	r1, .L11+4
  98 0058 0A68     		ldr	r2, [r1]
  99 005a 42F44042 		orr	r2, r2, #49152
 100 005e 0A60     		str	r2, [r1]
 688:USER/system_stm32f4xx.c **** 
 101              		.loc 1 688 0
 102 0060 9A68     		ldr	r2, [r3, #8]
 103 0062 9A60     		str	r2, [r3, #8]
 692:USER/system_stm32f4xx.c ****     
 104              		.loc 1 692 0
 105 0064 9A68     		ldr	r2, [r3, #8]
 106 0066 42F40042 		orr	r2, r2, #32768
 107 006a 9A60     		str	r2, [r3, #8]
 695:USER/system_stm32f4xx.c **** #endif /* STM32F40_41xxx || STM32F427_437x || STM32F429_439xx  || STM32F412xG || STM32F446xx || STM
 108              		.loc 1 695 0
 109 006c 9A68     		ldr	r2, [r3, #8]
 110 006e 42F4A052 		orr	r2, r2, #5120
 111 0072 9A60     		str	r2, [r3, #8]
 708:USER/system_stm32f4xx.c ****                    (RCC_PLLCFGR_PLLSRC_HSE) | (PLL_Q << 24);
 112              		.loc 1 708 0
 113 0074 114A     		ldr	r2, .L11+8
 114 0076 5A60     		str	r2, [r3, #4]
 719:USER/system_stm32f4xx.c **** 
 115              		.loc 1 719 0
 116 0078 1A68     		ldr	r2, [r3]
 117 007a 42F08072 		orr	r2, r2, #16777216
 118 007e 1A60     		str	r2, [r3]
 119              	.L7:
 722:USER/system_stm32f4xx.c ****     {
 120              		.loc 1 722 0 discriminator 1
 121 0080 0C4B     		ldr	r3, .L11
 122 0082 1B68     		ldr	r3, [r3]
 123 0084 13F0007F 		tst	r3, #33554432
 124 0088 FAD0     		beq	.L7
 742:USER/system_stm32f4xx.c **** #endif /* STM32F40_41xxx  || STM32F412xG */
 125              		.loc 1 742 0
 126 008a 40F20572 		movw	r2, #1797
 127 008e 0C4B     		ldr	r3, .L11+12
 128 0090 1A60     		str	r2, [r3]
 756:USER/system_stm32f4xx.c ****     RCC->CFGR |= RCC_CFGR_SW_PLL;
 129              		.loc 1 756 0
 130 0092 A3F58063 		sub	r3, r3, #1024
 131 0096 9A68     		ldr	r2, [r3, #8]
 132 0098 22F00302 		bic	r2, r2, #3
 133 009c 9A60     		str	r2, [r3, #8]
 757:USER/system_stm32f4xx.c **** 
 134              		.loc 1 757 0
 135 009e 9A68     		ldr	r2, [r3, #8]
 136 00a0 42F00202 		orr	r2, r2, #2
 137 00a4 9A60     		str	r2, [r3, #8]
 138              	.L8:
 760:USER/system_stm32f4xx.c ****     {
 139              		.loc 1 760 0 discriminator 1
ARM GAS  /tmp/ccVvx5Rs.s 			page 19


 140 00a6 034B     		ldr	r3, .L11
 141 00a8 9B68     		ldr	r3, [r3, #8]
 142 00aa 03F00C03 		and	r3, r3, #12
 143 00ae 082B     		cmp	r3, #8
 144 00b0 F9D1     		bne	.L8
 145 00b2 C6E7     		b	.L1
 146              	.L12:
 147              		.align	2
 148              	.L11:
 149 00b4 00380240 		.word	1073887232
 150 00b8 00700040 		.word	1073770496
 151 00bc 08544007 		.word	121656328
 152 00c0 003C0240 		.word	1073888256
 153              		.cfi_endproc
 154              	.LFE125:
 156              		.section	.text.SystemInit,"ax",%progbits
 157              		.align	1
 158              		.global	SystemInit
 159              		.syntax unified
 160              		.thumb
 161              		.thumb_func
 162              		.fpu fpv4-sp-d16
 164              	SystemInit:
 165              	.LFB123:
 484:USER/system_stm32f4xx.c ****   /* FPU settings ------------------------------------------------------------*/
 166              		.loc 1 484 0
 167              		.cfi_startproc
 168              		@ args = 0, pretend = 0, frame = 0
 169              		@ frame_needed = 0, uses_anonymous_args = 0
 170 0000 10B5     		push	{r4, lr}
 171              	.LCFI3:
 172              		.cfi_def_cfa_offset 8
 173              		.cfi_offset 4, -8
 174              		.cfi_offset 14, -4
 487:USER/system_stm32f4xx.c ****   #endif
 175              		.loc 1 487 0
 176 0002 104C     		ldr	r4, .L15
 177 0004 D4F88830 		ldr	r3, [r4, #136]
 178 0008 43F47003 		orr	r3, r3, #15728640
 179 000c C4F88830 		str	r3, [r4, #136]
 491:USER/system_stm32f4xx.c **** 
 180              		.loc 1 491 0
 181 0010 0D4B     		ldr	r3, .L15+4
 182 0012 1A68     		ldr	r2, [r3]
 183 0014 42F00102 		orr	r2, r2, #1
 184 0018 1A60     		str	r2, [r3]
 494:USER/system_stm32f4xx.c **** 
 185              		.loc 1 494 0
 186 001a 0021     		movs	r1, #0
 187 001c 9960     		str	r1, [r3, #8]
 497:USER/system_stm32f4xx.c **** 
 188              		.loc 1 497 0
 189 001e 1A68     		ldr	r2, [r3]
 190 0020 22F08472 		bic	r2, r2, #17301504
 191 0024 22F48032 		bic	r2, r2, #65536
 192 0028 1A60     		str	r2, [r3]
 500:USER/system_stm32f4xx.c **** 
ARM GAS  /tmp/ccVvx5Rs.s 			page 20


 193              		.loc 1 500 0
 194 002a 084A     		ldr	r2, .L15+8
 195 002c 5A60     		str	r2, [r3, #4]
 503:USER/system_stm32f4xx.c **** 
 196              		.loc 1 503 0
 197 002e 1A68     		ldr	r2, [r3]
 198 0030 22F48022 		bic	r2, r2, #262144
 199 0034 1A60     		str	r2, [r3]
 506:USER/system_stm32f4xx.c **** 
 200              		.loc 1 506 0
 201 0036 D960     		str	r1, [r3, #12]
 514:USER/system_stm32f4xx.c **** 
 202              		.loc 1 514 0
 203 0038 FFF7FEFF 		bl	SetSysClock
 204              	.LVL0:
 520:USER/system_stm32f4xx.c **** #endif
 205              		.loc 1 520 0
 206 003c 4FF00063 		mov	r3, #134217728
 207 0040 A360     		str	r3, [r4, #8]
 208 0042 10BD     		pop	{r4, pc}
 209              	.L16:
 210              		.align	2
 211              	.L15:
 212 0044 00ED00E0 		.word	-536810240
 213 0048 00380240 		.word	1073887232
 214 004c 10300024 		.word	603992080
 215              		.cfi_endproc
 216              	.LFE123:
 218              		.section	.text.SystemCoreClockUpdate,"ax",%progbits
 219              		.align	1
 220              		.global	SystemCoreClockUpdate
 221              		.syntax unified
 222              		.thumb
 223              		.thumb_func
 224              		.fpu fpv4-sp-d16
 226              	SystemCoreClockUpdate:
 227              	.LFB124:
 561:USER/system_stm32f4xx.c ****   uint32_t tmp = 0, pllvco = 0, pllp = 2, pllsource = 0, pllm = 2;
 228              		.loc 1 561 0
 229              		.cfi_startproc
 230              		@ args = 0, pretend = 0, frame = 0
 231              		@ frame_needed = 0, uses_anonymous_args = 0
 232              		@ link register save eliminated.
 233              	.LVL1:
 567:USER/system_stm32f4xx.c **** 
 234              		.loc 1 567 0
 235 0000 224B     		ldr	r3, .L27
 236 0002 9B68     		ldr	r3, [r3, #8]
 237 0004 03F00C03 		and	r3, r3, #12
 238              	.LVL2:
 569:USER/system_stm32f4xx.c ****   {
 239              		.loc 1 569 0
 240 0008 042B     		cmp	r3, #4
 241 000a 15D0     		beq	.L19
 242 000c 082B     		cmp	r3, #8
 243 000e 17D0     		beq	.L20
 244 0010 1BB1     		cbz	r3, .L26
ARM GAS  /tmp/ccVvx5Rs.s 			page 21


 636:USER/system_stm32f4xx.c ****       break;
 245              		.loc 1 636 0
 246 0012 1F4A     		ldr	r2, .L27+4
 247 0014 1F4B     		ldr	r3, .L27+8
 248              	.LVL3:
 249 0016 1A60     		str	r2, [r3]
 637:USER/system_stm32f4xx.c ****   }
 250              		.loc 1 637 0
 251 0018 02E0     		b	.L22
 252              	.LVL4:
 253              	.L26:
 572:USER/system_stm32f4xx.c ****       break;
 254              		.loc 1 572 0
 255 001a 1D4A     		ldr	r2, .L27+4
 256 001c 1D4B     		ldr	r3, .L27+8
 257              	.LVL5:
 258 001e 1A60     		str	r2, [r3]
 259              	.LVL6:
 260              	.L22:
 641:USER/system_stm32f4xx.c ****   /* HCLK frequency */
 261              		.loc 1 641 0
 262 0020 1A4B     		ldr	r3, .L27
 263 0022 9B68     		ldr	r3, [r3, #8]
 264 0024 C3F30313 		ubfx	r3, r3, #4, #4
 265 0028 1B4A     		ldr	r2, .L27+12
 266 002a D35C     		ldrb	r3, [r2, r3]	@ zero_extendqisi2
 267 002c DAB2     		uxtb	r2, r3
 268              	.LVL7:
 643:USER/system_stm32f4xx.c **** }
 269              		.loc 1 643 0
 270 002e 1949     		ldr	r1, .L27+8
 271 0030 0B68     		ldr	r3, [r1]
 272 0032 D340     		lsrs	r3, r3, r2
 273 0034 0B60     		str	r3, [r1]
 274 0036 7047     		bx	lr
 275              	.LVL8:
 276              	.L19:
 575:USER/system_stm32f4xx.c ****       break;
 277              		.loc 1 575 0
 278 0038 184A     		ldr	r2, .L27+16
 279 003a 164B     		ldr	r3, .L27+8
 280              	.LVL9:
 281 003c 1A60     		str	r2, [r3]
 576:USER/system_stm32f4xx.c ****     case 0x08:  /* PLL P used as system clock source */
 282              		.loc 1 576 0
 283 003e EFE7     		b	.L22
 284              	.LVL10:
 285              	.L20:
 581:USER/system_stm32f4xx.c ****       pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 286              		.loc 1 581 0
 287 0040 124B     		ldr	r3, .L27
 288              	.LVL11:
 289 0042 5A68     		ldr	r2, [r3, #4]
 290              	.LVL12:
 582:USER/system_stm32f4xx.c ****       
 291              		.loc 1 582 0
 292 0044 5B68     		ldr	r3, [r3, #4]
ARM GAS  /tmp/ccVvx5Rs.s 			page 22


 293 0046 03F03F03 		and	r3, r3, #63
 294              	.LVL13:
 585:USER/system_stm32f4xx.c ****       {
 295              		.loc 1 585 0
 296 004a 12F4800F 		tst	r2, #4194304
 297 004e 13D0     		beq	.L23
 588:USER/system_stm32f4xx.c ****       }
 298              		.loc 1 588 0
 299 0050 124A     		ldr	r2, .L27+16
 300              	.LVL14:
 301 0052 B2FBF3F2 		udiv	r2, r2, r3
 302 0056 0D4B     		ldr	r3, .L27
 303              	.LVL15:
 304 0058 5B68     		ldr	r3, [r3, #4]
 305 005a C3F38813 		ubfx	r3, r3, #6, #9
 306 005e 03FB02F3 		mul	r3, r3, r2
 307              	.LVL16:
 308              	.L24:
 610:USER/system_stm32f4xx.c ****       SystemCoreClock = pllvco/pllp;      
 309              		.loc 1 610 0
 310 0062 0A4A     		ldr	r2, .L27
 311 0064 5268     		ldr	r2, [r2, #4]
 312 0066 C2F30142 		ubfx	r2, r2, #16, #2
 313 006a 0132     		adds	r2, r2, #1
 314 006c 5200     		lsls	r2, r2, #1
 315              	.LVL17:
 611:USER/system_stm32f4xx.c ****       break;
 316              		.loc 1 611 0
 317 006e B3FBF2F3 		udiv	r3, r3, r2
 318              	.LVL18:
 319 0072 084A     		ldr	r2, .L27+8
 320              	.LVL19:
 321 0074 1360     		str	r3, [r2]
 612:USER/system_stm32f4xx.c **** #if defined(STM32F412xG) || defined(STM32F413_423xx) || defined(STM32F446xx)      
 322              		.loc 1 612 0
 323 0076 D3E7     		b	.L22
 324              	.LVL20:
 325              	.L23:
 593:USER/system_stm32f4xx.c ****       }
 326              		.loc 1 593 0
 327 0078 054A     		ldr	r2, .L27+4
 328              	.LVL21:
 329 007a B2FBF3F2 		udiv	r2, r2, r3
 330 007e 034B     		ldr	r3, .L27
 331              	.LVL22:
 332 0080 5B68     		ldr	r3, [r3, #4]
 333 0082 C3F38813 		ubfx	r3, r3, #6, #9
 334 0086 03FB02F3 		mul	r3, r3, r2
 335              	.LVL23:
 336 008a EAE7     		b	.L24
 337              	.L28:
 338              		.align	2
 339              	.L27:
 340 008c 00380240 		.word	1073887232
 341 0090 0024F400 		.word	16000000
 342 0094 00000000 		.word	.LANCHOR0
 343 0098 00000000 		.word	.LANCHOR1
ARM GAS  /tmp/ccVvx5Rs.s 			page 23


 344 009c 00127A00 		.word	8000000
 345              		.cfi_endproc
 346              	.LFE124:
 348              		.global	AHBPrescTable
 349              		.global	SystemCoreClock
 350              		.section	.data.AHBPrescTable,"aw",%progbits
 351              		.align	2
 352              		.set	.LANCHOR1,. + 0
 355              	AHBPrescTable:
 356 0000 00       		.byte	0
 357 0001 00       		.byte	0
 358 0002 00       		.byte	0
 359 0003 00       		.byte	0
 360 0004 00       		.byte	0
 361 0005 00       		.byte	0
 362 0006 00       		.byte	0
 363 0007 00       		.byte	0
 364 0008 01       		.byte	1
 365 0009 02       		.byte	2
 366 000a 03       		.byte	3
 367 000b 04       		.byte	4
 368 000c 06       		.byte	6
 369 000d 07       		.byte	7
 370 000e 08       		.byte	8
 371 000f 09       		.byte	9
 372              		.section	.data.SystemCoreClock,"aw",%progbits
 373              		.align	2
 374              		.set	.LANCHOR0,. + 0
 377              	SystemCoreClock:
 378 0000 007A030A 		.word	168000000
 379              		.text
 380              	.Letext0:
 381              		.file 2 "/usr/include/newlib/machine/_default_types.h"
 382              		.file 3 "/usr/include/newlib/sys/_stdint.h"
 383              		.file 4 "F4_CORE/core_cm4.h"
 384              		.file 5 "USER/system_stm32f4xx.h"
 385              		.file 6 "USER/stm32f4xx.h"
ARM GAS  /tmp/ccVvx5Rs.s 			page 24


DEFINED SYMBOLS
                            *ABS*:0000000000000000 system_stm32f4xx.c
     /tmp/ccVvx5Rs.s:18     .text.SetSysClock:0000000000000000 $t
     /tmp/ccVvx5Rs.s:24     .text.SetSysClock:0000000000000000 SetSysClock
     /tmp/ccVvx5Rs.s:149    .text.SetSysClock:00000000000000b4 $d
     /tmp/ccVvx5Rs.s:157    .text.SystemInit:0000000000000000 $t
     /tmp/ccVvx5Rs.s:164    .text.SystemInit:0000000000000000 SystemInit
     /tmp/ccVvx5Rs.s:212    .text.SystemInit:0000000000000044 $d
     /tmp/ccVvx5Rs.s:219    .text.SystemCoreClockUpdate:0000000000000000 $t
     /tmp/ccVvx5Rs.s:226    .text.SystemCoreClockUpdate:0000000000000000 SystemCoreClockUpdate
     /tmp/ccVvx5Rs.s:340    .text.SystemCoreClockUpdate:000000000000008c $d
     /tmp/ccVvx5Rs.s:355    .data.AHBPrescTable:0000000000000000 AHBPrescTable
     /tmp/ccVvx5Rs.s:377    .data.SystemCoreClock:0000000000000000 SystemCoreClock
     /tmp/ccVvx5Rs.s:351    .data.AHBPrescTable:0000000000000000 $d
     /tmp/ccVvx5Rs.s:373    .data.SystemCoreClock:0000000000000000 $d
                     .debug_frame:0000000000000010 $d

NO UNDEFINED SYMBOLS
