//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0 // -- Begin function triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0
.global .align 1 .b8 _$_str[11] = {95, 95, 67, 85, 68, 65, 95, 70, 84, 90};
.global .align 1 .b8 _$_str_$_2[17] = {95, 95, 67, 85, 68, 65, 95, 80, 82, 69, 67, 95, 83, 81, 82, 84};
                                        // @triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0
.visible .entry triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0(
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_0,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_1,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_2,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_3,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_4,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_5,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_6,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_7,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_8,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_9,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_10,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_11,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_12,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_13,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_14,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_15,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_16,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_17,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_18,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_19,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_20,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_21,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_22,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_23,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_24,
	.param .u64 .ptr .global .align 1 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_25,
	.param .u32 triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_26
)
.reqntid 128, 1, 1
{
	.reg .pred 	%p<29>;
	.reg .b16 	%rs<2>;
	.reg .b32 	%r<58>;
	.reg .f32 	%f<64>;
	.reg .b64 	%rd<56>;
	.loc	1 19 0                          // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:19:0
$L__func_begin0:
	.loc	1 19 0                          // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:19:0

// %bb.0:                               // %__nv_sqrtf.exit
	ld.param.u64 	%rd27, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_0];
	ld.param.u64 	%rd28, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_1];
$L__tmp0:
	.loc	1 21 28                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:21:28
	// begin inline asm
	mov.u32 %r1, %ctaid.x;
	// end inline asm
	.loc	1 21 33                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:21:33
	shl.b32 	%r45, %r1, 7;
	ld.param.u64 	%rd29, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_2];
	ld.param.u64 	%rd30, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_3];
	.loc	1 22 36                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:22:36
	mov.u32 	%r46, %tid.x;
	and.b32  	%r47, %r46, 127;
	ld.param.u64 	%rd31, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_4];
	.loc	1 22 23                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:22:23
	or.b32  	%r48, %r45, %r47;
	ld.param.u64 	%rd32, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_5];
	.loc	1 23 21                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:23:21
	setp.lt.s32 	%p1, %r48, 256;
	ld.param.u64 	%rd33, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_6];
	.loc	1 25 21                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:25:21
	bfe.s32 	%r49, %r1, 24, 1;
	shr.u32 	%r50, %r49, 28;
	add.s32 	%r51, %r48, %r50;
	shr.s32 	%r52, %r51, 4;
	ld.param.u64 	%rd34, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_7];
	.loc	1 25 27                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:25:27
	shr.u32 	%r53, %r52, 30;
	add.s32 	%r54, %r52, %r53;
	and.b32  	%r55, %r54, -4;
	sub.s32 	%r56, %r52, %r55;
	ld.param.u64 	%rd35, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_8];
	.loc	1 26 30                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:26:30
	cvt.s64.s32 	%rd36, %r48;
	ld.param.u64 	%rd37, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_9];
	mul.wide.s32 	%rd38, %r48, 4;
	add.s64 	%rd1, %rd28, %rd38;
	ld.param.u64 	%rd39, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_10];
	.loc	1 26 35                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:26:35
	// begin inline asm
	mov.u32 %r2, 0x0;
	@%p1 ld.global.b32 { %r2 }, [ %rd1 + 0 ];
	// end inline asm
	ld.param.u64 	%rd40, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_11];
	mov.b32 	%f3, %r2;
	ld.param.u64 	%rd41, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_12];
	ld.param.u64 	%rd42, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_13];
	.loc	1 27 30                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:27:30
	mul.wide.s32 	%rd43, %r56, 4;
	add.s64 	%rd2, %rd29, %rd43;
	ld.param.u64 	%rd44, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_14];
	.loc	1 27 35                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:27:35
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r3 }, [ %rd2 + 0 ];
	// end inline asm
	ld.param.u64 	%rd45, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_15];
	mov.b32 	%f4, %r3;
	ld.param.u64 	%rd46, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_16];
	.loc	1 28 30                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:28:30
	add.s64 	%rd3, %rd30, %rd43;
	ld.param.u64 	%rd47, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_17];
	.loc	1 28 35                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:28:35
	// begin inline asm
	mov.u32 %r4, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r4 }, [ %rd3 + 0 ];
	// end inline asm
	ld.param.u64 	%rd48, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_18];
	mov.b32 	%f5, %r4;
	ld.param.u64 	%rd49, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_19];
	.loc	1 29 31                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:29:31
	add.s64 	%rd4, %rd31, %rd43;
	ld.param.u64 	%rd50, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_20];
	.loc	1 29 36                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:29:36
	// begin inline asm
	mov.u32 %r5, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r5 }, [ %rd4 + 0 ];
	// end inline asm
	ld.param.u64 	%rd51, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_21];
	mov.b32 	%f6, %r5;
	ld.param.u64 	%rd52, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_22];
	.loc	1 30 31                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:30:31
	add.s64 	%rd5, %rd32, %rd43;
	ld.param.u64 	%rd53, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_23];
	.loc	1 30 36                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:30:36
	// begin inline asm
	mov.u32 %r6, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r6 }, [ %rd5 + 0 ];
	// end inline asm
	ld.param.u64 	%rd54, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_24];
	mov.b32 	%f7, %r6;
	ld.param.u64 	%rd55, [triton_poi_fused__native_batch_norm_legit_no_training_add_mul_relu_sigmoid_threshold_backward_0_param_25];
	.loc	1 31 31                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:31:31
	add.s64 	%rd6, %rd33, %rd38;
	.loc	1 31 36                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:31:36
	// begin inline asm
	mov.u32 %r7, 0x0;
	@%p1 ld.global.b32 { %r7 }, [ %rd6 + 0 ];
	// end inline asm
	mov.b32 	%f8, %r7;
	.loc	1 32 31                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:32:31
	add.s64 	%rd7, %rd34, %rd43;
	.loc	1 32 36                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:32:36
	// begin inline asm
	mov.u32 %r8, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r8 }, [ %rd7 + 0 ];
	// end inline asm
	mov.b32 	%f9, %r8;
	.loc	1 33 31                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:33:31
	add.s64 	%rd8, %rd35, %rd43;
	.loc	1 33 36                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:33:36
	// begin inline asm
	mov.u32 %r9, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r9 }, [ %rd8 + 0 ];
	// end inline asm
	mov.b32 	%f10, %r9;
	.loc	1 34 31                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:34:31
	add.s64 	%rd9, %rd37, %rd43;
	.loc	1 34 36                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:34:36
	// begin inline asm
	mov.u32 %r10, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r10 }, [ %rd9 + 0 ];
	// end inline asm
	mov.b32 	%f11, %r10;
	.loc	1 35 31                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:35:31
	add.s64 	%rd10, %rd39, %rd43;
	.loc	1 35 36                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:35:36
	// begin inline asm
	mov.u32 %r11, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r11 }, [ %rd10 + 0 ];
	// end inline asm
	mov.b32 	%f12, %r11;
	.loc	1 36 32                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:36:32
	add.s64 	%rd11, %rd40, %rd38;
	.loc	1 36 37                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:36:37
	// begin inline asm
	mov.u32 %r12, 0x0;
	@%p1 ld.global.b32 { %r12 }, [ %rd11 + 0 ];
	// end inline asm
	.loc	1 37 32                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:37:32
	add.s64 	%rd12, %rd41, %rd43;
	.loc	1 37 37                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:37:37
	// begin inline asm
	mov.u32 %r13, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r13 }, [ %rd12 + 0 ];
	// end inline asm
	.loc	1 38 32                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:38:32
	add.s64 	%rd13, %rd42, %rd43;
	.loc	1 38 37                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:38:37
	// begin inline asm
	mov.u32 %r14, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r14 }, [ %rd13 + 0 ];
	// end inline asm
	mov.b32 	%f13, %r14;
	.loc	1 39 32                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:39:32
	add.s64 	%rd14, %rd44, %rd43;
	.loc	1 39 37                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:39:37
	// begin inline asm
	mov.u32 %r15, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r15 }, [ %rd14 + 0 ];
	// end inline asm
	.loc	1 40 32                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:40:32
	add.s64 	%rd15, %rd45, %rd43;
	.loc	1 40 37                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:40:37
	// begin inline asm
	mov.u32 %r16, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r16 }, [ %rd15 + 0 ];
	// end inline asm
	.loc	1 41 32                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:41:32
	add.s64 	%rd16, %rd46, %rd43;
	.loc	1 41 37                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:41:37
	// begin inline asm
	mov.u32 %r17, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r17 }, [ %rd16 + 0 ];
	// end inline asm
	.loc	1 42 32                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:42:32
	add.s64 	%rd17, %rd47, %rd43;
	.loc	1 42 37                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:42:37
	// begin inline asm
	mov.u32 %r18, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r18 }, [ %rd17 + 0 ];
	// end inline asm
	mov.b32 	%f14, %r18;
	.loc	1 43 32                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:43:32
	add.s64 	%rd18, %rd48, %rd43;
	.loc	1 43 37                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:43:37
	// begin inline asm
	mov.u32 %r19, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r19 }, [ %rd18 + 0 ];
	// end inline asm
	.loc	1 44 32                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:44:32
	add.s64 	%rd19, %rd49, %rd38;
	.loc	1 44 37                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:44:37
	// begin inline asm
	mov.u32 %r20, 0x0;
	@%p1 ld.global.b32 { %r20 }, [ %rd19 + 0 ];
	// end inline asm
	.loc	1 45 32                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:45:32
	add.s64 	%rd20, %rd50, %rd43;
	.loc	1 45 37                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:45:37
	// begin inline asm
	mov.u32 %r21, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r21 }, [ %rd20 + 0 ];
	// end inline asm
	.loc	1 46 32                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:46:32
	add.s64 	%rd21, %rd51, %rd43;
	.loc	1 46 37                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:46:37
	// begin inline asm
	mov.u32 %r22, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r22 }, [ %rd21 + 0 ];
	// end inline asm
	mov.b32 	%f15, %r22;
	.loc	1 47 32                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:47:32
	add.s64 	%rd22, %rd52, %rd43;
	.loc	1 47 37                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:47:37
	// begin inline asm
	mov.u32 %r23, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r23 }, [ %rd22 + 0 ];
	// end inline asm
	.loc	1 48 32                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:48:32
	add.s64 	%rd23, %rd53, %rd43;
	.loc	1 48 37                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:48:37
	// begin inline asm
	mov.u32 %r24, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r24 }, [ %rd23 + 0 ];
	// end inline asm
	.loc	1 49 32                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:49:32
	add.s64 	%rd24, %rd54, %rd43;
	.loc	1 49 37                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:49:37
	// begin inline asm
	mov.u32 %r25, 0x0;
	@%p1 ld.global.L1::evict_last.b32 { %r25 }, [ %rd24 + 0 ];
	// end inline asm
	.loc	1 50 18                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:50:18
	sub.f32 	%f16, %f3, %f4;
	.loc	1 52 18                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:52:18
	add.f32 	%f17, %f5, 0f3727C5AC;
	.loc	1 53 26                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:53:26
	sqrt.approx.ftz.f32 	%f18, %f17;
	.loc	1 55 18                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:55:18
	mov.b32 	%r28, %f18;
	mov.b32 	%r27, 1065353216;
	// begin inline asm
	div.full.f32 %r26, %r27, %r28;
	// end inline asm
	mov.b32 	%f19, %r26;
	.loc	1 58 19                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:58:19
	mul.f32 	%f20, %f16, %f19;
	.loc	1 60 20                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:60:20
	fma.rn.f32 	%f21, %f20, %f6, %f7;
	.loc	1 61 20                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:61:20
	sub.f32 	%f22, %f8, %f9;
	.loc	1 62 20                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:62:20
	add.f32 	%f23, %f10, 0f3727C5AC;
	.loc	1 63 27                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:63:27
	sqrt.approx.ftz.f32 	%f24, %f23;
	.loc	1 64 19                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:64:19
	mov.b32 	%r31, %f24;
	// begin inline asm
	div.full.f32 %r29, %r27, %r31;
	// end inline asm
	mov.b32 	%f25, %r29;
	.loc	1 66 20                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:66:20
	mul.f32 	%f26, %f22, %f25;
	.loc	1 68 20                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:68:20
	fma.rn.f32 	%f27, %f26, %f11, %f12;
	.loc	1 69 20                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:69:20
	add.f32 	%f28, %f21, %f27;
	.loc	1 71 20                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:71:20
	add.f32 	%f29, %f13, 0f3727C5AC;
	.loc	1 72 27                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:72:27
	sqrt.approx.ftz.f32 	%f30, %f29;
	.loc	1 73 19                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:73:19
	mov.b32 	%r34, %f30;
	// begin inline asm
	div.full.f32 %r32, %r27, %r34;
	// end inline asm
	mov.b32 	%f31, %r32;
	mov.f32 	%f32, 0f00000000;
$L__tmp1:
	.loc	2 47 30                         // standard.py:47:30
	sub.f32 	%f33, %f32, %f28;
	.loc	2 47 29                         // standard.py:47:29
	mul.f32 	%f2, %f33, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1, %f2;
	// end inline asm
	.loc	2 47 20                         // standard.py:47:20
	add.f32 	%f34, %f1, 0f3F800000;
	.loc	2 47 16                         // standard.py:47:16
	mov.b32 	%r37, %f34;
	// begin inline asm
	div.full.f32 %r35, %r27, %r37;
	// end inline asm
	mov.b32 	%f35, %r35;
$L__tmp2:
	.loc	1 81 20                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:81:20
	add.f32 	%f36, %f14, 0f3727C5AC;
	.loc	1 82 27                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:82:27
	sqrt.approx.ftz.f32 	%f37, %f36;
	.loc	1 83 19                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:83:19
	mov.b32 	%r40, %f37;
	// begin inline asm
	div.full.f32 %r38, %r27, %r40;
	// end inline asm
	mov.b32 	%f38, %r38;
	.loc	1 88 20                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:88:20
	add.f32 	%f39, %f15, 0f3727C5AC;
	.loc	1 89 27                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:89:27
	sqrt.approx.ftz.f32 	%f40, %f39;
	.loc	1 44 37                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:44:37
	mov.b32 	%f41, %r20;
	.loc	1 41 37                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:41:37
	mov.b32 	%f42, %r21;
	xor.b32  	%r57, %r17, -2147483648;
	mov.b32 	%f43, %r57;
	.loc	1 36 37                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:36:37
	mov.b32 	%f44, %r12;
	.loc	1 37 37                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:37:37
	mov.b32 	%f45, %r13;
	.loc	1 70 20                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:70:20
	sub.f32 	%f46, %f44, %f45;
	.loc	1 75 20                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:75:20
	mul.f32 	%f47, %f46, %f31;
	.loc	1 39 37                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:39:37
	mov.b32 	%f48, %r15;
	.loc	1 40 37                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:40:37
	mov.b32 	%f49, %r16;
	.loc	1 77 20                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:77:20
	fma.rn.f32 	%f50, %f47, %f48, %f49;
	.loc	1 43 37                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:43:37
	mov.b32 	%f51, %r23;
	mov.b32 	%f52, %r19;
	.loc	1 49 37                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:49:37
	mov.b32 	%f53, %r24;
	mov.b32 	%f54, %r25;
	.loc	1 90 19                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:90:19
	mov.b32 	%r43, %f40;
	// begin inline asm
	div.full.f32 %r41, %r27, %r43;
	// end inline asm
	mov.b32 	%f55, %r41;
	.loc	1 80 20                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:80:20
	fma.rn.f32 	%f56, %f35, %f50, %f43;
	sub.f32 	%f57, %f41, %f42;
	.loc	1 85 20                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:85:20
	mul.f32 	%f58, %f56, %f38;
	mul.f32 	%f59, %f57, %f55;
	.loc	1 95 20                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:95:20
	fma.rn.f32 	%f60, %f58, %f52, %f54;
	fma.rn.f32 	%f61, %f59, %f51, %f53;
	.loc	1 96 20                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:96:20
	add.f32 	%f62, %f60, %f61;
$L__tmp3:
	.loc	3 118 15                        // triton_helpers.py:118:15
	setp.lt.f32 	%p27, %f62, 0f00000000;
	.loc	3 121 29                        // triton_helpers.py:121:29
	selp.f32 	%f63, 0f00000000, %f62, %p27;
$L__tmp4:
	.loc	1 100 21                        // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:100:21
	setp.le.f32 	%p28, %f63, 0f00000000;
	.loc	1 101 28                        // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:101:28
	add.s64 	%rd25, %rd27, %rd38;
	.loc	1 101 40                        // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:101:40
	mov.b32 	%r44, %f63;
	// begin inline asm
	@%p1 st.global.b32 [ %rd25 + 0 ], { %r44 };
	// end inline asm
	.loc	1 102 25                        // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:102:25
	add.s64 	%rd26, %rd55, %rd36;
	.loc	1 102 37                        // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:102:37
	selp.u16 	%rs1, 1, 0, %p28;
	// begin inline asm
	@%p1 st.global.b8 [ %rd26 + 0 ], { %rs1 };
	// end inline asm
	.loc	1 102 4                         // cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py:102:4
	ret;
$L__tmp5:
$L__func_end0:
                                        // -- End function
}
	.file	1 "inductor_cache/r7/cr76ygrb4ga2pqrhatgrg5v26uu6ggm4inxm3jwuoew7bnu5ebtj.py"
	.file	2 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/triton/language/standard.py"
	.file	3 "/home/sahanp/.conda/envs/parity-bench/lib/python3.12/site-packages/torch/_inductor/runtime/triton_helpers.py"
	.section	.debug_abbrev
	{
.b8 1                                   // Abbreviation Code
.b8 17                                  // DW_TAG_compile_unit
.b8 1                                   // DW_CHILDREN_yes
.b8 37                                  // DW_AT_producer
.b8 8                                   // DW_FORM_string
.b8 19                                  // DW_AT_language
.b8 5                                   // DW_FORM_data2
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 16                                  // DW_AT_stmt_list
.b8 6                                   // DW_FORM_data4
.b8 27                                  // DW_AT_comp_dir
.b8 8                                   // DW_FORM_string
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 2                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 0                                   // DW_CHILDREN_no
.b8 3                                   // DW_AT_name
.b8 8                                   // DW_FORM_string
.b8 32                                  // DW_AT_inline
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 3                                   // Abbreviation Code
.b8 46                                  // DW_TAG_subprogram
.b8 1                                   // DW_CHILDREN_yes
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 4                                   // Abbreviation Code
.b8 29                                  // DW_TAG_inlined_subroutine
.b8 0                                   // DW_CHILDREN_no
.b8 49                                  // DW_AT_abstract_origin
.b8 19                                  // DW_FORM_ref4
.b8 17                                  // DW_AT_low_pc
.b8 1                                   // DW_FORM_addr
.b8 18                                  // DW_AT_high_pc
.b8 1                                   // DW_FORM_addr
.b8 88                                  // DW_AT_call_file
.b8 11                                  // DW_FORM_data1
.b8 89                                  // DW_AT_call_line
.b8 11                                  // DW_FORM_data1
.b8 87                                  // DW_AT_call_column
.b8 11                                  // DW_FORM_data1
.b8 0                                   // EOM(1)
.b8 0                                   // EOM(2)
.b8 0                                   // EOM(3)
	}
	.section	.debug_info
	{
.b32 264                                // Length of Unit
.b8 2                                   // DWARF version number
.b8 0
.b32 .debug_abbrev                      // Offset Into Abbrev. Section
.b8 8                                   // Address Size (in bytes)
.b8 1                                   // Abbrev [1] 0xb:0x101 DW_TAG_compile_unit
.b8 116                                 // DW_AT_producer
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2                                   // DW_AT_language
.b8 0
.b8 99                                  // DW_AT_name
.b8 114
.b8 55
.b8 54
.b8 121
.b8 103
.b8 114
.b8 98
.b8 52
.b8 103
.b8 97
.b8 50
.b8 112
.b8 113
.b8 114
.b8 104
.b8 97
.b8 116
.b8 103
.b8 114
.b8 103
.b8 53
.b8 118
.b8 50
.b8 54
.b8 117
.b8 117
.b8 54
.b8 103
.b8 103
.b8 109
.b8 52
.b8 105
.b8 110
.b8 120
.b8 109
.b8 51
.b8 106
.b8 119
.b8 117
.b8 111
.b8 101
.b8 119
.b8 55
.b8 98
.b8 110
.b8 117
.b8 53
.b8 101
.b8 98
.b8 116
.b8 106
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line                        // DW_AT_stmt_list
.b8 105                                 // DW_AT_comp_dir
.b8 110
.b8 100
.b8 117
.b8 99
.b8 116
.b8 111
.b8 114
.b8 95
.b8 99
.b8 97
.b8 99
.b8 104
.b8 101
.b8 47
.b8 114
.b8 55
.b8 0
.b8 2                                   // Abbrev [2] 0x63:0x62 DW_TAG_subprogram
.b8 116                                 // DW_AT_name
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 95
.b8 112
.b8 111
.b8 105
.b8 95
.b8 102
.b8 117
.b8 115
.b8 101
.b8 100
.b8 95
.b8 95
.b8 110
.b8 97
.b8 116
.b8 105
.b8 118
.b8 101
.b8 95
.b8 98
.b8 97
.b8 116
.b8 99
.b8 104
.b8 95
.b8 110
.b8 111
.b8 114
.b8 109
.b8 95
.b8 108
.b8 101
.b8 103
.b8 105
.b8 116
.b8 95
.b8 110
.b8 111
.b8 95
.b8 116
.b8 114
.b8 97
.b8 105
.b8 110
.b8 105
.b8 110
.b8 103
.b8 95
.b8 97
.b8 100
.b8 100
.b8 95
.b8 109
.b8 117
.b8 108
.b8 95
.b8 114
.b8 101
.b8 108
.b8 117
.b8 95
.b8 115
.b8 105
.b8 103
.b8 109
.b8 111
.b8 105
.b8 100
.b8 95
.b8 116
.b8 104
.b8 114
.b8 101
.b8 115
.b8 104
.b8 111
.b8 108
.b8 100
.b8 95
.b8 98
.b8 97
.b8 99
.b8 107
.b8 119
.b8 97
.b8 114
.b8 100
.b8 95
.b8 48
.b8 0
.b8 1                                   // DW_AT_inline
.b8 3                                   // Abbrev [3] 0xc5:0x46 DW_TAG_subprogram
.b64 $L__func_begin0                    // DW_AT_low_pc
.b64 $L__func_end0                      // DW_AT_high_pc
.b32 99                                 // DW_AT_abstract_origin
.b8 4                                   // Abbrev [4] 0xda:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp1                           // DW_AT_low_pc
.b64 $L__tmp2                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 78                                  // DW_AT_call_line
.b8 23                                  // DW_AT_call_column
.b8 4                                   // Abbrev [4] 0xf2:0x18 DW_TAG_inlined_subroutine
.b32 99                                 // DW_AT_abstract_origin
.b64 $L__tmp3                           // DW_AT_low_pc
.b64 $L__tmp4                           // DW_AT_high_pc
.b8 1                                   // DW_AT_call_file
.b8 98                                  // DW_AT_call_line
.b8 42                                  // DW_AT_call_column
.b8 0                                   // End Of Children Mark
.b8 0                                   // End Of Children Mark
	}
	.section	.debug_macinfo	{	}
