// Seed: 1191562339
module module_0;
  wire id_1;
  module_2(
      id_1, id_1, id_1, id_1, id_1
  );
endmodule
module module_1 (
    output supply1 id_0,
    input supply0 id_1,
    input tri0 id_2,
    input tri0 id_3,
    input tri1 id_4
    , id_8,
    input tri0 id_5,
    output tri id_6
);
  always @(1'h0 or 1 <= 1)
    if (1) id_8 = #id_9 1 < (id_4);
    else id_6 = id_5 - 1;
  module_0();
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  output wire id_1;
  wire id_6 = id_2;
endmodule
