{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607636114146 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607636114161 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 10 15:35:13 2020 " "Processing started: Thu Dec 10 15:35:13 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607636114161 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607636114161 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off test5 -c test5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off test5 -c test5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607636114161 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1607636115707 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1607636115707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test5.v 4 4 " "Found 4 design units, including 4 entities, in source file test5.v" { { "Info" "ISGN_ENTITY_NAME" "1 test5 " "Found entity 1: test5" {  } { { "test5.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test5/test5.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607636131681 ""} { "Info" "ISGN_ENTITY_NAME" "2 clock_converter " "Found entity 2: clock_converter" {  } { { "test5.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test5/test5.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607636131681 ""} { "Info" "ISGN_ENTITY_NAME" "3 clock_converter_fast " "Found entity 3: clock_converter_fast" {  } { { "test5.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test5/test5.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607636131681 ""} { "Info" "ISGN_ENTITY_NAME" "4 flipflop " "Found entity 4: flipflop" {  } { { "test5.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test5/test5.v" 91 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607636131681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1607636131681 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test5.v(14) " "Verilog HDL Instantiation warning at test5.v(14): instance has no name" {  } { { "test5.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test5/test5.v" 14 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607636131683 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test5.v(15) " "Verilog HDL Instantiation warning at test5.v(15): instance has no name" {  } { { "test5.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test5/test5.v" 15 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607636131683 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "test5.v(26) " "Verilog HDL Instantiation warning at test5.v(26): instance has no name" {  } { { "test5.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test5/test5.v" 26 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Analysis & Synthesis" 0 -1 1607636131683 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "test5 " "Elaborating entity \"test5\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1607636131774 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_converter clock_converter:comb_3 " "Elaborating entity \"clock_converter\" for hierarchy \"clock_converter:comb_3\"" {  } { { "test5.v" "comb_3" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test5/test5.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607636131789 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 test5.v(50) " "Verilog HDL assignment warning at test5.v(50): truncated value with size 32 to match size of target (28)" {  } { { "test5.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test5/test5.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607636131790 "|test5|clock_converter:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clock_converter_fast clock_converter_fast:comb_4 " "Elaborating entity \"clock_converter_fast\" for hierarchy \"clock_converter_fast:comb_4\"" {  } { { "test5.v" "comb_4" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test5/test5.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607636131803 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 28 test5.v(75) " "Verilog HDL assignment warning at test5.v(75): truncated value with size 32 to match size of target (28)" {  } { { "test5.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test5/test5.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1607636131804 "|test5|clock_converter_fast:comb_4"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "flipflop flipflop:comb_6 " "Elaborating entity \"flipflop\" for hierarchy \"flipflop:comb_6\"" {  } { { "test5.v" "comb_6" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test5/test5.v" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607636131818 ""}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "test5.v(97) " "Verilog HDL warning at test5.v(97): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "test5.v" "" { Text "C:/Users/Ngoc Pham/OneDrive/Documents/Github/ECE2220/test5/test5.v" 97 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1607636131818 "|test5|flipflop:comb_6"}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1607636132572 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1607636132991 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1607636132991 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "80 " "Implemented 80 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1607636133054 ""} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Implemented 5 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1607636133054 ""} { "Info" "ICUT_CUT_TM_LCELLS" "71 " "Implemented 71 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1607636133054 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1607636133054 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 7 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4813 " "Peak virtual memory: 4813 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607636133080 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 10 15:35:33 2020 " "Processing ended: Thu Dec 10 15:35:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607636133080 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:20 " "Elapsed time: 00:00:20" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607636133080 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:32 " "Total CPU time (on all processors): 00:00:32" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607636133080 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1607636133080 ""}
