Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Mon Dec 10 14:48:48 2018
| Host         : LAPTOP-MCELIKGK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file topLevelVGA_timing_summary_routed.rpt -rpx topLevelVGA_timing_summary_routed.rpx -warn_on_violation
| Design       : topLevelVGA
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.033        0.000                      0                  222        0.170        0.000                      0                  222        3.000        0.000                       0                   119  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk100                {0.000 5.000}      10.000          100.000         
  clk25_clk_wiz_0     {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100                                                                                                                                                                  3.000        0.000                       0                     1  
  clk25_clk_wiz_0          34.033        0.000                      0                  222        0.170        0.000                      0                  222       19.500        0.000                       0                   115  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100
  To Clock:  clk100

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_divider/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_divider/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_divider/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  clk_divider/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk25_clk_wiz_0
  To Clock:  clk25_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.033ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.170ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.033ns  (required time - arrival time)
  Source:                 vga_controller/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/blueOut_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.686ns  (logic 1.430ns (25.148%)  route 4.256ns (74.852%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         1.615    -0.897    vga_controller/CLK
    SLICE_X5Y66          FDRE                                         r  vga_controller/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.419    -0.478 f  vga_controller/vcount_reg[2]/Q
                         net (fo=8, routed)           0.901     0.423    vga_controller/vcount_reg__0[2]
    SLICE_X4Y66          LUT5 (Prop_lut5_I2_O)        0.327     0.750 f  vga_controller/nextY[9]_i_3/O
                         net (fo=11, routed)          0.906     1.656    vga_controller/nextY[9]_i_3_n_0
    SLICE_X4Y65          LUT5 (Prop_lut5_I2_O)        0.358     2.014 f  vga_controller/greenOut[3]_i_3/O
                         net (fo=2, routed)           0.598     2.612    vga_controller/greenOut[3]_i_3_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.326     2.938 r  vga_controller/blueOut[3]_i_1/O
                         net (fo=4, routed)           1.852     4.789    vga_controller/blueOut[3]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  vga_controller/blueOut_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         1.512    38.517    vga_controller/CLK
    SLICE_X0Y33          FDRE                                         r  vga_controller/blueOut_reg[3]_lopt_replica_3/C
                         clock pessimism              0.484    39.000    
                         clock uncertainty           -0.098    38.903    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.081    38.822    vga_controller/blueOut_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.822    
                         arrival time                          -4.789    
  -------------------------------------------------------------------
                         slack                                 34.033    

Slack (MET) :             34.089ns  (required time - arrival time)
  Source:                 vga_controller/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/blueOut_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.643ns  (logic 1.430ns (25.342%)  route 4.213ns (74.658%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.484ns = ( 38.516 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         1.615    -0.897    vga_controller/CLK
    SLICE_X5Y66          FDRE                                         r  vga_controller/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.419    -0.478 f  vga_controller/vcount_reg[2]/Q
                         net (fo=8, routed)           0.901     0.423    vga_controller/vcount_reg__0[2]
    SLICE_X4Y66          LUT5 (Prop_lut5_I2_O)        0.327     0.750 f  vga_controller/nextY[9]_i_3/O
                         net (fo=11, routed)          0.906     1.656    vga_controller/nextY[9]_i_3_n_0
    SLICE_X4Y65          LUT5 (Prop_lut5_I2_O)        0.358     2.014 f  vga_controller/greenOut[3]_i_3/O
                         net (fo=2, routed)           0.598     2.612    vga_controller/greenOut[3]_i_3_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.326     2.938 r  vga_controller/blueOut[3]_i_1/O
                         net (fo=4, routed)           1.808     4.746    vga_controller/blueOut[3]_i_1_n_0
    SLICE_X0Y32          FDRE                                         r  vga_controller/blueOut_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         1.511    38.516    vga_controller/CLK
    SLICE_X0Y32          FDRE                                         r  vga_controller/blueOut_reg[3]_lopt_replica/C
                         clock pessimism              0.484    38.999    
                         clock uncertainty           -0.098    38.902    
    SLICE_X0Y32          FDRE (Setup_fdre_C_D)       -0.067    38.835    vga_controller/blueOut_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.835    
                         arrival time                          -4.746    
  -------------------------------------------------------------------
                         slack                                 34.089    

Slack (MET) :             34.230ns  (required time - arrival time)
  Source:                 vga_controller/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/blueOut_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.503ns  (logic 1.430ns (25.987%)  route 4.073ns (74.013%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.483ns = ( 38.517 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         1.615    -0.897    vga_controller/CLK
    SLICE_X5Y66          FDRE                                         r  vga_controller/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.419    -0.478 f  vga_controller/vcount_reg[2]/Q
                         net (fo=8, routed)           0.901     0.423    vga_controller/vcount_reg__0[2]
    SLICE_X4Y66          LUT5 (Prop_lut5_I2_O)        0.327     0.750 f  vga_controller/nextY[9]_i_3/O
                         net (fo=11, routed)          0.906     1.656    vga_controller/nextY[9]_i_3_n_0
    SLICE_X4Y65          LUT5 (Prop_lut5_I2_O)        0.358     2.014 f  vga_controller/greenOut[3]_i_3/O
                         net (fo=2, routed)           0.598     2.612    vga_controller/greenOut[3]_i_3_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.326     2.938 r  vga_controller/blueOut[3]_i_1/O
                         net (fo=4, routed)           1.668     4.606    vga_controller/blueOut[3]_i_1_n_0
    SLICE_X0Y33          FDRE                                         r  vga_controller/blueOut_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         1.512    38.517    vga_controller/CLK
    SLICE_X0Y33          FDRE                                         r  vga_controller/blueOut_reg[3]_lopt_replica_2/C
                         clock pessimism              0.484    39.000    
                         clock uncertainty           -0.098    38.903    
    SLICE_X0Y33          FDRE (Setup_fdre_C_D)       -0.067    38.836    vga_controller/blueOut_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.836    
                         arrival time                          -4.606    
  -------------------------------------------------------------------
                         slack                                 34.230    

Slack (MET) :             34.354ns  (required time - arrival time)
  Source:                 square_sprite/yCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            square_sprite/blue_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.539ns  (logic 2.028ns (36.615%)  route 3.511ns (63.385%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         1.619    -0.893    square_sprite/clk25
    SLICE_X1Y65          FDRE                                         r  square_sprite/yCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.437 f  square_sprite/yCounter_reg[4]/Q
                         net (fo=11, routed)          1.126     0.689    square_sprite/yCounter_reg__0[4]
    SLICE_X2Y67          LUT5 (Prop_lut5_I4_O)        0.146     0.835 r  square_sprite/blue1_carry_i_9/O
                         net (fo=3, routed)           0.653     1.488    square_sprite/blue1_carry_i_9_n_0
    SLICE_X3Y67          LUT3 (Prop_lut3_I1_O)        0.354     1.842 r  square_sprite/blue1_carry__0_i_3/O
                         net (fo=2, routed)           0.766     2.608    square_sprite/blue1_carry__0_i_3_n_0
    SLICE_X2Y66          LUT5 (Prop_lut5_I3_O)        0.352     2.960 r  square_sprite/blue1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     2.960    square_sprite/blue1_carry__0_i_1_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     3.313 f  square_sprite/blue1_carry__0/CO[0]
                         net (fo=2, routed)           0.966     4.279    square_sprite/blue1
    SLICE_X4Y64          LUT4 (Prop_lut4_I1_O)        0.367     4.646 r  square_sprite/blue[3]_i_1/O
                         net (fo=1, routed)           0.000     4.646    square_sprite/blue[3]_i_1_n_0
    SLICE_X4Y64          FDRE                                         r  square_sprite/blue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         1.502    38.506    square_sprite/clk25
    SLICE_X4Y64          FDRE                                         r  square_sprite/blue_reg[3]/C
                         clock pessimism              0.562    39.068    
                         clock uncertainty           -0.098    38.971    
    SLICE_X4Y64          FDRE (Setup_fdre_C_D)        0.029    39.000    square_sprite/blue_reg[3]
  -------------------------------------------------------------------
                         required time                         39.000    
                         arrival time                          -4.646    
  -------------------------------------------------------------------
                         slack                                 34.354    

Slack (MET) :             34.372ns  (required time - arrival time)
  Source:                 square_sprite/yCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            square_sprite/green_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.567ns  (logic 2.056ns (36.934%)  route 3.511ns (63.066%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.494ns = ( 38.506 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.893ns
    Clock Pessimism Removal (CPR):    0.562ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         1.619    -0.893    square_sprite/clk25
    SLICE_X1Y65          FDRE                                         r  square_sprite/yCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y65          FDRE (Prop_fdre_C_Q)         0.456    -0.437 f  square_sprite/yCounter_reg[4]/Q
                         net (fo=11, routed)          1.126     0.689    square_sprite/yCounter_reg__0[4]
    SLICE_X2Y67          LUT5 (Prop_lut5_I4_O)        0.146     0.835 r  square_sprite/blue1_carry_i_9/O
                         net (fo=3, routed)           0.653     1.488    square_sprite/blue1_carry_i_9_n_0
    SLICE_X3Y67          LUT3 (Prop_lut3_I1_O)        0.354     1.842 r  square_sprite/blue1_carry__0_i_3/O
                         net (fo=2, routed)           0.766     2.608    square_sprite/blue1_carry__0_i_3_n_0
    SLICE_X2Y66          LUT5 (Prop_lut5_I3_O)        0.352     2.960 r  square_sprite/blue1_carry__0_i_1/O
                         net (fo=1, routed)           0.000     2.960    square_sprite/blue1_carry__0_i_1_n_0
    SLICE_X2Y66          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.353     3.313 r  square_sprite/blue1_carry__0/CO[0]
                         net (fo=2, routed)           0.966     4.279    square_sprite/blue1
    SLICE_X4Y64          LUT4 (Prop_lut4_I2_O)        0.395     4.674 r  square_sprite/green[0]_i_1/O
                         net (fo=1, routed)           0.000     4.674    square_sprite/green[0]_i_1_n_0
    SLICE_X4Y64          FDRE                                         r  square_sprite/green_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         1.502    38.506    square_sprite/clk25
    SLICE_X4Y64          FDRE                                         r  square_sprite/green_reg[0]/C
                         clock pessimism              0.562    39.068    
                         clock uncertainty           -0.098    38.971    
    SLICE_X4Y64          FDRE (Setup_fdre_C_D)        0.075    39.046    square_sprite/green_reg[0]
  -------------------------------------------------------------------
                         required time                         39.046    
                         arrival time                          -4.674    
  -------------------------------------------------------------------
                         slack                                 34.372    

Slack (MET) :             34.385ns  (required time - arrival time)
  Source:                 vga_controller/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/blueOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.350ns  (logic 1.430ns (26.730%)  route 3.920ns (73.270%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.481ns = ( 38.519 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         1.615    -0.897    vga_controller/CLK
    SLICE_X5Y66          FDRE                                         r  vga_controller/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.419    -0.478 f  vga_controller/vcount_reg[2]/Q
                         net (fo=8, routed)           0.901     0.423    vga_controller/vcount_reg__0[2]
    SLICE_X4Y66          LUT5 (Prop_lut5_I2_O)        0.327     0.750 f  vga_controller/nextY[9]_i_3/O
                         net (fo=11, routed)          0.906     1.656    vga_controller/nextY[9]_i_3_n_0
    SLICE_X4Y65          LUT5 (Prop_lut5_I2_O)        0.358     2.014 f  vga_controller/greenOut[3]_i_3/O
                         net (fo=2, routed)           0.598     2.612    vga_controller/greenOut[3]_i_3_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.326     2.938 r  vga_controller/blueOut[3]_i_1/O
                         net (fo=4, routed)           1.515     4.453    vga_controller/blueOut[3]_i_1_n_0
    SLICE_X0Y35          FDRE                                         r  vga_controller/blueOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         1.514    38.519    vga_controller/CLK
    SLICE_X0Y35          FDRE                                         r  vga_controller/blueOut_reg[3]/C
                         clock pessimism              0.484    39.002    
                         clock uncertainty           -0.098    38.905    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)       -0.067    38.838    vga_controller/blueOut_reg[3]
  -------------------------------------------------------------------
                         required time                         38.838    
                         arrival time                          -4.453    
  -------------------------------------------------------------------
                         slack                                 34.385    

Slack (MET) :             34.452ns  (required time - arrival time)
  Source:                 vga_controller/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/greenOut_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.285ns  (logic 1.430ns (27.057%)  route 3.855ns (72.943%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.479ns = ( 38.521 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         1.615    -0.897    vga_controller/CLK
    SLICE_X5Y66          FDRE                                         r  vga_controller/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.419    -0.478 f  vga_controller/vcount_reg[2]/Q
                         net (fo=8, routed)           0.901     0.423    vga_controller/vcount_reg__0[2]
    SLICE_X4Y66          LUT5 (Prop_lut5_I2_O)        0.327     0.750 f  vga_controller/nextY[9]_i_3/O
                         net (fo=11, routed)          0.906     1.656    vga_controller/nextY[9]_i_3_n_0
    SLICE_X4Y65          LUT5 (Prop_lut5_I2_O)        0.358     2.014 f  vga_controller/greenOut[3]_i_3/O
                         net (fo=2, routed)           0.444     2.458    vga_controller/greenOut[3]_i_3_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.326     2.784 r  vga_controller/greenOut[3]_i_1/O
                         net (fo=4, routed)           1.604     4.388    vga_controller/greenOut[3]_i_1_n_0
    SLICE_X0Y38          FDRE                                         r  vga_controller/greenOut_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         1.516    38.521    vga_controller/CLK
    SLICE_X0Y38          FDRE                                         r  vga_controller/greenOut_reg[3]_lopt_replica/C
                         clock pessimism              0.484    39.004    
                         clock uncertainty           -0.098    38.907    
    SLICE_X0Y38          FDRE (Setup_fdre_C_D)       -0.067    38.840    vga_controller/greenOut_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         38.840    
                         arrival time                          -4.388    
  -------------------------------------------------------------------
                         slack                                 34.452    

Slack (MET) :             34.584ns  (required time - arrival time)
  Source:                 vga_controller/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/greenOut_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.139ns  (logic 1.430ns (27.824%)  route 3.709ns (72.176%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         1.615    -0.897    vga_controller/CLK
    SLICE_X5Y66          FDRE                                         r  vga_controller/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.419    -0.478 f  vga_controller/vcount_reg[2]/Q
                         net (fo=8, routed)           0.901     0.423    vga_controller/vcount_reg__0[2]
    SLICE_X4Y66          LUT5 (Prop_lut5_I2_O)        0.327     0.750 f  vga_controller/nextY[9]_i_3/O
                         net (fo=11, routed)          0.906     1.656    vga_controller/nextY[9]_i_3_n_0
    SLICE_X4Y65          LUT5 (Prop_lut5_I2_O)        0.358     2.014 f  vga_controller/greenOut[3]_i_3/O
                         net (fo=2, routed)           0.444     2.458    vga_controller/greenOut[3]_i_3_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.326     2.784 r  vga_controller/greenOut[3]_i_1/O
                         net (fo=4, routed)           1.458     4.243    vga_controller/greenOut[3]_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  vga_controller/greenOut_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         1.517    38.522    vga_controller/CLK
    SLICE_X0Y39          FDRE                                         r  vga_controller/greenOut_reg[3]_lopt_replica_3/C
                         clock pessimism              0.484    39.005    
                         clock uncertainty           -0.098    38.908    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.081    38.827    vga_controller/greenOut_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         38.827    
                         arrival time                          -4.243    
  -------------------------------------------------------------------
                         slack                                 34.584    

Slack (MET) :             34.593ns  (required time - arrival time)
  Source:                 vga_controller/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/greenOut_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.145ns  (logic 1.430ns (27.792%)  route 3.715ns (72.208%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.098ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.478ns = ( 38.522 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         1.615    -0.897    vga_controller/CLK
    SLICE_X5Y66          FDRE                                         r  vga_controller/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.419    -0.478 f  vga_controller/vcount_reg[2]/Q
                         net (fo=8, routed)           0.901     0.423    vga_controller/vcount_reg__0[2]
    SLICE_X4Y66          LUT5 (Prop_lut5_I2_O)        0.327     0.750 f  vga_controller/nextY[9]_i_3/O
                         net (fo=11, routed)          0.906     1.656    vga_controller/nextY[9]_i_3_n_0
    SLICE_X4Y65          LUT5 (Prop_lut5_I2_O)        0.358     2.014 f  vga_controller/greenOut[3]_i_3/O
                         net (fo=2, routed)           0.444     2.458    vga_controller/greenOut[3]_i_3_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.326     2.784 r  vga_controller/greenOut[3]_i_1/O
                         net (fo=4, routed)           1.464     4.248    vga_controller/greenOut[3]_i_1_n_0
    SLICE_X0Y39          FDRE                                         r  vga_controller/greenOut_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         1.517    38.522    vga_controller/CLK
    SLICE_X0Y39          FDRE                                         r  vga_controller/greenOut_reg[3]_lopt_replica_2/C
                         clock pessimism              0.484    39.005    
                         clock uncertainty           -0.098    38.908    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.067    38.841    vga_controller/greenOut_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         38.841    
                         arrival time                          -4.248    
  -------------------------------------------------------------------
                         slack                                 34.593    

Slack (MET) :             34.910ns  (required time - arrival time)
  Source:                 vga_controller/vcount_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/greenOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk25_clk_wiz_0 rise@40.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.830ns  (logic 1.430ns (29.604%)  route 3.400ns (70.396%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.095ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.475ns = ( 38.525 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.897ns
    Clock Pessimism Removal (CPR):    0.484ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.691    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -4.269 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -2.608    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.512 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         1.615    -0.897    vga_controller/CLK
    SLICE_X5Y66          FDRE                                         r  vga_controller/vcount_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y66          FDRE (Prop_fdre_C_Q)         0.419    -0.478 f  vga_controller/vcount_reg[2]/Q
                         net (fo=8, routed)           0.901     0.423    vga_controller/vcount_reg__0[2]
    SLICE_X4Y66          LUT5 (Prop_lut5_I2_O)        0.327     0.750 f  vga_controller/nextY[9]_i_3/O
                         net (fo=11, routed)          0.906     1.656    vga_controller/nextY[9]_i_3_n_0
    SLICE_X4Y65          LUT5 (Prop_lut5_I2_O)        0.358     2.014 f  vga_controller/greenOut[3]_i_3/O
                         net (fo=2, routed)           0.444     2.458    vga_controller/greenOut[3]_i_3_n_0
    SLICE_X4Y64          LUT6 (Prop_lut6_I5_O)        0.326     2.784 r  vga_controller/greenOut[3]_i_1/O
                         net (fo=4, routed)           1.149     3.933    vga_controller/greenOut[3]_i_1_n_0
    SLICE_X0Y49          FDRE                                         r  vga_controller/greenOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    W5                                                0.000    40.000 r  clk100 (IN)
                         net (fo=0)                   0.000    40.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         1.388    41.388 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.550    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    35.332 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    36.914    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    37.005 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         1.520    38.525    vga_controller/CLK
    SLICE_X0Y49          FDRE                                         r  vga_controller/greenOut_reg[3]/C
                         clock pessimism              0.484    39.008    
                         clock uncertainty           -0.098    38.911    
    SLICE_X0Y49          FDRE (Setup_fdre_C_D)       -0.067    38.844    vga_controller/greenOut_reg[3]
  -------------------------------------------------------------------
                         required time                         38.844    
                         arrival time                          -3.933    
  -------------------------------------------------------------------
                         slack                                 34.910    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.170ns  (arrival time - required time)
  Source:                 vga_controller/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/hcount_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.189ns (60.106%)  route 0.125ns (39.894%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         0.560    -0.621    vga_controller/CLK
    SLICE_X9Y64          FDRE                                         r  vga_controller/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  vga_controller/hcount_reg[5]/Q
                         net (fo=13, routed)          0.125    -0.355    vga_controller/hcount_reg__0[5]
    SLICE_X8Y64          LUT5 (Prop_lut5_I3_O)        0.048    -0.307 r  vga_controller/hcount[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.307    vga_controller/plusOp__0[7]
    SLICE_X8Y64          FDRE                                         r  vga_controller/hcount_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         0.828    -0.861    vga_controller/CLK
    SLICE_X8Y64          FDRE                                         r  vga_controller/hcount_reg[7]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X8Y64          FDRE (Hold_fdre_C_D)         0.131    -0.477    vga_controller/hcount_reg[7]
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                          -0.307    
  -------------------------------------------------------------------
                         slack                                  0.170    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 vga_controller/hcount_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/hcount_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         0.560    -0.621    vga_controller/CLK
    SLICE_X9Y64          FDRE                                         r  vga_controller/hcount_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y64          FDRE (Prop_fdre_C_Q)         0.141    -0.480 r  vga_controller/hcount_reg[5]/Q
                         net (fo=13, routed)          0.125    -0.355    vga_controller/hcount_reg__0[5]
    SLICE_X8Y64          LUT4 (Prop_lut4_I0_O)        0.045    -0.310 r  vga_controller/hcount[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    vga_controller/plusOp__0[6]
    SLICE_X8Y64          FDRE                                         r  vga_controller/hcount_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         0.828    -0.861    vga_controller/CLK
    SLICE_X8Y64          FDRE                                         r  vga_controller/hcount_reg[6]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X8Y64          FDRE (Hold_fdre_C_D)         0.121    -0.487    vga_controller/hcount_reg[6]
  -------------------------------------------------------------------
                         required time                          0.487    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 vga_controller/hcount_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/nextX_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.209ns (71.516%)  route 0.083ns (28.484%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         0.560    -0.621    vga_controller/CLK
    SLICE_X8Y63          FDRE                                         r  vga_controller/hcount_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y63          FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  vga_controller/hcount_reg[9]/Q
                         net (fo=5, routed)           0.083    -0.374    vga_controller/hcount_reg__0[9]
    SLICE_X9Y63          LUT3 (Prop_lut3_I2_O)        0.045    -0.329 r  vga_controller/nextX[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.329    vga_controller/nextX[9]_i_2_n_0
    SLICE_X9Y63          FDRE                                         r  vga_controller/nextX_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         0.828    -0.861    vga_controller/CLK
    SLICE_X9Y63          FDRE                                         r  vga_controller/nextX_reg[9]/C
                         clock pessimism              0.253    -0.608    
    SLICE_X9Y63          FDRE (Hold_fdre_C_D)         0.092    -0.516    vga_controller/nextX_reg[9]
  -------------------------------------------------------------------
                         required time                          0.516    
                         arrival time                          -0.329    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.191ns  (arrival time - required time)
  Source:                 vga_controller/vcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/vcount_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.068%)  route 0.109ns (36.932%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.835ns
    Source Clock Delay      (SCD):    -0.595ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         0.586    -0.595    vga_controller/CLK
    SLICE_X4Y66          FDRE                                         r  vga_controller/vcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y66          FDRE (Prop_fdre_C_Q)         0.141    -0.454 r  vga_controller/vcount_reg[4]/Q
                         net (fo=6, routed)           0.109    -0.345    vga_controller/vcount_reg__0[4]
    SLICE_X5Y66          LUT6 (Prop_lut6_I4_O)        0.045    -0.300 r  vga_controller/vcount[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.300    vga_controller/plusOp[5]
    SLICE_X5Y66          FDRE                                         r  vga_controller/vcount_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         0.855    -0.835    vga_controller/CLK
    SLICE_X5Y66          FDRE                                         r  vga_controller/vcount_reg[5]/C
                         clock pessimism              0.253    -0.582    
    SLICE_X5Y66          FDRE (Hold_fdre_C_D)         0.091    -0.491    vga_controller/vcount_reg[5]
  -------------------------------------------------------------------
                         required time                          0.491    
                         arrival time                          -0.300    
  -------------------------------------------------------------------
                         slack                                  0.191    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 square_sprite/xMoveCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            square_sprite/xMoveCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         0.590    -0.591    square_sprite/clk25
    SLICE_X5Y57          FDRE                                         r  square_sprite/xMoveCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  square_sprite/xMoveCounter_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.342    square_sprite/xMoveCounter_reg_n_0_[3]
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.234 r  square_sprite/xMoveCounter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.234    square_sprite/xMoveCounter_reg[0]_i_2_n_4
    SLICE_X5Y57          FDRE                                         r  square_sprite/xMoveCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         0.860    -0.829    square_sprite/clk25
    SLICE_X5Y57          FDRE                                         r  square_sprite/xMoveCounter_reg[3]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X5Y57          FDRE (Hold_fdre_C_D)         0.105    -0.486    square_sprite/xMoveCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 square_sprite/yMoveCounter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            square_sprite/yMoveCounter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.827ns
    Source Clock Delay      (SCD):    -0.589ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         0.592    -0.589    square_sprite/clk25
    SLICE_X1Y59          FDRE                                         r  square_sprite/yMoveCounter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y59          FDRE (Prop_fdre_C_Q)         0.141    -0.448 r  square_sprite/yMoveCounter_reg[3]/Q
                         net (fo=1, routed)           0.108    -0.340    square_sprite/yMoveCounter_reg_n_0_[3]
    SLICE_X1Y59          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.232 r  square_sprite/yMoveCounter_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000    -0.232    square_sprite/yMoveCounter_reg[0]_i_2_n_4
    SLICE_X1Y59          FDRE                                         r  square_sprite/yMoveCounter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         0.862    -0.827    square_sprite/clk25
    SLICE_X1Y59          FDRE                                         r  square_sprite/yMoveCounter_reg[3]/C
                         clock pessimism              0.238    -0.589    
    SLICE_X1Y59          FDRE (Hold_fdre_C_D)         0.105    -0.484    square_sprite/yMoveCounter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.484    
                         arrival time                          -0.232    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 vga_controller/hcount_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga_controller/hcount_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.209ns (53.943%)  route 0.178ns (46.057%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.861ns
    Source Clock Delay      (SCD):    -0.621ns
    Clock Pessimism Removal (CPR):    -0.255ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         0.560    -0.621    vga_controller/CLK
    SLICE_X8Y64          FDRE                                         r  vga_controller/hcount_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y64          FDRE (Prop_fdre_C_Q)         0.164    -0.457 r  vga_controller/hcount_reg[4]/Q
                         net (fo=15, routed)          0.178    -0.279    vga_controller/hcount_reg__0[4]
    SLICE_X8Y63          LUT6 (Prop_lut6_I3_O)        0.045    -0.234 r  vga_controller/hcount[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.234    vga_controller/plusOp__0[8]
    SLICE_X8Y63          FDRE                                         r  vga_controller/hcount_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         0.828    -0.861    vga_controller/CLK
    SLICE_X8Y63          FDRE                                         r  vga_controller/hcount_reg[8]/C
                         clock pessimism              0.255    -0.606    
    SLICE_X8Y63          FDRE (Hold_fdre_C_D)         0.120    -0.486    vga_controller/hcount_reg[8]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 square_sprite/xMoveCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            square_sprite/xMoveCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         0.590    -0.591    square_sprite/clk25
    SLICE_X5Y58          FDRE                                         r  square_sprite/xMoveCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y58          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  square_sprite/xMoveCounter_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.345    square_sprite/xMoveCounter_reg_n_0_[4]
    SLICE_X5Y58          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.230 r  square_sprite/xMoveCounter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.230    square_sprite/xMoveCounter_reg[4]_i_1_n_7
    SLICE_X5Y58          FDRE                                         r  square_sprite/xMoveCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         0.860    -0.829    square_sprite/clk25
    SLICE_X5Y58          FDRE                                         r  square_sprite/xMoveCounter_reg[4]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X5Y58          FDRE (Hold_fdre_C_D)         0.105    -0.486    square_sprite/xMoveCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 square_sprite/yMoveCounter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            square_sprite/yMoveCounter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.828ns
    Source Clock Delay      (SCD):    -0.590ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         0.591    -0.590    square_sprite/clk25
    SLICE_X1Y60          FDRE                                         r  square_sprite/yMoveCounter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y60          FDRE (Prop_fdre_C_Q)         0.141    -0.449 r  square_sprite/yMoveCounter_reg[4]/Q
                         net (fo=1, routed)           0.105    -0.344    square_sprite/yMoveCounter_reg_n_0_[4]
    SLICE_X1Y60          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115    -0.229 r  square_sprite/yMoveCounter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.229    square_sprite/yMoveCounter_reg[4]_i_1_n_7
    SLICE_X1Y60          FDRE                                         r  square_sprite/yMoveCounter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         0.861    -0.828    square_sprite/clk25
    SLICE_X1Y60          FDRE                                         r  square_sprite/yMoveCounter_reg[4]/C
                         clock pessimism              0.238    -0.590    
    SLICE_X1Y60          FDRE (Hold_fdre_C_D)         0.105    -0.485    square_sprite/yMoveCounter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.485    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 square_sprite/xMoveCounter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            square_sprite/xMoveCounter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk25_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk25_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk25_clk_wiz_0 rise@0.000ns - clk25_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.829ns
    Source Clock Delay      (SCD):    -0.591ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.667    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.693 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.207    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.181 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         0.590    -0.591    square_sprite/clk25
    SLICE_X5Y57          FDRE                                         r  square_sprite/xMoveCounter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y57          FDRE (Prop_fdre_C_Q)         0.141    -0.450 r  square_sprite/xMoveCounter_reg[2]/Q
                         net (fo=1, routed)           0.109    -0.341    square_sprite/xMoveCounter_reg_n_0_[2]
    SLICE_X5Y57          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.230 r  square_sprite/xMoveCounter_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000    -0.230    square_sprite/xMoveCounter_reg[0]_i_2_n_5
    SLICE_X5Y57          FDRE                                         r  square_sprite/xMoveCounter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk25_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk100 (IN)
                         net (fo=0)                   0.000     0.000    clk_divider/inst/clk100
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_divider/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.894    clk_divider/inst/clk100_clk_wiz_0
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.248 r  clk_divider/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -1.718    clk_divider/inst/clk25_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.689 r  clk_divider/inst/clkout1_buf/O
                         net (fo=113, routed)         0.860    -0.829    square_sprite/clk25
    SLICE_X5Y57          FDRE                                         r  square_sprite/xMoveCounter_reg[2]/C
                         clock pessimism              0.238    -0.591    
    SLICE_X5Y57          FDRE (Hold_fdre_C_D)         0.105    -0.486    square_sprite/xMoveCounter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.486    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk25_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_divider/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    clk_divider/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  clk_divider/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y62      square_sprite/xCounter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y62      square_sprite/xCounter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y62      square_sprite/xCounter_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y62      square_sprite/xCounter_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y63      square_sprite/xCounter_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y59      square_sprite/xMoveCounter_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y59      square_sprite/xMoveCounter_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y60      square_sprite/xMoveCounter_reg[12]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  clk_divider/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y62      square_sprite/xCounter_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y62      square_sprite/xCounter_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y62      square_sprite/xCounter_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y62      square_sprite/xCounter_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y63      square_sprite/xCounter_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y63      square_sprite/xCounter_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y59      square_sprite/xMoveCounter_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y59      square_sprite/xMoveCounter_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y60      square_sprite/xMoveCounter_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y60      square_sprite/xMoveCounter_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y62      square_sprite/xCounter_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y62      square_sprite/xCounter_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y62      square_sprite/xCounter_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y62      square_sprite/xCounter_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y63      square_sprite/xCounter_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y59      square_sprite/xMoveCounter_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y59      square_sprite/xMoveCounter_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y59      square_sprite/xMoveCounter_reg[11]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y59      square_sprite/xMoveCounter_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y60      square_sprite/xMoveCounter_reg[12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_divider/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    clk_divider/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_divider/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  clk_divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  clk_divider/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  clk_divider/inst/mmcm_adv_inst/CLKFBOUT



