// Seed: 2152849812
module module_0 (
    output tri flow,
    input tri0 id_1,
    input wand id_2,
    output tri id_3,
    output supply1 id_4,
    input uwire id_5,
    output tri1 id_6,
    output wor id_7,
    input supply1 id_8,
    output tri id_9,
    input tri id_10,
    input wire id_11,
    input wor id_12,
    input wor module_0,
    input tri1 id_14,
    input wire id_15,
    input wand id_16,
    input supply0 id_17,
    input tri1 id_18
);
endmodule
module module_1 #(
    parameter id_7 = 32'd11
) (
    input supply1 id_0
    , _id_7,
    input wand id_1,
    input wor id_2
    , id_8,
    output tri0 id_3,
    output tri0 id_4,
    output wire id_5
);
  logic [id_7 : -1] id_9;
  always force id_3 = id_0;
  wire [-1 : (  -1 'h0 )] id_10;
  wire id_11;
  wire id_12;
  module_0 modCall_1 (
      id_5,
      id_2,
      id_1,
      id_5,
      id_5,
      id_1,
      id_4,
      id_4,
      id_0,
      id_4,
      id_1,
      id_0,
      id_2,
      id_0,
      id_2,
      id_2,
      id_0,
      id_0,
      id_2
  );
  assign modCall_1.id_6 = 0;
endmodule
