strict digraph "" {
	node [label="\N"];
	"377:AL"	 [ast="<pyverilog.vparser.ast.Always object at 0x7f1167bd4d10>",
		clk_sens=False,
		fillcolor=gold,
		label="377:AL",
		sens="['clk_mmc', 'int_reset']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['counter_command_bits', 'int_reset']"];
	"378:IF"	 [ast="<pyverilog.vparser.ast.IfStatement object at 0x7f1167bd49d0>",
		fillcolor=springgreen,
		label="378:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"377:AL" -> "378:IF"	 [cond="[]",
		lineno=None];
	"379:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f11461b38d0>",
		fillcolor=firebrick,
		label="379:NS
counter_command_bits <= 8'b00000000;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f11461b38d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_377:AL"	 [def_var="['counter_command_bits']",
		label="Leaf_377:AL"];
	"379:NS" -> "Leaf_377:AL"	 [cond="[]",
		lineno=None];
	"381:NS"	 [ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1167bd4f50>",
		fillcolor=firebrick,
		label="381:NS
counter_command_bits <= counter_command_bits + 8'b00000001;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f1167bd4f50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"381:NS" -> "Leaf_377:AL"	 [cond="[]",
		lineno=None];
	"378:IF" -> "379:NS"	 [cond="['int_reset']",
		label=int_reset,
		lineno=378];
	"378:IF" -> "381:NS"	 [cond="['int_reset']",
		label="!(int_reset)",
		lineno=378];
}
