#Clock
set_property -dict {PACKAGE_PIN D18 IOSTANDARD LVCMOS33} [get_ports clk_50M]

create_clock -period 20.000 -name clk_50M -waveform {0.000 10.000} [get_ports clk_50M]

#Touch Button
set_property -dict {PACKAGE_PIN F22 IOSTANDARD LVCMOS33} [get_ports reset]

#Ext serial
set_property -dict {IOSTANDARD LVCMOS33 PACKAGE_PIN L19} [get_ports uart_txd]
set_property -dict {IOSTANDARD LVCMOS33 PACKAGE_PIN K21} [get_ports uart_rxd]

create_debug_core u_ila_0 ila
set_property ALL_PROBE_SAME_MU true [get_debug_cores u_ila_0]
set_property ALL_PROBE_SAME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_TRIGGER false [get_debug_cores u_ila_0]
set_property C_DATA_DEPTH 1024 [get_debug_cores u_ila_0]
set_property C_EN_STRG_QUAL false [get_debug_cores u_ila_0]
set_property C_INPUT_PIPE_STAGES 0 [get_debug_cores u_ila_0]
set_property C_TRIGIN_EN false [get_debug_cores u_ila_0]
set_property C_TRIGOUT_EN false [get_debug_cores u_ila_0]
set_property port_width 1 [get_debug_ports u_ila_0/clk]
connect_debug_port u_ila_0/clk [get_nets [list design_1_i/clk_wiz_0/inst/clk_out1]]
set_property PROBE_TYPE DATA_AND_TRIGGER [get_debug_ports u_ila_0/probe0]
set_property port_width 64 [get_debug_ports u_ila_0/probe0]
connect_debug_port u_ila_0/probe0 [get_nets [list {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[0]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[1]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[2]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[3]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[4]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[5]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[6]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[7]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[8]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[9]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[10]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[11]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[12]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[13]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[14]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[15]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[16]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[17]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[18]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[19]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[20]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[21]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[22]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[23]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[24]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[25]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[26]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[27]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[28]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[29]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[30]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[31]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[32]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[33]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[34]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[35]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[36]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[37]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[38]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[39]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[40]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[41]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[42]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[43]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[44]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[45]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[46]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[47]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[48]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[49]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[50]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[51]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[52]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[53]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[54]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[55]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[56]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[57]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[58]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[59]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[60]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[61]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[62]} {design_1_i/rocketchip_wrapper_0/inst/top/target/tile/core/coreMonitorBundle_pc[63]}]]
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
