{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1731094379443 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition " "Version 13.1.0 Build 162 10/23/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1731094379443 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Nov 08 14:32:59 2024 " "Processing started: Fri Nov 08 14:32:59 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1731094379443 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1731094379443 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DFlipFlop -c DFlipFlop " "Command: quartus_map --read_settings_files=on --write_settings_files=off DFlipFlop -c DFlipFlop" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1731094379443 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1731094379912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srnorlatch.v 1 1 " "Found 1 design units, including 1 entities, in source file srnorlatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRNorLatch " "Found entity 1: SRNorLatch" {  } { { "SRNorLatch.v" "" { Text "C:/Users/User/Documents/KevinYang/DFlipFlop/SRNorLatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731094379958 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731094379958 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlatch.v 1 1 " "Found 1 design units, including 1 entities, in source file dlatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 DLatchKevin " "Found entity 1: DLatchKevin" {  } { { "DLatch.v" "" { Text "C:/Users/User/Documents/KevinYang/DFlipFlop/DLatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731094379974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731094379974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dflipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file dflipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 DFlipFlop " "Found entity 1: DFlipFlop" {  } { { "DFlipFlop.v" "" { Text "C:/Users/User/Documents/KevinYang/DFlipFlop/DFlipFlop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731094379974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731094379974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srnorlatchtest.v 1 1 " "Found 1 design units, including 1 entities, in source file srnorlatchtest.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRNorLatchTest " "Found entity 1: SRNorLatchTest" {  } { { "SRNorLatchTest.v" "" { Text "C:/Users/User/Documents/KevinYang/DFlipFlop/SRNorLatchTest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731094379974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731094379974 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dlatchtest.v 1 1 " "Found 1 design units, including 1 entities, in source file dlatchtest.v" { { "Info" "ISGN_ENTITY_NAME" "1 DLatchTest " "Found entity 1: DLatchTest" {  } { { "DLatchTest.v" "" { Text "C:/Users/User/Documents/KevinYang/DFlipFlop/DLatchTest.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1731094379974 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1731094379974 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DLatch.v(2) " "Verilog HDL Instantiation warning at DLatch.v(2): instance has no name" {  } { { "DLatch.v" "" { Text "C:/Users/User/Documents/KevinYang/DFlipFlop/DLatch.v" 2 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1731094379974 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DFlipFlop.v(4) " "Verilog HDL Instantiation warning at DFlipFlop.v(4): instance has no name" {  } { { "DFlipFlop.v" "" { Text "C:/Users/User/Documents/KevinYang/DFlipFlop/DFlipFlop.v" 4 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1731094379974 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DFlipFlop.v(8) " "Verilog HDL Instantiation warning at DFlipFlop.v(8): instance has no name" {  } { { "DFlipFlop.v" "" { Text "C:/Users/User/Documents/KevinYang/DFlipFlop/DFlipFlop.v" 8 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1731094379974 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "SRNorLatchTest.v(2) " "Verilog HDL Instantiation warning at SRNorLatchTest.v(2): instance has no name" {  } { { "SRNorLatchTest.v" "" { Text "C:/Users/User/Documents/KevinYang/DFlipFlop/SRNorLatchTest.v" 2 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1731094379974 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "DLatchTest.v(2) " "Verilog HDL Instantiation warning at DLatchTest.v(2): instance has no name" {  } { { "DLatchTest.v" "" { Text "C:/Users/User/Documents/KevinYang/DFlipFlop/DLatchTest.v" 2 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1731094379974 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DFlipFlop " "Elaborating entity \"DFlipFlop\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1731094380037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DLatchKevin DLatchKevin:comb_4 " "Elaborating entity \"DLatchKevin\" for hierarchy \"DLatchKevin:comb_4\"" {  } { { "DFlipFlop.v" "comb_4" { Text "C:/Users/User/Documents/KevinYang/DFlipFlop/DFlipFlop.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731094380037 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRNorLatch DLatchKevin:comb_4\|SRNorLatch:comb_3 " "Elaborating entity \"SRNorLatch\" for hierarchy \"DLatchKevin:comb_4\|SRNorLatch:comb_3\"" {  } { { "DLatch.v" "comb_3" { Text "C:/Users/User/Documents/KevinYang/DFlipFlop/DLatch.v" 2 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1731094380037 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1731094380599 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1731094380927 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1731094380927 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "7 " "Implemented 7 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1731094380974 ""} { "Info" "ICUT_CUT_TM_OPINS" "2 " "Implemented 2 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1731094380974 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3 " "Implemented 3 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1731094380974 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1731094380974 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 5 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4628 " "Peak virtual memory: 4628 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1731094381021 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Nov 08 14:33:01 2024 " "Processing ended: Fri Nov 08 14:33:01 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1731094381021 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1731094381021 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1731094381021 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1731094381021 ""}
