
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 4293914624 num_ppages: 1048319
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs ../../../../ICS/traces//pr-3.trace.gz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Heartbeat CPU 0 instructions: 10000001 cycles: 2727447 heartbeat IPC: 3.66643 cumulative IPC: 3.66643 (Simulation time: 0 hr 0 min 52 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6428155 heartbeat IPC: 2.70219 cumulative IPC: 3.11131 (Simulation time: 0 hr 1 min 51 sec) 
Heartbeat CPU 0 instructions: 30000002 cycles: 10307706 heartbeat IPC: 2.57762 cumulative IPC: 2.91044 (Simulation time: 0 hr 2 min 55 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 14190006 heartbeat IPC: 2.57579 cumulative IPC: 2.81889 (Simulation time: 0 hr 3 min 55 sec) 

Warmup complete CPU 0 instructions: 40000001 cycles: 14190006 (Simulation time: 0 hr 3 min 55 sec) 

Heartbeat CPU 0 instructions: 50000001 cycles: 78545804 heartbeat IPC: 0.155386 cumulative IPC: 0.155386 (Simulation time: 0 hr 10 min 21 sec) 
Heartbeat CPU 0 instructions: 60000004 cycles: 142592064 heartbeat IPC: 0.156137 cumulative IPC: 0.155761 (Simulation time: 0 hr 17 min 28 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 206883778 heartbeat IPC: 0.155541 cumulative IPC: 0.155687 (Simulation time: 0 hr 24 min 37 sec) 
Heartbeat CPU 0 instructions: 80000004 cycles: 271208885 heartbeat IPC: 0.15546 cumulative IPC: 0.155631 (Simulation time: 0 hr 31 min 46 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 335383325 heartbeat IPC: 0.155825 cumulative IPC: 0.155669 (Simulation time: 0 hr 38 min 55 sec) 
Heartbeat CPU 0 instructions: 100000003 cycles: 399818382 heartbeat IPC: 0.155195 cumulative IPC: 0.15559 (Simulation time: 0 hr 46 min 5 sec) 
Heartbeat CPU 0 instructions: 110000004 cycles: 464130655 heartbeat IPC: 0.155491 cumulative IPC: 0.155576 (Simulation time: 0 hr 50 min 47 sec) 
Heartbeat CPU 0 instructions: 120000002 cycles: 528649923 heartbeat IPC: 0.154992 cumulative IPC: 0.155503 (Simulation time: 0 hr 54 min 39 sec) 
Heartbeat CPU 0 instructions: 130000001 cycles: 592808738 heartbeat IPC: 0.155863 cumulative IPC: 0.155543 (Simulation time: 0 hr 59 min 11 sec) 
Heartbeat CPU 0 instructions: 140000003 cycles: 657166123 heartbeat IPC: 0.155382 cumulative IPC: 0.155527 (Simulation time: 1 hr 3 min 43 sec) 
Finished CPU 0 instructions: 100000002 cycles: 642976117 cumulative IPC: 0.155527 (Simulation time: 1 hr 3 min 43 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 0.155527 instructions: 100000002 cycles: 642976117
cpu0_DTLB TOTAL     ACCESS:   39596419  HIT:   27538591  MISS:   12057828
cpu0_DTLB LOAD      ACCESS:   38412692  HIT:   26364992  MISS:   12047700
cpu0_DTLB RFO       ACCESS:    1183727  HIT:    1173599  MISS:      10128
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 9.3181 cycles
cpu0_DTLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 112704
cpu0_ITLB TOTAL     ACCESS:    2692220  HIT:    2692220  MISS:          0
cpu0_ITLB LOAD      ACCESS:    2692220  HIT:    2692220  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_ITLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_STLB TOTAL     ACCESS:   12057828  HIT:   12038599  MISS:      19229
cpu0_STLB LOAD      ACCESS:   12047700  HIT:   12028471  MISS:      19229
cpu0_STLB RFO       ACCESS:      10128  HIT:      10128  MISS:          0
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 200.466 cycles
cpu0_STLB MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
cpu0_L1D TOTAL     ACCESS:   35972830  HIT:   17765781  MISS:   18207049
cpu0_L1D LOAD      ACCESS:   34768557  HIT:   16578815  MISS:   18189742
cpu0_L1D RFO       ACCESS:    1185044  HIT:    1185044  MISS:          0
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:      19229  HIT:       1922  MISS:      17307
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 27.8981 cycles
cpu0_L1D MSHR FULL EVENTS: 39 MSHR MERGE EVENTS: 3368247
cpu0_L2C TOTAL     ACCESS:   18251315  HIT:    8594883  MISS:    9656419
cpu0_L2C LOAD      ACCESS:   18189742  HIT:    8533872  MISS:    9655870
cpu0_L2C RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:      44266  HIT:      44253  MISS:         13
cpu0_L2C TRANSLATION ACCESS:      17307  HIT:      16758  MISS:        549
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 32.8614 cycles
cpu0_L2C MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
LLC TOTAL     ACCESS:   19312839  HIT:    8418259  MISS:    1238159
LLC LOAD      ACCESS:    9655859  HIT:    8417706  MISS:    1238153
LLC RFO       ACCESS:          0  HIT:          0  MISS:          0
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:    9656431  HIT:         10  MISS:    9656421
LLC TRANSLATION ACCESS:        549  HIT:        543  MISS:          6
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 93.5039 cycles
LLC MSHR FULL EVENTS: 0 MSHR MERGE EVENTS: 0
blocks bypassed = 0
blocks filled to llc = 0

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:     855963  ROW_BUFFER_MISS:     382196
 DBUS AVG_CONGESTED_CYCLE:    3.15033
 WQ ROW_BUFFER_HIT:       5843  ROW_BUFFER_MISS:      31090  FULL:          0


CPU 0 Branch Prediction Accuracy: 95.5965% MPKI: 8.40958 Average ROB Occupancy at Mispredict: 345.852
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 8.40958
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

