Classic Timing Analyzer report for LCD_Block_Disp_Ctrl
Mon May 08 16:23:29 2017
Quartus II Version 9.1 Build 222 10/21/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'clk'
  7. Clock Hold: 'clk'
  8. tco
  9. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                                                                                                                                              ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                                                                               ; To                                                                                                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+--------------+
; Worst-case tco               ; N/A                                      ; None          ; 12.630 ns                        ; flag                                                                               ; en                                                                                                          ; clk        ; --       ; 0            ;
; Clock Setup: 'clk'           ; N/A                                      ; None          ; 142.29 MHz ( period = 7.028 ns ) ; addr_rom[4]                                                                        ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg4 ; clk        ; clk      ; 0            ;
; Clock Hold: 'clk'            ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[6] ; data[6]~reg0                                                                                                ; clk        ; clk      ; 8            ;
; Total number of failed paths ;                                          ;               ;                                  ;                                                                                    ;                                                                                                             ;            ;          ; 8            ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP1C6Q240C8        ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; Off                ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'clk'                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                                                                                                        ; To                                                                                                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 142.29 MHz ( period = 7.028 ns )                    ; addr_rom[4]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 2.282 ns                ;
; N/A                                     ; 142.35 MHz ( period = 7.025 ns )                    ; addr_rom[5]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 2.279 ns                ;
; N/A                                     ; 142.55 MHz ( period = 7.015 ns )                    ; addr_rom[6]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 2.269 ns                ;
; N/A                                     ; 142.59 MHz ( period = 7.013 ns )                    ; addr_rom[3]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 2.267 ns                ;
; N/A                                     ; 142.65 MHz ( period = 7.010 ns )                    ; addr_rom[2]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 2.264 ns                ;
; N/A                                     ; 142.78 MHz ( period = 7.004 ns )                    ; addr_rom[8]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg8 ; clk        ; clk      ; None                        ; None                      ; 2.258 ns                ;
; N/A                                     ; 142.84 MHz ( period = 7.001 ns )                    ; addr_rom[7]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 2.255 ns                ;
; N/A                                     ; 143.06 MHz ( period = 6.990 ns )                    ; addr_rom[9]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg9 ; clk        ; clk      ; None                        ; None                      ; 2.244 ns                ;
; N/A                                     ; 148.26 MHz ( period = 6.745 ns )                    ; addr_rom[0]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.999 ns                ;
; N/A                                     ; 148.26 MHz ( period = 6.745 ns )                    ; addr_rom[1]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 1.999 ns                ;
; N/A                                     ; 151.15 MHz ( period = 6.616 ns )                    ; addr_rom[3]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg3 ; clk        ; clk      ; None                        ; None                      ; 1.870 ns                ;
; N/A                                     ; 151.42 MHz ( period = 6.604 ns )                    ; addr_rom[4]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg4 ; clk        ; clk      ; None                        ; None                      ; 1.858 ns                ;
; N/A                                     ; 151.47 MHz ( period = 6.602 ns )                    ; addr_rom[2]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg2 ; clk        ; clk      ; None                        ; None                      ; 1.856 ns                ;
; N/A                                     ; 151.49 MHz ( period = 6.601 ns )                    ; addr_rom[9]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg9 ; clk        ; clk      ; None                        ; None                      ; 1.855 ns                ;
; N/A                                     ; 151.61 MHz ( period = 6.596 ns )                    ; addr_rom[8]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg8 ; clk        ; clk      ; None                        ; None                      ; 1.850 ns                ;
; N/A                                     ; 151.70 MHz ( period = 6.592 ns )                    ; addr_rom[7]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg7 ; clk        ; clk      ; None                        ; None                      ; 1.846 ns                ;
; N/A                                     ; 151.72 MHz ( period = 6.591 ns )                    ; addr_rom[6]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg6 ; clk        ; clk      ; None                        ; None                      ; 1.845 ns                ;
; N/A                                     ; 151.81 MHz ( period = 6.587 ns )                    ; addr_rom[5]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg5 ; clk        ; clk      ; None                        ; None                      ; 1.841 ns                ;
; N/A                                     ; 162.76 MHz ( period = 6.144 ns )                    ; addr_rom[1]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg1 ; clk        ; clk      ; None                        ; None                      ; 1.398 ns                ;
; N/A                                     ; 163.03 MHz ( period = 6.134 ns )                    ; addr_rom[0]                                                                                                 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg0 ; clk        ; clk      ; None                        ; None                      ; 1.388 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg8 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg9 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[0]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg8 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg9 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[3]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg8 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg9 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[2]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg0 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg1 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg2 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg3 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg4 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg5 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg6 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg7 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg8 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a0~porta_address_reg9 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[1]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg0 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg1 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg2 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg3 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg4 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg5 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg6 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg7 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg8 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg9 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[4]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg0 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg1 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg2 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg3 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg4 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg5 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg6 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg7 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg8 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg9 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[7]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg0 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg1 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg2 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg3 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg4 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg5 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg6 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg7 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg8 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg9 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[6]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg0 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg1 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg2 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg3 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg4 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg5 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg6 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg7 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg8 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 197.01 MHz ( period = 5.076 ns )                    ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg9 ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[5]                          ; clk        ; clk      ; None                        ; None                      ; 4.319 ns                ;
; N/A                                     ; 213.77 MHz ( period = 4.678 ns )                    ; addr_rom[2]                                                                                                 ; state.STOP                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 4.426 ns                ;
; N/A                                     ; 213.77 MHz ( period = 4.678 ns )                    ; addr_rom[2]                                                                                                 ; state.DISPLAY0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 4.426 ns                ;
; N/A                                     ; 214.09 MHz ( period = 4.671 ns )                    ; LCD_count[0]                                                                                                ; LCD_count[11]                                                                                               ; clk        ; clk      ; None                        ; None                      ; 4.387 ns                ;
; N/A                                     ; 214.09 MHz ( period = 4.671 ns )                    ; LCD_count[0]                                                                                                ; LCD_count[8]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 4.387 ns                ;
; N/A                                     ; 220.75 MHz ( period = 4.530 ns )                    ; LCD_count[0]                                                                                                ; LCD_clk                                                                                                     ; clk        ; clk      ; None                        ; None                      ; 4.269 ns                ;
; N/A                                     ; 220.80 MHz ( period = 4.529 ns )                    ; LCD_count[0]                                                                                                ; LCD_count[7]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 4.268 ns                ;
; N/A                                     ; 220.95 MHz ( period = 4.526 ns )                    ; LCD_count[0]                                                                                                ; LCD_count[6]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 4.265 ns                ;
; N/A                                     ; 221.53 MHz ( period = 4.514 ns )                    ; addr_rom[3]                                                                                                 ; state.STOP                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 4.262 ns                ;
; N/A                                     ; 221.53 MHz ( period = 4.514 ns )                    ; addr_rom[3]                                                                                                 ; state.DISPLAY0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 4.262 ns                ;
; N/A                                     ; 227.07 MHz ( period = 4.404 ns )                    ; addr_rom[0]                                                                                                 ; state.STOP                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 4.152 ns                ;
; N/A                                     ; 227.07 MHz ( period = 4.404 ns )                    ; addr_rom[0]                                                                                                 ; state.DISPLAY0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 4.152 ns                ;
; N/A                                     ; 233.43 MHz ( period = 4.284 ns )                    ; addr_rom[8]                                                                                                 ; addr_rom[8]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 4.023 ns                ;
; N/A                                     ; 235.40 MHz ( period = 4.248 ns )                    ; addr_rom[9]                                                                                                 ; addr_rom[9]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.987 ns                ;
; N/A                                     ; 237.70 MHz ( period = 4.207 ns )                    ; state.WRITERAM                                                                                              ; data[0]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.955 ns                ;
; N/A                                     ; 238.49 MHz ( period = 4.193 ns )                    ; addr_rom[1]                                                                                                 ; state.STOP                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.941 ns                ;
; N/A                                     ; 238.49 MHz ( period = 4.193 ns )                    ; addr_rom[1]                                                                                                 ; state.DISPLAY0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 3.941 ns                ;
; N/A                                     ; 242.84 MHz ( period = 4.118 ns )                    ; LCD_count[0]                                                                                                ; LCD_count[2]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.857 ns                ;
; N/A                                     ; 245.94 MHz ( period = 4.066 ns )                    ; LCD_count[6]                                                                                                ; LCD_count[7]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.805 ns                ;
; N/A                                     ; 248.20 MHz ( period = 4.029 ns )                    ; state.IDLE                                                                                                  ; addr_rom[1]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.759 ns                ;
; N/A                                     ; 249.88 MHz ( period = 4.002 ns )                    ; addr_rom[7]                                                                                                 ; state.DISPLAY0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 3.750 ns                ;
; N/A                                     ; 250.63 MHz ( period = 3.990 ns )                    ; LCD_count[2]                                                                                                ; LCD_count[11]                                                                                               ; clk        ; clk      ; None                        ; None                      ; 3.706 ns                ;
; N/A                                     ; 250.63 MHz ( period = 3.990 ns )                    ; LCD_count[2]                                                                                                ; LCD_count[8]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.706 ns                ;
; N/A                                     ; 252.53 MHz ( period = 3.960 ns )                    ; state.WRITERAM                                                                                              ; data[4]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.708 ns                ;
; N/A                                     ; 255.36 MHz ( period = 3.916 ns )                    ; state.WRITERAM                                                                                              ; data[1]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.664 ns                ;
; N/A                                     ; 255.56 MHz ( period = 3.913 ns )                    ; LCD_count[3]                                                                                                ; LCD_count[6]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.652 ns                ;
; N/A                                     ; 255.75 MHz ( period = 3.910 ns )                    ; LCD_count[3]                                                                                                ; LCD_count[7]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.649 ns                ;
; N/A                                     ; 256.61 MHz ( period = 3.897 ns )                    ; LCD_count[1]                                                                                                ; LCD_count[6]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.636 ns                ;
; N/A                                     ; 256.81 MHz ( period = 3.894 ns )                    ; LCD_count[1]                                                                                                ; LCD_count[7]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.633 ns                ;
; N/A                                     ; 257.33 MHz ( period = 3.886 ns )                    ; LCD_count[4]                                                                                                ; LCD_count[6]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.625 ns                ;
; N/A                                     ; 257.53 MHz ( period = 3.883 ns )                    ; LCD_count[4]                                                                                                ; LCD_count[7]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.622 ns                ;
; N/A                                     ; 257.60 MHz ( period = 3.882 ns )                    ; LCD_count[5]                                                                                                ; LCD_count[6]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.621 ns                ;
; N/A                                     ; 257.80 MHz ( period = 3.879 ns )                    ; LCD_count[5]                                                                                                ; LCD_count[7]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.618 ns                ;
; N/A                                     ; 259.00 MHz ( period = 3.861 ns )                    ; state.IDLE                                                                                                  ; addr_rom[4]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.591 ns                ;
; N/A                                     ; 259.20 MHz ( period = 3.858 ns )                    ; state.IDLE                                                                                                  ; addr_rom[6]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.588 ns                ;
; N/A                                     ; 259.34 MHz ( period = 3.856 ns )                    ; state.IDLE                                                                                                  ; addr_rom[0]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.586 ns                ;
; N/A                                     ; 259.67 MHz ( period = 3.851 ns )                    ; state.IDLE                                                                                                  ; addr_rom[3]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.581 ns                ;
; N/A                                     ; 259.81 MHz ( period = 3.849 ns )                    ; LCD_count[2]                                                                                                ; LCD_clk                                                                                                     ; clk        ; clk      ; None                        ; None                      ; 3.588 ns                ;
; N/A                                     ; 259.88 MHz ( period = 3.848 ns )                    ; LCD_count[2]                                                                                                ; LCD_count[7]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.587 ns                ;
; N/A                                     ; 259.88 MHz ( period = 3.848 ns )                    ; state.IDLE                                                                                                  ; addr_rom[7]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.578 ns                ;
; N/A                                     ; 260.01 MHz ( period = 3.846 ns )                    ; state.IDLE                                                                                                  ; addr_rom[5]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.576 ns                ;
; N/A                                     ; 260.08 MHz ( period = 3.845 ns )                    ; LCD_count[2]                                                                                                ; LCD_count[6]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.584 ns                ;
; N/A                                     ; 260.35 MHz ( period = 3.841 ns )                    ; state.IDLE                                                                                                  ; addr_rom[2]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.571 ns                ;
; N/A                                     ; 262.19 MHz ( period = 3.814 ns )                    ; addr_rom[4]                                                                                                 ; state.DISPLAY0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 3.562 ns                ;
; N/A                                     ; 267.02 MHz ( period = 3.745 ns )                    ; LCD_count[0]                                                                                                ; LCD_count[5]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.484 ns                ;
; N/A                                     ; 270.64 MHz ( period = 3.695 ns )                    ; addr_rom[6]                                                                                                 ; state.DISPLAY0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 3.443 ns                ;
; N/A                                     ; 272.41 MHz ( period = 3.671 ns )                    ; addr_rom[8]                                                                                                 ; state.DISPLAY0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 3.419 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[9]                                                                                                ; LCD_count[2]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.394 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[9]                                                                                                ; LCD_clk                                                                                                     ; clk        ; clk      ; None                        ; None                      ; 3.378 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[9]                                                                                                ; LCD_count[7]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.378 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[9]                                                                                                ; LCD_count[6]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.375 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; state.WRITERAM                                                                                              ; data[2]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.359 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[6]                                                                                                ; LCD_count[8]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.307 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; addr_rom[7]                                                                                                 ; state.STOP                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.317 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[0]                                                                                                ; LCD_count[9]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.279 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[0]                                                                                                ; LCD_count[4]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.291 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; addr_rom[1]                                                                                                 ; addr_rom[1]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.273 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; addr_rom[1]                                                                                                 ; data[0]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.267 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[7]                                                                                                ; LCD_count[8]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.234 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; addr_rom[5]                                                                                                 ; state.DISPLAY0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 3.258 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[6]                                                                                                ; LCD_count[11]                                                                                               ; clk        ; clk      ; None                        ; None                      ; 3.199 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[7]                                                                                                ; LCD_count[7]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.214 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[6]                                                                                                ; LCD_count[6]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.210 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[6]                                                                                                ; LCD_count[9]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.175 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[2]                                                                                                ; LCD_count[2]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.176 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; addr_rom[9]                                                                                                 ; state.DISPLAY0                                                                                              ; clk        ; clk      ; None                        ; None                      ; 3.177 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; state.WRITERAM                                                                                              ; data[3]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.166 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[7]                                                                                                ; LCD_count[11]                                                                                               ; clk        ; clk      ; None                        ; None                      ; 3.128 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[0]                                                                                                ; LCD_count[10]                                                                                               ; clk        ; clk      ; None                        ; None                      ; 3.121 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; addr_rom[6]                                                                                                 ; data[2]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.146 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; addr_rom[2]                                                                                                 ; addr_rom[2]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.133 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; addr_rom[4]                                                                                                 ; addr_rom[4]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.130 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[7]                                                                                                ; LCD_count[9]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.102 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[6]                                                                                                ; LCD_count[10]                                                                                               ; clk        ; clk      ; None                        ; None                      ; 3.097 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; addr_rom[4]                                                                                                 ; state.STOP                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.129 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[0]                                                                                                ; LCD_count[1]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.119 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; state.WRITERAM                                                                                              ; data[7]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.113 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[3]                                                                                                ; LCD_count[8]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.071 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[1]                                                                                                ; LCD_count[8]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.055 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; addr_rom[5]                                                                                                 ; addr_rom[5]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.074 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; state.IDLE                                                                                                  ; addr_rom[9]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 3.063 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[4]                                                                                                ; LCD_count[8]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.044 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[5]                                                                                                ; LCD_count[8]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.040 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[7]                                                                                                ; LCD_count[10]                                                                                               ; clk        ; clk      ; None                        ; None                      ; 3.024 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[3]                                                                                                ; LCD_count[5]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.001 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; addr_rom[6]                                                                                                 ; state.STOP                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 3.010 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; addr_rom[8]                                                                                                 ; data[4]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 3.006 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; addr_rom[0]                                                                                                 ; addr_rom[0]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 2.992 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; addr_rom[3]                                                                                                 ; addr_rom[3]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 2.989 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[1]                                                                                                ; LCD_count[5]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.985 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[4]                                                                                                ; LCD_count[11]                                                                                               ; clk        ; clk      ; None                        ; None                      ; 2.955 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; addr_rom[8]                                                                                                 ; state.STOP                                                                                                  ; clk        ; clk      ; None                        ; None                      ; 2.986 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[4]                                                                                                ; LCD_count[5]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.970 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; state.WRITERAM                                                                                              ; data[5]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.979 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; addr_rom[2]                                                                                                 ; data[1]~reg0                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.971 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; addr_rom[6]                                                                                                 ; addr_rom[6]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 2.952 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; addr_rom[7]                                                                                                 ; addr_rom[7]                                                                                                 ; clk        ; clk      ; None                        ; None                      ; 2.950 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[8]                                                                                                ; LCD_count[2]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.955 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[8]                                                                                                ; LCD_clk                                                                                                     ; clk        ; clk      ; None                        ; None                      ; 2.939 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[8]                                                                                                ; LCD_count[7]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.939 ns                ;
; N/A                                     ; Restricted to 275.03 MHz ( period = 3.636 ns )      ; LCD_count[8]                                                                                                ; LCD_count[6]                                                                                                ; clk        ; clk      ; None                        ; None                      ; 2.936 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                                                                                                             ;                                                                                                             ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'clk'                                                                                                                                                                                                                                         ;
+------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                                               ; To           ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[6] ; data[6]~reg0 ; clk        ; clk      ; None                       ; None                       ; 1.457 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[3] ; data[3]~reg0 ; clk        ; clk      ; None                       ; None                       ; 2.070 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[7] ; data[7]~reg0 ; clk        ; clk      ; None                       ; None                       ; 2.666 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[5] ; data[5]~reg0 ; clk        ; clk      ; None                       ; None                       ; 2.668 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[1] ; data[1]~reg0 ; clk        ; clk      ; None                       ; None                       ; 2.761 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[2] ; data[2]~reg0 ; clk        ; clk      ; None                       ; None                       ; 2.819 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[0] ; data[0]~reg0 ; clk        ; clk      ; None                       ; None                       ; 3.061 ns                 ;
; Not operational: Clock Skew > Data Delay ; lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[4] ; data[4]~reg0 ; clk        ; clk      ; None                       ; None                       ; 3.422 ns                 ;
+------------------------------------------+------------------------------------------------------------------------------------+--------------+------------+----------+----------------------------+----------------------------+--------------------------+


+-------------------------------------------------------------------------+
; tco                                                                     ;
+-------+--------------+------------+--------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From         ; To      ; From Clock ;
+-------+--------------+------------+--------------+---------+------------+
; N/A   ; None         ; 12.630 ns  ; flag         ; en      ; clk        ;
; N/A   ; None         ; 12.625 ns  ; data[6]~en   ; data[6] ; clk        ;
; N/A   ; None         ; 12.567 ns  ; rs~reg0      ; rs      ; clk        ;
; N/A   ; None         ; 12.553 ns  ; data[6]~reg0 ; data[6] ; clk        ;
; N/A   ; None         ; 12.381 ns  ; data[7]~en   ; data[7] ; clk        ;
; N/A   ; None         ; 12.379 ns  ; data[2]~en   ; data[2] ; clk        ;
; N/A   ; None         ; 12.358 ns  ; data[5]~en   ; data[5] ; clk        ;
; N/A   ; None         ; 12.352 ns  ; data[3]~en   ; data[3] ; clk        ;
; N/A   ; None         ; 12.342 ns  ; data[4]~en   ; data[4] ; clk        ;
; N/A   ; None         ; 12.337 ns  ; data[3]~reg0 ; data[3] ; clk        ;
; N/A   ; None         ; 12.295 ns  ; data[5]~reg0 ; data[5] ; clk        ;
; N/A   ; None         ; 12.290 ns  ; data[2]~reg0 ; data[2] ; clk        ;
; N/A   ; None         ; 12.289 ns  ; data[7]~reg0 ; data[7] ; clk        ;
; N/A   ; None         ; 12.271 ns  ; data[4]~reg0 ; data[4] ; clk        ;
; N/A   ; None         ; 11.956 ns  ; data[1]~en   ; data[1] ; clk        ;
; N/A   ; None         ; 11.955 ns  ; data[0]~en   ; data[0] ; clk        ;
; N/A   ; None         ; 11.877 ns  ; data[0]~reg0 ; data[0] ; clk        ;
; N/A   ; None         ; 11.869 ns  ; data[1]~reg0 ; data[1] ; clk        ;
; N/A   ; None         ; 10.527 ns  ; LCD_clk      ; en      ; clk        ;
+-------+--------------+------------+--------------+---------+------------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 222 10/21/2009 SJ Full Version
    Info: Processing started: Mon May 08 16:23:28 2017
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off LCD_Block_Disp_Ctrl -c LCD_Block_Disp_Ctrl --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "clk" is an undefined clock
Warning: Found 1 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "LCD_clk" as buffer
Info: Clock "clk" has Internal fmax of 142.29 MHz between source register "addr_rom[4]" and destination memory "lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg4" (period= 7.028 ns)
    Info: + Longest register to memory delay is 2.282 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X16_Y18_N4; Fanout = 7; REG Node = 'addr_rom[4]'
        Info: 2: + IC(1.899 ns) + CELL(0.383 ns) = 2.282 ns; Loc. = M4K_X17_Y17; Fanout = 4; MEM Node = 'lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg4'
        Info: Total cell delay = 0.383 ns ( 16.78 % )
        Info: Total interconnect delay = 1.899 ns ( 83.22 % )
    Info: - Smallest clock skew is -4.429 ns
        Info: + Shortest clock path from clock "clk" to destination memory is 2.973 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 41; CLK Node = 'clk'
            Info: 2: + IC(0.782 ns) + CELL(0.722 ns) = 2.973 ns; Loc. = M4K_X17_Y17; Fanout = 4; MEM Node = 'lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|ram_block1a4~porta_address_reg4'
            Info: Total cell delay = 2.191 ns ( 73.70 % )
            Info: Total interconnect delay = 0.782 ns ( 26.30 % )
        Info: - Longest clock path from clock "clk" to source register is 7.402 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 41; CLK Node = 'clk'
            Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N5; Fanout = 39; REG Node = 'LCD_clk'
            Info: 3: + IC(3.542 ns) + CELL(0.711 ns) = 7.402 ns; Loc. = LC_X16_Y18_N4; Fanout = 7; REG Node = 'addr_rom[4]'
            Info: Total cell delay = 3.115 ns ( 42.08 % )
            Info: Total interconnect delay = 4.287 ns ( 57.92 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Micro setup delay of destination is 0.093 ns
Warning: Circuit may not operate. Detected 8 non-operational path(s) clocked by clock "clk" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[6]" and destination pin or register "data[6]~reg0" for clock "clk" (Hold time is 2.36 ns)
    Info: + Largest clock skew is 4.452 ns
        Info: + Longest clock path from clock "clk" to destination register is 7.411 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 41; CLK Node = 'clk'
            Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N5; Fanout = 39; REG Node = 'LCD_clk'
            Info: 3: + IC(3.551 ns) + CELL(0.711 ns) = 7.411 ns; Loc. = LC_X21_Y17_N8; Fanout = 1; REG Node = 'data[6]~reg0'
            Info: Total cell delay = 3.115 ns ( 42.03 % )
            Info: Total interconnect delay = 4.296 ns ( 57.97 % )
        Info: - Shortest clock path from clock "clk" to source memory is 2.959 ns
            Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 41; CLK Node = 'clk'
            Info: 2: + IC(0.782 ns) + CELL(0.708 ns) = 2.959 ns; Loc. = M4K_X17_Y17; Fanout = 1; MEM Node = 'lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[6]'
            Info: Total cell delay = 2.177 ns ( 73.57 % )
            Info: Total interconnect delay = 0.782 ns ( 26.43 % )
    Info: - Micro clock to output delay of source is 0.650 ns
    Info: - Shortest memory to register delay is 1.457 ns
        Info: 1: + IC(0.000 ns) + CELL(0.104 ns) = 0.104 ns; Loc. = M4K_X17_Y17; Fanout = 1; MEM Node = 'lpm_rom0:rom|altsyncram:altsyncram_component|altsyncram_q131:auto_generated|q_a[6]'
        Info: 2: + IC(1.044 ns) + CELL(0.309 ns) = 1.457 ns; Loc. = LC_X21_Y17_N8; Fanout = 1; REG Node = 'data[6]~reg0'
        Info: Total cell delay = 0.413 ns ( 28.35 % )
        Info: Total interconnect delay = 1.044 ns ( 71.65 % )
    Info: + Micro hold delay of destination is 0.015 ns
Info: tco from clock "clk" to destination pin "en" through register "flag" is 12.630 ns
    Info: + Longest clock path from clock "clk" to source register is 7.411 ns
        Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = PIN_28; Fanout = 41; CLK Node = 'clk'
        Info: 2: + IC(0.745 ns) + CELL(0.935 ns) = 3.149 ns; Loc. = LC_X8_Y10_N5; Fanout = 39; REG Node = 'LCD_clk'
        Info: 3: + IC(3.551 ns) + CELL(0.711 ns) = 7.411 ns; Loc. = LC_X24_Y18_N8; Fanout = 2; REG Node = 'flag'
        Info: Total cell delay = 3.115 ns ( 42.03 % )
        Info: Total interconnect delay = 4.296 ns ( 57.97 % )
    Info: + Micro clock to output delay of source is 0.224 ns
    Info: + Longest register to pin delay is 4.995 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC_X24_Y18_N8; Fanout = 2; REG Node = 'flag'
        Info: 2: + IC(0.550 ns) + CELL(0.292 ns) = 0.842 ns; Loc. = LC_X24_Y18_N6; Fanout = 1; COMB Node = 'en~0'
        Info: 3: + IC(2.029 ns) + CELL(2.124 ns) = 4.995 ns; Loc. = PIN_175; Fanout = 0; PIN Node = 'en'
        Info: Total cell delay = 2.416 ns ( 48.37 % )
        Info: Total interconnect delay = 2.579 ns ( 51.63 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 3 warnings
    Info: Peak virtual memory: 195 megabytes
    Info: Processing ended: Mon May 08 16:23:29 2017
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01


