# compile vhdl design source files
vhdl xil_defaultlib  "../../../../sixteen_bit_claa.srcs/sim_1/imports/new/claa_tb.vhd"
