============================================================
  Generated by:           Genus(TM) Synthesis Solution 20.10-p001_1
  Generated on:           Nov 26 2024  05:09:31 am
  Module:                 UART
  Technology library:     slow_vdd1v0 1.0
  Operating conditions:   PVT_0P9V_125C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

        Pin                  Type       Fanout Load Slew Delay Arrival   
                                               (fF) (ps)  (ps)   (ps)    
-------------------------------------------------------------------------
(clock TX_CLK)            launch                                     0 R 
U0_UART_TX
  U0_parity_calc
    DATA_V_reg[5]/CK                                 100    +0       0 R 
    DATA_V_reg[5]/Q       SDFFRHQX1LVT       2  0.9   22  +189     189 R 
    g380__2883/B                                            +0     189   
    g380__2883/Y          XNOR2X1LVT         1  0.2   14   +78     267 F 
    g375__9945/A                                            +0     267   
    g375__9945/Y          XNOR2X1LVT         1  0.2   14  +117     384 R 
    g370__9315/A                                            +0     384   
    g370__9315/Y          XNOR2X1LVT         1  0.2   14  +107     491 F 
    g369__6161/A                                            +0     491   
    g369__6161/Y          XNOR2X1LVT         1  0.2   14  +117     608 R 
    g368__4733/A                                            +0     608   
    g368__4733/Y          XNOR2X1LVT         1  0.2   14  +107     715 F 
    g367__7482/A                                            +0     715   
    g367__7482/Y          XNOR2X1LVT         1  0.2   14  +117     832 R 
    g366__5115/A                                            +0     832   
    g366__5115/Y          XNOR2X1LVT         1  0.2   14  +107     939 F 
    g365__1881/A                                            +0     939   
    g365__1881/Y          XNOR2X1LVT         1  0.4   17  +118    1058 R 
    parity_reg/SI    <<<  SDFFRHQX1LVT                      +0    1058   
    parity_reg/CK         setup                      100   +92    1150 R 
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - -
(clock TX_CLK)            capture                                 2500 R 
                          uncertainty                      -10    2490 R 
-------------------------------------------------------------------------
Cost Group   : 'TX_CLK' (path_group 'TX_CLK')
Timing slack :    1340ps 
Start-point  : U0_UART_TX/U0_parity_calc/DATA_V_reg[5]/CK
End-point    : U0_UART_TX/U0_parity_calc/parity_reg/SI

