
===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= min_ss_100C_1v60 Corner ===================================

Startpoint: wbs_stb_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.860000    6.510000 v input external delay
     1    0.003733    0.150000    0.000000    6.510000 v wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.150060    0.000029    6.510029 v input49/A (sky130_fd_sc_hd__buf_1)
     2    0.011157    0.136726    0.255692    6.765721 v input49/X (sky130_fd_sc_hd__buf_1)
                                                         net49 (net)
                      0.136726    0.000374    6.766096 v _4_/B (sky130_fd_sc_hd__and2_4)
     1    0.094402    0.219232    0.462913    7.229009 v _4_/X (sky130_fd_sc_hd__and2_4)
                                                         ram_controller.EN (net)
                      0.219314    0.003844    7.232853 v SRAM_0/EN (EF_SRAM_1024x32_wrapper)
                                              7.232853   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.370807    6.988161   library hold time
                                              6.988161   data required time
---------------------------------------------------------------------------------------------
                                              6.988161   data required time
                                             -7.232853   data arrival time
---------------------------------------------------------------------------------------------
                                              0.244692   slack (MET)


Startpoint: wbs_stb_i (input port clocked by clk)
Endpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.860000    6.510000 ^ input external delay
     1    0.003862    0.150000    0.000000    6.510000 ^ wbs_stb_i (in)
                                                         wbs_stb_i (net)
                      0.150063    0.000030    6.510030 ^ input49/A (sky130_fd_sc_hd__buf_1)
     2    0.011476    0.227906    0.282350    6.792380 ^ input49/X (sky130_fd_sc_hd__buf_1)
                                                         net49 (net)
                      0.227906    0.000277    6.792656 ^ _5_/C (sky130_fd_sc_hd__and3b_1)
     1    0.003181    0.092195    0.350727    7.143383 ^ _5_/X (sky130_fd_sc_hd__and3b_1)
                                                         _0_ (net)
                      0.092195    0.000040    7.143423 ^ _6_/D (sky130_fd_sc_hd__dfrtp_1)
                                              7.143423   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130347    0.006888    6.120244 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.012498    0.058068    0.250445    6.370689 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.058069    0.000628    6.371317 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.100000    6.471317   clock uncertainty
                                  0.000000    6.471317   clock reconvergence pessimism
                                 -0.083965    6.387352   library hold time
                                              6.387352   data required time
---------------------------------------------------------------------------------------------
                                              6.387352   data required time
                                             -7.143423   data arrival time
---------------------------------------------------------------------------------------------
                                              0.756070   slack (MET)


Startpoint: wbs_we_i (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.650000    6.300000 ^ input external delay
     1    0.003440    0.090000    0.000000    6.300000 ^ wbs_we_i (in)
                                                         wbs_we_i (net)
                      0.090050    0.000024    6.300024 ^ hold98/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003075    0.094953    1.000661    7.300685 ^ hold98/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net190 (net)
                      0.094953    0.000038    7.300723 ^ input50/A (sky130_fd_sc_hd__dlymetal6s2s_1)
     1    0.019175    0.316306    0.333107    7.633830 ^ input50/X (sky130_fd_sc_hd__dlymetal6s2s_1)
                                                         net50 (net)
                      0.316309    0.000824    7.634654 ^ _2_/A (sky130_fd_sc_hd__clkinv_4)
     1    0.072426    0.268439    0.328232    7.962886 v _2_/Y (sky130_fd_sc_hd__clkinv_4)
                                                         ram_controller.R_WB (net)
                      0.268459    0.002354    7.965240 v SRAM_0/R_WB (EF_SRAM_1024x32_wrapper)
                                              7.965240   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.310726    6.928079   library hold time
                                              6.928079   data required time
---------------------------------------------------------------------------------------------
                                              6.928079   data required time
                                             -7.965240   data arrival time
---------------------------------------------------------------------------------------------
                                              1.037160   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003962    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090083    0.000039    5.840039 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002202    0.087436    0.987976    6.828016 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.087436    0.000020    6.828035 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010311    0.193707    1.086379    7.914414 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.193707    0.000125    7.914539 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027354    0.073202    0.227216    8.141756 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.073266    0.001813    8.143569 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.343605    0.355969    8.499538 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.344532    0.014053    8.513591 ^ SRAM_0/BEN[15] (EF_SRAM_1024x32_wrapper)
                                              8.513591   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.544844    7.162198   library hold time
                                              7.162198   data required time
---------------------------------------------------------------------------------------------
                                              7.162198   data required time
                                             -8.513591   data arrival time
---------------------------------------------------------------------------------------------
                                              1.351393   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003962    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090083    0.000039    5.840039 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002202    0.087436    0.987976    6.828016 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.087436    0.000020    6.828035 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010311    0.193707    1.086379    7.914414 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.193707    0.000125    7.914539 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027354    0.073202    0.227216    8.141756 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.073266    0.001813    8.143569 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.343605    0.355969    8.499538 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.344888    0.016430    8.515968 ^ SRAM_0/BEN[14] (EF_SRAM_1024x32_wrapper)
                                              8.515968   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.544791    7.162144   library hold time
                                              7.162144   data required time
---------------------------------------------------------------------------------------------
                                              7.162144   data required time
                                             -8.515968   data arrival time
---------------------------------------------------------------------------------------------
                                              1.353824   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003962    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090083    0.000039    5.840039 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002202    0.087436    0.987976    6.828016 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.087436    0.000020    6.828035 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010311    0.193707    1.086379    7.914414 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.193707    0.000125    7.914539 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027354    0.073202    0.227216    8.141756 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.073266    0.001813    8.143569 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.343605    0.355969    8.499538 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.345079    0.017560    8.517098 ^ SRAM_0/BEN[13] (EF_SRAM_1024x32_wrapper)
                                              8.517098   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.544762    7.162116   library hold time
                                              7.162116   data required time
---------------------------------------------------------------------------------------------
                                              7.162116   data required time
                                             -8.517098   data arrival time
---------------------------------------------------------------------------------------------
                                              1.354982   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003962    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090083    0.000039    5.840039 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002202    0.087436    0.987976    6.828016 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.087436    0.000020    6.828035 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010311    0.193707    1.086379    7.914414 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.193707    0.000125    7.914539 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027354    0.073202    0.227216    8.141756 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.073266    0.001813    8.143569 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.343605    0.355969    8.499538 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.345217    0.018326    8.517864 ^ SRAM_0/BEN[12] (EF_SRAM_1024x32_wrapper)
                                              8.517864   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.544742    7.162095   library hold time
                                              7.162095   data required time
---------------------------------------------------------------------------------------------
                                              7.162095   data required time
                                             -8.517864   data arrival time
---------------------------------------------------------------------------------------------
                                              1.355769   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003962    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090083    0.000039    5.840039 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002202    0.087436    0.987976    6.828016 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.087436    0.000020    6.828035 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010311    0.193707    1.086379    7.914414 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.193707    0.000125    7.914539 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027354    0.073202    0.227216    8.141756 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.073266    0.001813    8.143569 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.343605    0.355969    8.499538 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.345361    0.019091    8.518630 ^ SRAM_0/BEN[11] (EF_SRAM_1024x32_wrapper)
                                              8.518630   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.544720    7.162074   library hold time
                                              7.162074   data required time
---------------------------------------------------------------------------------------------
                                              7.162074   data required time
                                             -8.518630   data arrival time
---------------------------------------------------------------------------------------------
                                              1.356556   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003962    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090083    0.000039    5.840039 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002202    0.087436    0.987976    6.828016 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.087436    0.000020    6.828035 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010311    0.193707    1.086379    7.914414 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.193707    0.000125    7.914539 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027354    0.073202    0.227216    8.141756 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.073266    0.001813    8.143569 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.343605    0.355969    8.499538 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.345462    0.019607    8.519146 ^ SRAM_0/BEN[10] (EF_SRAM_1024x32_wrapper)
                                              8.519146   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.544705    7.162059   library hold time
                                              7.162059   data required time
---------------------------------------------------------------------------------------------
                                              7.162059   data required time
                                             -8.519146   data arrival time
---------------------------------------------------------------------------------------------
                                              1.357087   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003962    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090083    0.000039    5.840039 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002202    0.087436    0.987976    6.828016 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.087436    0.000020    6.828035 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010311    0.193707    1.086379    7.914414 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.193707    0.000125    7.914539 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027354    0.073202    0.227216    8.141756 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.073266    0.001813    8.143569 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.343605    0.355969    8.499538 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.345526    0.019926    8.519464 ^ SRAM_0/BEN[9] (EF_SRAM_1024x32_wrapper)
                                              8.519464   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.544695    7.162049   library hold time
                                              7.162049   data required time
---------------------------------------------------------------------------------------------
                                              7.162049   data required time
                                             -8.519464   data arrival time
---------------------------------------------------------------------------------------------
                                              1.357416   slack (MET)


Startpoint: wbs_sel_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003962    0.090000    0.000000    5.840000 ^ wbs_sel_i[1] (in)
                                                         wbs_sel_i[1] (net)
                      0.090083    0.000039    5.840039 ^ hold87/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002202    0.087436    0.987976    6.828016 ^ hold87/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net179 (net)
                      0.087436    0.000020    6.828035 ^ hold85/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010311    0.193707    1.086379    7.914414 ^ hold85/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net177 (net)
                      0.193707    0.000125    7.914539 ^ input46/A (sky130_fd_sc_hd__buf_12)
     1    0.027354    0.073202    0.227216    8.141756 ^ input46/X (sky130_fd_sc_hd__buf_12)
                                                         net46 (net)
                      0.073266    0.001813    8.143569 ^ hold86/A (sky130_fd_sc_hd__buf_12)
     8    0.190717    0.343605    0.355969    8.499538 ^ hold86/X (sky130_fd_sc_hd__buf_12)
                                                         net178 (net)
                      0.345561    0.020101    8.519639 ^ SRAM_0/BEN[8] (EF_SRAM_1024x32_wrapper)
                                              8.519639   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.544690    7.162044   library hold time
                                              7.162044   data required time
---------------------------------------------------------------------------------------------
                                              7.162044   data required time
                                             -8.519639   data arrival time
---------------------------------------------------------------------------------------------
                                              1.357596   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004269    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090089    0.000042    5.840043 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002612    0.089536    0.993946    6.833989 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.089536    0.000028    6.834016 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010231    0.192578    1.086264    7.920280 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.192578    0.000102    7.920383 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022688    0.065999    0.220713    8.141096 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.066100    0.001503    8.142599 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.388085    0.364310    8.506909 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.394650    0.038644    8.545553 ^ SRAM_0/BEN[7] (EF_SRAM_1024x32_wrapper)
                                              8.545553   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.537333    7.154687   library hold time
                                              7.154687   data required time
---------------------------------------------------------------------------------------------
                                              7.154687   data required time
                                             -8.545553   data arrival time
---------------------------------------------------------------------------------------------
                                              1.390866   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004269    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090089    0.000042    5.840043 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002612    0.089536    0.993946    6.833989 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.089536    0.000028    6.834016 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010231    0.192578    1.086264    7.920280 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.192578    0.000102    7.920383 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022688    0.065999    0.220713    8.141096 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.066100    0.001503    8.142599 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.388085    0.364310    8.506909 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.395093    0.039843    8.546752 ^ SRAM_0/BEN[6] (EF_SRAM_1024x32_wrapper)
                                              8.546752   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.537267    7.154620   library hold time
                                              7.154620   data required time
---------------------------------------------------------------------------------------------
                                              7.154620   data required time
                                             -8.546752   data arrival time
---------------------------------------------------------------------------------------------
                                              1.392132   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004269    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090089    0.000042    5.840043 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002612    0.089536    0.993946    6.833989 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.089536    0.000028    6.834016 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010231    0.192578    1.086264    7.920280 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.192578    0.000102    7.920383 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022688    0.065999    0.220713    8.141096 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.066100    0.001503    8.142599 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.388085    0.364310    8.506909 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.395513    0.040946    8.547855 ^ SRAM_0/BEN[5] (EF_SRAM_1024x32_wrapper)
                                              8.547855   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.537204    7.154557   library hold time
                                              7.154557   data required time
---------------------------------------------------------------------------------------------
                                              7.154557   data required time
                                             -8.547855   data arrival time
---------------------------------------------------------------------------------------------
                                              1.393298   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004269    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090089    0.000042    5.840043 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002612    0.089536    0.993946    6.833989 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.089536    0.000028    6.834016 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010231    0.192578    1.086264    7.920280 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.192578    0.000102    7.920383 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022688    0.065999    0.220713    8.141096 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.066100    0.001503    8.142599 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.388085    0.364310    8.506909 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.395838    0.041776    8.548686 ^ SRAM_0/BEN[4] (EF_SRAM_1024x32_wrapper)
                                              8.548686   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.537155    7.154508   library hold time
                                              7.154508   data required time
---------------------------------------------------------------------------------------------
                                              7.154508   data required time
                                             -8.548686   data arrival time
---------------------------------------------------------------------------------------------
                                              1.394177   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004269    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090089    0.000042    5.840043 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002612    0.089536    0.993946    6.833989 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.089536    0.000028    6.834016 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010231    0.192578    1.086264    7.920280 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.192578    0.000102    7.920383 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022688    0.065999    0.220713    8.141096 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.066100    0.001503    8.142599 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.388085    0.364310    8.506909 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.396312    0.042958    8.549867 ^ SRAM_0/BEN[3] (EF_SRAM_1024x32_wrapper)
                                              8.549867   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.537084    7.154438   library hold time
                                              7.154438   data required time
---------------------------------------------------------------------------------------------
                                              7.154438   data required time
                                             -8.549867   data arrival time
---------------------------------------------------------------------------------------------
                                              1.395429   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004269    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090089    0.000042    5.840043 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002612    0.089536    0.993946    6.833989 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.089536    0.000028    6.834016 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010231    0.192578    1.086264    7.920280 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.192578    0.000102    7.920383 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022688    0.065999    0.220713    8.141096 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.066100    0.001503    8.142599 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.388085    0.364310    8.506909 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.396654    0.043789    8.550698 ^ SRAM_0/BEN[2] (EF_SRAM_1024x32_wrapper)
                                              8.550698   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.537033    7.154386   library hold time
                                              7.154386   data required time
---------------------------------------------------------------------------------------------
                                              7.154386   data required time
                                             -8.550698   data arrival time
---------------------------------------------------------------------------------------------
                                              1.396312   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004269    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090089    0.000042    5.840043 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002612    0.089536    0.993946    6.833989 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.089536    0.000028    6.834016 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010231    0.192578    1.086264    7.920280 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.192578    0.000102    7.920383 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022688    0.065999    0.220713    8.141096 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.066100    0.001503    8.142599 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.388085    0.364310    8.506909 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.397002    0.044620    8.551530 ^ SRAM_0/BEN[1] (EF_SRAM_1024x32_wrapper)
                                              8.551530   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.536981    7.154334   library hold time
                                              7.154334   data required time
---------------------------------------------------------------------------------------------
                                              7.154334   data required time
                                             -8.551530   data arrival time
---------------------------------------------------------------------------------------------
                                              1.397195   slack (MET)


Startpoint: wbs_sel_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.004269    0.090000    0.000000    5.840000 ^ wbs_sel_i[0] (in)
                                                         wbs_sel_i[0] (net)
                      0.090089    0.000042    5.840043 ^ hold90/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002612    0.089536    0.993946    6.833989 ^ hold90/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net182 (net)
                      0.089536    0.000028    6.834016 ^ hold88/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.010231    0.192578    1.086264    7.920280 ^ hold88/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net180 (net)
                      0.192578    0.000102    7.920383 ^ input45/A (sky130_fd_sc_hd__buf_12)
     1    0.022688    0.065999    0.220713    8.141096 ^ input45/X (sky130_fd_sc_hd__buf_12)
                                                         net45 (net)
                      0.066100    0.001503    8.142599 ^ hold89/A (sky130_fd_sc_hd__buf_12)
     8    0.215677    0.388085    0.364310    8.506909 ^ hold89/X (sky130_fd_sc_hd__buf_12)
                                                         net181 (net)
                      0.397071    0.044781    8.551690 ^ SRAM_0/BEN[0] (EF_SRAM_1024x32_wrapper)
                                              8.551690   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.536970    7.154324   library hold time
                                              7.154324   data required time
---------------------------------------------------------------------------------------------
                                              7.154324   data required time
                                             -8.551690   data arrival time
---------------------------------------------------------------------------------------------
                                              1.397367   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.002954    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090042    0.000020    5.840020 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002127    0.086385    0.986864    6.826884 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.086385    0.000020    6.826904 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011372    0.208597    1.098066    7.924970 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.208597    0.000174    7.925144 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.059986    0.124717    0.270835    8.195979 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.126291    0.010480    8.206459 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.346041    0.376921    8.583380 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.347660    0.018511    8.601891 ^ SRAM_0/BEN[16] (EF_SRAM_1024x32_wrapper)
                                              8.601891   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.544376    7.161729   library hold time
                                              7.161729   data required time
---------------------------------------------------------------------------------------------
                                              7.161729   data required time
                                             -8.601891   data arrival time
---------------------------------------------------------------------------------------------
                                              1.440162   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.002954    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090042    0.000020    5.840020 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002127    0.086385    0.986864    6.826884 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.086385    0.000020    6.826904 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011372    0.208597    1.098066    7.924970 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.208597    0.000174    7.925144 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.059986    0.124717    0.270835    8.195979 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.126291    0.010480    8.206459 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.346041    0.376921    8.583380 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.347933    0.019940    8.603320 ^ SRAM_0/BEN[17] (EF_SRAM_1024x32_wrapper)
                                              8.603320   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.544335    7.161688   library hold time
                                              7.161688   data required time
---------------------------------------------------------------------------------------------
                                              7.161688   data required time
                                             -8.603320   data arrival time
---------------------------------------------------------------------------------------------
                                              1.441632   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.002954    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090042    0.000020    5.840020 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002127    0.086385    0.986864    6.826884 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.086385    0.000020    6.826904 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011372    0.208597    1.098066    7.924970 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.208597    0.000174    7.925144 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.059986    0.124717    0.270835    8.195979 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.126291    0.010480    8.206459 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.346041    0.376921    8.583380 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.348127    0.020887    8.604267 ^ SRAM_0/BEN[18] (EF_SRAM_1024x32_wrapper)
                                              8.604267   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.544306    7.161659   library hold time
                                              7.161659   data required time
---------------------------------------------------------------------------------------------
                                              7.161659   data required time
                                             -8.604267   data arrival time
---------------------------------------------------------------------------------------------
                                              1.442608   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003019    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090045    0.000021    5.840022 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001798    0.081801    0.982081    6.822103 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.081801    0.000014    6.822116 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011092    0.204667    1.093150    7.915267 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.204667    0.000175    7.915442 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063448    0.130409    0.272920    8.188362 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.132119    0.011189    8.199552 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.353281    0.379071    8.578623 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.356123    0.024598    8.603221 ^ SRAM_0/BEN[24] (EF_SRAM_1024x32_wrapper)
                                              8.603221   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.543107    7.160461   library hold time
                                              7.160461   data required time
---------------------------------------------------------------------------------------------
                                              7.160461   data required time
                                             -8.603221   data arrival time
---------------------------------------------------------------------------------------------
                                              1.442760   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.002954    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090042    0.000020    5.840020 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002127    0.086385    0.986864    6.826884 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.086385    0.000020    6.826904 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011372    0.208597    1.098066    7.924970 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.208597    0.000174    7.925144 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.059986    0.124717    0.270835    8.195979 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.126291    0.010480    8.206459 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.346041    0.376921    8.583380 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.348323    0.021799    8.605178 ^ SRAM_0/BEN[19] (EF_SRAM_1024x32_wrapper)
                                              8.605178   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.544276    7.161630   library hold time
                                              7.161630   data required time
---------------------------------------------------------------------------------------------
                                              7.161630   data required time
                                             -8.605178   data arrival time
---------------------------------------------------------------------------------------------
                                              1.443548   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.002954    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090042    0.000020    5.840020 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002127    0.086385    0.986864    6.826884 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.086385    0.000020    6.826904 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011372    0.208597    1.098066    7.924970 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.208597    0.000174    7.925144 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.059986    0.124717    0.270835    8.195979 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.126291    0.010480    8.206459 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.346041    0.376921    8.583380 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.348473    0.022473    8.605852 ^ SRAM_0/BEN[20] (EF_SRAM_1024x32_wrapper)
                                              8.605852   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.544254    7.161607   library hold time
                                              7.161607   data required time
---------------------------------------------------------------------------------------------
                                              7.161607   data required time
                                             -8.605852   data arrival time
---------------------------------------------------------------------------------------------
                                              1.444245   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003019    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090045    0.000021    5.840022 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001798    0.081801    0.982081    6.822103 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.081801    0.000014    6.822116 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011092    0.204667    1.093150    7.915267 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.204667    0.000175    7.915442 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063448    0.130409    0.272920    8.188362 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.132119    0.011189    8.199552 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.353281    0.379071    8.578623 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.356490    0.026050    8.604672 ^ SRAM_0/BEN[25] (EF_SRAM_1024x32_wrapper)
                                              8.604672   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.543052    7.160406   library hold time
                                              7.160406   data required time
---------------------------------------------------------------------------------------------
                                              7.160406   data required time
                                             -8.604672   data arrival time
---------------------------------------------------------------------------------------------
                                              1.444267   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.002954    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090042    0.000020    5.840020 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002127    0.086385    0.986864    6.826884 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.086385    0.000020    6.826904 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011372    0.208597    1.098066    7.924970 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.208597    0.000174    7.925144 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.059986    0.124717    0.270835    8.195979 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.126291    0.010480    8.206459 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.346041    0.376921    8.583380 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.348574    0.022910    8.606289 ^ SRAM_0/BEN[21] (EF_SRAM_1024x32_wrapper)
                                              8.606289   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.544239    7.161592   library hold time
                                              7.161592   data required time
---------------------------------------------------------------------------------------------
                                              7.161592   data required time
                                             -8.606289   data arrival time
---------------------------------------------------------------------------------------------
                                              1.444697   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.002954    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090042    0.000020    5.840020 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002127    0.086385    0.986864    6.826884 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.086385    0.000020    6.826904 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011372    0.208597    1.098066    7.924970 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.208597    0.000174    7.925144 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.059986    0.124717    0.270835    8.195979 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.126291    0.010480    8.206459 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.346041    0.376921    8.583380 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.348650    0.023237    8.606616 ^ SRAM_0/BEN[22] (EF_SRAM_1024x32_wrapper)
                                              8.606616   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.544227    7.161581   library hold time
                                              7.161581   data required time
---------------------------------------------------------------------------------------------
                                              7.161581   data required time
                                             -8.606616   data arrival time
---------------------------------------------------------------------------------------------
                                              1.445035   slack (MET)


Startpoint: wbs_sel_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.002954    0.090000    0.000000    5.840000 ^ wbs_sel_i[2] (in)
                                                         wbs_sel_i[2] (net)
                      0.090042    0.000020    5.840020 ^ hold93/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002127    0.086385    0.986864    6.826884 ^ hold93/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net185 (net)
                      0.086385    0.000020    6.826904 ^ hold91/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011372    0.208597    1.098066    7.924970 ^ hold91/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net183 (net)
                      0.208597    0.000174    7.925144 ^ input47/A (sky130_fd_sc_hd__buf_12)
     1    0.059986    0.124717    0.270835    8.195979 ^ input47/X (sky130_fd_sc_hd__buf_12)
                                                         net47 (net)
                      0.126291    0.010480    8.206459 ^ hold92/A (sky130_fd_sc_hd__buf_12)
     8    0.191491    0.346041    0.376921    8.583380 ^ hold92/X (sky130_fd_sc_hd__buf_12)
                                                         net184 (net)
                      0.348689    0.023399    8.606779 ^ SRAM_0/BEN[23] (EF_SRAM_1024x32_wrapper)
                                              8.606779   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.544221    7.161575   library hold time
                                              7.161575   data required time
---------------------------------------------------------------------------------------------
                                              7.161575   data required time
                                             -8.606779   data arrival time
---------------------------------------------------------------------------------------------
                                              1.445204   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003019    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090045    0.000021    5.840022 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001798    0.081801    0.982081    6.822103 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.081801    0.000014    6.822116 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011092    0.204667    1.093150    7.915267 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.204667    0.000175    7.915442 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063448    0.130409    0.272920    8.188362 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.132119    0.011189    8.199552 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.353281    0.379071    8.578623 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.356742    0.027001    8.605623 ^ SRAM_0/BEN[26] (EF_SRAM_1024x32_wrapper)
                                              8.605623   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.543014    7.160368   library hold time
                                              7.160368   data required time
---------------------------------------------------------------------------------------------
                                              7.160368   data required time
                                             -8.605623   data arrival time
---------------------------------------------------------------------------------------------
                                              1.445255   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003019    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090045    0.000021    5.840022 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001798    0.081801    0.982081    6.822103 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.081801    0.000014    6.822116 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011092    0.204667    1.093150    7.915267 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.204667    0.000175    7.915442 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063448    0.130409    0.272920    8.188362 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.132119    0.011189    8.199552 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.353281    0.379071    8.578623 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.356950    0.027755    8.606378 ^ SRAM_0/BEN[27] (EF_SRAM_1024x32_wrapper)
                                              8.606378   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.542983    7.160336   library hold time
                                              7.160336   data required time
---------------------------------------------------------------------------------------------
                                              7.160336   data required time
                                             -8.606378   data arrival time
---------------------------------------------------------------------------------------------
                                              1.446041   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003019    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090045    0.000021    5.840022 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001798    0.081801    0.982081    6.822103 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.081801    0.000014    6.822116 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011092    0.204667    1.093150    7.915267 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.204667    0.000175    7.915442 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063448    0.130409    0.272920    8.188362 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.132119    0.011189    8.199552 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.353281    0.379071    8.578623 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.357155    0.028479    8.607102 ^ SRAM_0/BEN[28] (EF_SRAM_1024x32_wrapper)
                                              8.607102   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.542952    7.160306   library hold time
                                              7.160306   data required time
---------------------------------------------------------------------------------------------
                                              7.160306   data required time
                                             -8.607102   data arrival time
---------------------------------------------------------------------------------------------
                                              1.446796   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003019    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090045    0.000021    5.840022 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001798    0.081801    0.982081    6.822103 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.081801    0.000014    6.822116 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011092    0.204667    1.093150    7.915267 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.204667    0.000175    7.915442 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063448    0.130409    0.272920    8.188362 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.132119    0.011189    8.199552 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.353281    0.379071    8.578623 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.357296    0.028965    8.607588 ^ SRAM_0/BEN[29] (EF_SRAM_1024x32_wrapper)
                                              8.607588   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.542931    7.160285   library hold time
                                              7.160285   data required time
---------------------------------------------------------------------------------------------
                                              7.160285   data required time
                                             -8.607588   data arrival time
---------------------------------------------------------------------------------------------
                                              1.447303   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003019    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090045    0.000021    5.840022 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001798    0.081801    0.982081    6.822103 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.081801    0.000014    6.822116 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011092    0.204667    1.093150    7.915267 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.204667    0.000175    7.915442 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063448    0.130409    0.272920    8.188362 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.132119    0.011189    8.199552 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.353281    0.379071    8.578623 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.357386    0.029270    8.607892 ^ SRAM_0/BEN[30] (EF_SRAM_1024x32_wrapper)
                                              8.607892   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.542918    7.160271   library hold time
                                              7.160271   data required time
---------------------------------------------------------------------------------------------
                                              7.160271   data required time
                                             -8.607892   data arrival time
---------------------------------------------------------------------------------------------
                                              1.447621   slack (MET)


Startpoint: wbs_sel_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.190000    5.840000 ^ input external delay
     1    0.003019    0.090000    0.000000    5.840000 ^ wbs_sel_i[3] (in)
                                                         wbs_sel_i[3] (net)
                      0.090045    0.000021    5.840022 ^ hold96/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001798    0.081801    0.982081    6.822103 ^ hold96/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net188 (net)
                      0.081801    0.000014    6.822116 ^ hold94/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.011092    0.204667    1.093150    7.915267 ^ hold94/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net186 (net)
                      0.204667    0.000175    7.915442 ^ input48/A (sky130_fd_sc_hd__buf_12)
     1    0.063448    0.130409    0.272920    8.188362 ^ input48/X (sky130_fd_sc_hd__buf_12)
                                                         net48 (net)
                      0.132119    0.011189    8.199552 ^ hold95/A (sky130_fd_sc_hd__buf_12)
     8    0.195110    0.353281    0.379071    8.578623 ^ hold95/X (sky130_fd_sc_hd__buf_12)
                                                         net187 (net)
                      0.357433    0.029430    8.608052 ^ SRAM_0/BEN[31] (EF_SRAM_1024x32_wrapper)
                                              8.608052   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.542911    7.160264   library hold time
                                              7.160264   data required time
---------------------------------------------------------------------------------------------
                                              7.160264   data required time
                                             -8.608052   data arrival time
---------------------------------------------------------------------------------------------
                                              1.447788   slack (MET)


Startpoint: wbs_dat_i[15] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003380    0.070000    0.000000    5.690000 ^ wbs_dat_i[15] (in)
                                                         wbs_dat_i[15] (net)
                      0.070053    0.000025    5.690025 ^ hold99/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002016    0.084822    0.977381    6.667407 ^ hold99/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net191 (net)
                      0.084822    0.000017    6.667423 ^ hold1/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001847    0.082484    0.980836    7.648259 ^ hold1/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net93 (net)
                      0.082484    0.000006    7.648265 ^ input19/A (sky130_fd_sc_hd__buf_2)
     1    0.009536    0.092221    0.204574    7.852839 ^ input19/X (sky130_fd_sc_hd__buf_2)
                                                         net19 (net)
                      0.092221    0.000325    7.853165 ^ hold2/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.029553    0.463614    1.284273    9.137438 ^ hold2/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net94 (net)
                      0.463614    0.001354    9.138791 ^ SRAM_0/DI[15] (EF_SRAM_1024x32_wrapper)
                                              9.138791   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.528998    7.146352   library hold time
                                              7.146352   data required time
---------------------------------------------------------------------------------------------
                                              7.146352   data required time
                                             -9.138791   data arrival time
---------------------------------------------------------------------------------------------
                                              1.992439   slack (MET)


Startpoint: wbs_dat_i[12] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002971    0.070000    0.000000    5.690000 ^ wbs_dat_i[12] (in)
                                                         wbs_dat_i[12] (net)
                      0.070038    0.000018    5.690018 ^ hold102/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002222    0.087703    0.980390    6.670408 ^ hold102/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net194 (net)
                      0.087703    0.000019    6.670427 ^ hold31/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002851    0.092276    0.996526    7.666954 ^ hold31/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net123 (net)
                      0.092276    0.000033    7.666986 ^ input16/A (sky130_fd_sc_hd__buf_2)
     1    0.008561    0.085355    0.203718    7.870704 ^ input16/X (sky130_fd_sc_hd__buf_2)
                                                         net16 (net)
                      0.085355    0.000285    7.870989 ^ hold32/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.038128    0.585367    1.366825    9.237814 ^ hold32/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net124 (net)
                      0.585374    0.002821    9.240635 ^ SRAM_0/DI[12] (EF_SRAM_1024x32_wrapper)
                                              9.240635   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.512934    7.130288   library hold time
                                              7.130288   data required time
---------------------------------------------------------------------------------------------
                                              7.130288   data required time
                                             -9.240635   data arrival time
---------------------------------------------------------------------------------------------
                                              2.110348   slack (MET)


Startpoint: wbs_dat_i[11] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002667    0.070000    0.000000    5.690000 ^ wbs_dat_i[11] (in)
                                                         wbs_dat_i[11] (net)
                      0.070031    0.000015    5.690015 ^ hold103/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002401    0.087181    0.982986    6.673001 ^ hold103/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net195 (net)
                      0.087181    0.000024    6.673025 ^ hold37/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001852    0.082551    0.981791    7.654816 ^ hold37/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net129 (net)
                      0.082551    0.000006    7.654822 ^ input15/A (sky130_fd_sc_hd__buf_2)
     1    0.013476    0.120411    0.225622    7.880444 ^ input15/X (sky130_fd_sc_hd__buf_2)
                                                         net15 (net)
                      0.120412    0.000561    7.881005 ^ hold38/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.038433    0.588862    1.382836    9.263842 ^ hold38/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net130 (net)
                      0.588873    0.003228    9.267069 ^ SRAM_0/DI[11] (EF_SRAM_1024x32_wrapper)
                                              9.267069   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.512581    7.129935   library hold time
                                              7.129935   data required time
---------------------------------------------------------------------------------------------
                                              7.129935   data required time
                                             -9.267069   data arrival time
---------------------------------------------------------------------------------------------
                                              2.137135   slack (MET)


Startpoint: wbs_dat_i[13] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002949    0.070000    0.000000    5.690000 ^ wbs_dat_i[13] (in)
                                                         wbs_dat_i[13] (net)
                      0.070041    0.000019    5.690019 ^ hold101/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002001    0.084623    0.977167    6.667187 ^ hold101/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net193 (net)
                      0.084623    0.000016    6.667203 ^ hold19/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002121    0.086306    0.984751    7.651954 ^ hold19/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net111 (net)
                      0.086306    0.000010    7.651964 ^ input17/A (sky130_fd_sc_hd__buf_2)
     1    0.010276    0.097493    0.210190    7.862154 ^ input17/X (sky130_fd_sc_hd__buf_2)
                                                         net17 (net)
                      0.097493    0.000401    7.862555 ^ hold20/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043211    0.657352    1.420810    9.283364 ^ hold20/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net112 (net)
                      0.657366    0.003818    9.287183 ^ SRAM_0/DI[13] (EF_SRAM_1024x32_wrapper)
                                              9.287183   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.505673    7.123027   library hold time
                                              7.123027   data required time
---------------------------------------------------------------------------------------------
                                              7.123027   data required time
                                             -9.287183   data arrival time
---------------------------------------------------------------------------------------------
                                              2.164156   slack (MET)


Startpoint: wbs_dat_i[14] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002701    0.070000    0.000000    5.690000 ^ wbs_dat_i[14] (in)
                                                         wbs_dat_i[14] (net)
                      0.070032    0.000016    5.690016 ^ hold100/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003445    0.100976    0.998203    6.688219 ^ hold100/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net192 (net)
                      0.100976    0.000048    6.688267 ^ hold11/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003812    0.104634    1.015486    7.703753 ^ hold11/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net103 (net)
                      0.104634    0.000056    7.703809 ^ input18/A (sky130_fd_sc_hd__buf_2)
     1    0.009953    0.095206    0.216652    7.920462 ^ input18/X (sky130_fd_sc_hd__buf_2)
                                                         net18 (net)
                      0.095206    0.000336    7.920797 ^ hold12/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.039833    0.608234    1.387348    9.308146 ^ hold12/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net104 (net)
                      0.608242    0.003066    9.311212 ^ SRAM_0/DI[14] (EF_SRAM_1024x32_wrapper)
                                              9.311212   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.510628    7.127981   library hold time
                                              7.127981   data required time
---------------------------------------------------------------------------------------------
                                              7.127981   data required time
                                             -9.311212   data arrival time
---------------------------------------------------------------------------------------------
                                              2.183231   slack (MET)


Startpoint: wbs_adr_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.003345    0.070000    0.000000    5.440000 ^ wbs_adr_i[9] (in)
                                                         wbs_adr_i[9] (net)
                      0.070058    0.000028    5.440028 ^ hold131/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001845    0.082444    0.974895    6.414923 ^ hold131/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net223 (net)
                      0.082444    0.000015    6.414937 ^ hold51/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002821    0.096073    0.994129    7.409066 ^ hold51/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net143 (net)
                      0.096073    0.000023    7.409089 ^ input11/A (sky130_fd_sc_hd__buf_4)
     1    0.038580    0.182595    0.288044    7.697133 ^ input11/X (sky130_fd_sc_hd__buf_4)
                                                         net11 (net)
                      0.182890    0.004818    7.701952 ^ hold52/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.040481    0.617750    1.426189    9.128140 ^ hold52/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net144 (net)
                      0.617761    0.003328    9.131468 ^ SRAM_0/AD[9] (EF_SRAM_1024x32_wrapper)
                                              9.131468   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.311242    6.928596   library hold time
                                              6.928596   data required time
---------------------------------------------------------------------------------------------
                                              6.928596   data required time
                                             -9.131468   data arrival time
---------------------------------------------------------------------------------------------
                                              2.202872   slack (MET)


Startpoint: wbs_dat_i[10] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003885    0.070000    0.000000    5.690000 ^ wbs_dat_i[10] (in)
                                                         wbs_dat_i[10] (net)
                      0.070073    0.000035    5.690035 ^ hold104/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001737    0.080932    0.973320    6.663354 ^ hold104/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net196 (net)
                      0.080932    0.000006    6.663361 ^ hold5/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002959    0.093558    0.995564    7.658925 ^ hold5/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net97 (net)
                      0.093558    0.000028    7.658953 ^ input14/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.011502    0.084732    0.244946    7.903899 ^ input14/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net14 (net)
                      0.084732    0.000383    7.904282 ^ hold6/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044816    0.680733    1.431395    9.335676 ^ hold6/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net98 (net)
                      0.680751    0.004149    9.339826 ^ SRAM_0/DI[10] (EF_SRAM_1024x32_wrapper)
                                              9.339826   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.503315    7.120669   library hold time
                                              7.120669   data required time
---------------------------------------------------------------------------------------------
                                              7.120669   data required time
                                             -9.339826   data arrival time
---------------------------------------------------------------------------------------------
                                              2.219157   slack (MET)


Startpoint: _6_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_ack_o (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483664    5.141608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130347    0.006231    5.147839 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.012498    0.058068    0.226593    5.374433 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.058069    0.000569    5.375001 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
     2    0.014048    0.213414    0.715459    6.090461 ^ _6_/Q (sky130_fd_sc_hd__dfrtp_1)
                                                         net51 (net)
                      0.213414    0.000248    6.090709 ^ output51/A (sky130_fd_sc_hd__buf_12)
     1    0.190792    0.341903    0.428463    6.519172 ^ output51/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_ack_o (net)
                      0.341905    0.001401    6.520572 ^ wbs_ack_o (out)
                                              6.520572   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.370000    4.300000   output external delay
                                              4.300000   data required time
---------------------------------------------------------------------------------------------
                                              4.300000   data required time
                                             -6.520572   data arrival time
---------------------------------------------------------------------------------------------
                                              2.220572   slack (MET)


Startpoint: wbs_adr_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.003235    0.070000    0.000000    5.440000 ^ wbs_adr_i[6] (in)
                                                         wbs_adr_i[6] (net)
                      0.070052    0.000025    5.440025 ^ hold134/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001864    0.082712    0.975173    6.415198 ^ hold134/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net226 (net)
                      0.082712    0.000015    6.415213 ^ hold69/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003294    0.097685    1.001107    7.416320 ^ hold69/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net161 (net)
                      0.097685    0.000034    7.416354 ^ input8/A (sky130_fd_sc_hd__buf_4)
     1    0.040528    0.190624    0.294160    7.710514 ^ input8/X (sky130_fd_sc_hd__buf_4)
                                                         net8 (net)
                      0.190945    0.005140    7.715654 ^ hold70/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042657    0.649324    1.450444    9.166099 ^ hold70/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net162 (net)
                      0.649335    0.003431    9.169529 ^ SRAM_0/AD[6] (EF_SRAM_1024x32_wrapper)
                                              9.169529   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.311274    6.928627   library hold time
                                              6.928627   data required time
---------------------------------------------------------------------------------------------
                                              6.928627   data required time
                                             -9.169529   data arrival time
---------------------------------------------------------------------------------------------
                                              2.240902   slack (MET)


Startpoint: wbs_adr_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.002814    0.070000    0.000000    5.440000 ^ wbs_adr_i[8] (in)
                                                         wbs_adr_i[8] (net)
                      0.070033    0.000016    5.440016 ^ hold132/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002650    0.089917    0.986609    6.426625 ^ hold132/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net224 (net)
                      0.089917    0.000031    6.426655 ^ hold59/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003020    0.098857    0.999835    7.426491 ^ hold59/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net151 (net)
                      0.098857    0.000027    7.426518 ^ input10/A (sky130_fd_sc_hd__buf_4)
     1    0.038890    0.183869    0.290315    7.716833 ^ input10/X (sky130_fd_sc_hd__buf_4)
                                                         net10 (net)
                      0.184168    0.004817    7.721650 ^ hold60/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042409    0.645740    1.445468    9.167118 ^ hold60/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net152 (net)
                      0.645752    0.003546    9.170665 ^ SRAM_0/AD[8] (EF_SRAM_1024x32_wrapper)
                                              9.170665   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.311270    6.928624   library hold time
                                              6.928624   data required time
---------------------------------------------------------------------------------------------
                                              6.928624   data required time
                                             -9.170665   data arrival time
---------------------------------------------------------------------------------------------
                                              2.242040   slack (MET)


Startpoint: wbs_adr_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.002935    0.070000    0.000000    5.440000 ^ wbs_adr_i[7] (in)
                                                         wbs_adr_i[7] (net)
                      0.070040    0.000019    5.440019 ^ hold133/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001933    0.083668    0.976169    6.416188 ^ hold133/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net225 (net)
                      0.083668    0.000016    6.416203 ^ hold65/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002855    0.096546    0.995081    7.411284 ^ hold65/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net157 (net)
                      0.096546    0.000024    7.411309 ^ input9/A (sky130_fd_sc_hd__buf_4)
     1    0.046824    0.216738    0.311628    7.722936 ^ input9/X (sky130_fd_sc_hd__buf_4)
                                                         net9 (net)
                      0.216984    0.005678    7.728614 ^ hold66/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041263    0.629122    1.446535    9.175150 ^ hold66/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net158 (net)
                      0.629133    0.003390    9.178540 ^ SRAM_0/AD[7] (EF_SRAM_1024x32_wrapper)
                                              9.178540   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.311254    6.928607   library hold time
                                              6.928607   data required time
---------------------------------------------------------------------------------------------
                                              6.928607   data required time
                                             -9.178540   data arrival time
---------------------------------------------------------------------------------------------
                                              2.249933   slack (MET)


Startpoint: wbs_dat_i[7] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003053    0.070000    0.000000    5.690000 ^ wbs_dat_i[7] (in)
                                                         wbs_dat_i[7] (net)
                      0.070044    0.000021    5.690021 ^ hold107/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001822    0.082130    0.974561    6.664582 ^ hold107/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net199 (net)
                      0.082130    0.000014    6.664596 ^ hold29/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002690    0.094251    0.992110    7.656706 ^ hold29/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net121 (net)
                      0.094251    0.000024    7.656730 ^ input42/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.013256    0.091931    0.251666    7.908396 ^ input42/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net42 (net)
                      0.091932    0.000525    7.908921 ^ hold30/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.047284    0.716722    1.457555    9.366476 ^ hold30/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net122 (net)
                      0.716753    0.005163    9.371639 ^ SRAM_0/DI[7] (EF_SRAM_1024x32_wrapper)
                                              9.371639   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.499684    7.117038   library hold time
                                              7.117038   data required time
---------------------------------------------------------------------------------------------
                                              7.117038   data required time
                                             -9.371639   data arrival time
---------------------------------------------------------------------------------------------
                                              2.254601   slack (MET)


Startpoint: wbs_dat_i[31] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002727    0.070000    0.000000    5.690000 ^ wbs_dat_i[31] (in)
                                                         wbs_dat_i[31] (net)
                      0.070033    0.000016    5.690016 ^ hold130/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002144    0.086611    0.979245    6.669261 ^ hold130/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net222 (net)
                      0.086611    0.000013    6.669274 ^ hold35/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003318    0.097985    1.002916    7.672189 ^ hold35/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net127 (net)
                      0.097985    0.000036    7.672226 ^ input37/A (sky130_fd_sc_hd__buf_4)
     1    0.036291    0.173885    0.281913    7.954139 ^ input37/X (sky130_fd_sc_hd__buf_4)
                                                         net37 (net)
                      0.174217    0.004992    7.959130 ^ hold36/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041586    0.633966    1.432957    9.392087 ^ hold36/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net128 (net)
                      0.634005    0.005283    9.397370 ^ SRAM_0/DI[31] (EF_SRAM_1024x32_wrapper)
                                              9.397370   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.508029    7.125383   library hold time
                                              7.125383   data required time
---------------------------------------------------------------------------------------------
                                              7.125383   data required time
                                             -9.397370   data arrival time
---------------------------------------------------------------------------------------------
                                              2.271987   slack (MET)


Startpoint: wbs_dat_i[27] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003379    0.070000    0.000000    5.690000 ^ wbs_dat_i[27] (in)
                                                         wbs_dat_i[27] (net)
                      0.070054    0.000026    5.690026 ^ hold125/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002039    0.085144    0.977719    6.667745 ^ hold125/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net217 (net)
                      0.085144    0.000017    6.667762 ^ hold15/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002579    0.092694    0.991614    7.659377 ^ hold15/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net107 (net)
                      0.092694    0.000009    7.659385 ^ input32/A (sky130_fd_sc_hd__buf_4)
     1    0.030381    0.148824    0.263407    7.922792 ^ input32/X (sky130_fd_sc_hd__buf_4)
                                                         net32 (net)
                      0.149045    0.003583    7.926375 ^ hold16/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045885    0.696565    1.464721    9.391096 ^ hold16/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net108 (net)
                      0.696610    0.005834    9.396930 ^ SRAM_0/DI[27] (EF_SRAM_1024x32_wrapper)
                                              9.396930   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.501716    7.119069   library hold time
                                              7.119069   data required time
---------------------------------------------------------------------------------------------
                                              7.119069   data required time
                                             -9.396930   data arrival time
---------------------------------------------------------------------------------------------
                                              2.277861   slack (MET)


Startpoint: wbs_dat_i[26] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003337    0.070000    0.000000    5.690000 ^ wbs_dat_i[26] (in)
                                                         wbs_dat_i[26] (net)
                      0.070051    0.000024    5.690024 ^ hold122/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002149    0.086678    0.979322    6.669347 ^ hold122/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net214 (net)
                      0.086678    0.000019    6.669366 ^ hold7/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003036    0.099074    0.998848    7.668214 ^ hold7/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net99 (net)
                      0.099074    0.000027    7.668241 ^ input31/A (sky130_fd_sc_hd__buf_4)
     1    0.031610    0.153904    0.270025    7.938265 ^ input31/X (sky130_fd_sc_hd__buf_4)
                                                         net31 (net)
                      0.154097    0.003332    7.941597 ^ hold8/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044621    0.678111    1.454717    9.396315 ^ hold8/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net100 (net)
                      0.678150    0.005458    9.401772 ^ SRAM_0/DI[26] (EF_SRAM_1024x32_wrapper)
                                              9.401772   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.503577    7.120931   library hold time
                                              7.120931   data required time
---------------------------------------------------------------------------------------------
                                              7.120931   data required time
                                             -9.401772   data arrival time
---------------------------------------------------------------------------------------------
                                              2.280841   slack (MET)


Startpoint: wbs_adr_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.003373    0.070000    0.000000    5.440000 ^ wbs_adr_i[4] (in)
                                                         wbs_adr_i[4] (net)
                      0.070051    0.000024    5.440024 ^ hold136/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001812    0.081981    0.974408    6.414432 ^ hold136/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net228 (net)
                      0.081981    0.000014    6.414446 ^ hold75/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003413    0.099203    1.002563    7.417008 ^ hold75/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net167 (net)
                      0.099203    0.000037    7.417046 ^ input6/A (sky130_fd_sc_hd__buf_4)
     1    0.047077    0.217704    0.313673    7.730719 ^ input6/X (sky130_fd_sc_hd__buf_4)
                                                         net6 (net)
                      0.217984    0.005017    7.735736 ^ hold76/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044142    0.670941    1.474866    9.210602 ^ hold76/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net168 (net)
                      0.670955    0.003789    9.214391 ^ SRAM_0/AD[4] (EF_SRAM_1024x32_wrapper)
                                              9.214391   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.311296    6.928649   library hold time
                                              6.928649   data required time
---------------------------------------------------------------------------------------------
                                              6.928649   data required time
                                             -9.214391   data arrival time
---------------------------------------------------------------------------------------------
                                              2.285741   slack (MET)


Startpoint: wbs_dat_i[19] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003050    0.070000    0.000000    5.690000 ^ wbs_dat_i[19] (in)
                                                         wbs_dat_i[19] (net)
                      0.070041    0.000020    5.690020 ^ hold115/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002105    0.086064    0.978676    6.668695 ^ hold115/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net207 (net)
                      0.086064    0.000019    6.668714 ^ hold49/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002507    0.091686    0.990906    7.659621 ^ hold49/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net141 (net)
                      0.091686    0.000020    7.659640 ^ input23/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.033250    0.174882    0.317187    7.976828 ^ input23/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net23 (net)
                      0.174971    0.003510    7.980338 ^ hold50/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.041027    0.625826    1.427992    9.408330 ^ hold50/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net142 (net)
                      0.625847    0.004124    9.412454 ^ SRAM_0/DI[19] (EF_SRAM_1024x32_wrapper)
                                              9.412454   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.508852    7.126205   library hold time
                                              7.126205   data required time
---------------------------------------------------------------------------------------------
                                              7.126205   data required time
                                             -9.412454   data arrival time
---------------------------------------------------------------------------------------------
                                              2.286248   slack (MET)


Startpoint: wbs_dat_i[28] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002379    0.070000    0.000000    5.690000 ^ wbs_dat_i[28] (in)
                                                         wbs_dat_i[28] (net)
                      0.070026    0.000012    5.690012 ^ hold127/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002124    0.086339    0.978957    6.668970 ^ hold127/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net219 (net)
                      0.086339    0.000019    6.668989 ^ hold21/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003116    0.100196    0.999893    7.668882 ^ hold21/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net113 (net)
                      0.100196    0.000028    7.668909 ^ input33/A (sky130_fd_sc_hd__buf_4)
     1    0.032254    0.156524    0.271905    7.940814 ^ input33/X (sky130_fd_sc_hd__buf_4)
                                                         net33 (net)
                      0.156774    0.003967    7.944781 ^ hold22/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044753    0.679871    1.457559    9.402341 ^ hold22/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net114 (net)
                      0.679900    0.004881    9.407221 ^ SRAM_0/DI[28] (EF_SRAM_1024x32_wrapper)
                                              9.407221   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.503401    7.120754   library hold time
                                              7.120754   data required time
---------------------------------------------------------------------------------------------
                                              7.120754   data required time
                                             -9.407221   data arrival time
---------------------------------------------------------------------------------------------
                                              2.286467   slack (MET)


Startpoint: wbs_dat_i[30] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003309    0.070000    0.000000    5.690000 ^ wbs_dat_i[30] (in)
                                                         wbs_dat_i[30] (net)
                      0.070051    0.000024    5.690024 ^ hold129/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002092    0.085894    0.978502    6.668526 ^ hold129/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net221 (net)
                      0.085894    0.000018    6.668544 ^ hold27/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002708    0.094499    0.993779    7.662323 ^ hold27/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net119 (net)
                      0.094499    0.000011    7.662334 ^ input36/A (sky130_fd_sc_hd__buf_4)
     1    0.030244    0.148249    0.263705    7.926039 ^ input36/X (sky130_fd_sc_hd__buf_4)
                                                         net36 (net)
                      0.148502    0.003887    7.929925 ^ hold28/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.046593    0.706894    1.471256    9.401181 ^ hold28/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net120 (net)
                      0.706946    0.006225    9.407407 ^ SRAM_0/DI[30] (EF_SRAM_1024x32_wrapper)
                                              9.407407   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.500673    7.118027   library hold time
                                              7.118027   data required time
---------------------------------------------------------------------------------------------
                                              7.118027   data required time
                                             -9.407407   data arrival time
---------------------------------------------------------------------------------------------
                                              2.289380   slack (MET)


Startpoint: wbs_dat_i[17] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003936    0.070000    0.000000    5.690000 ^ wbs_dat_i[17] (in)
                                                         wbs_dat_i[17] (net)
                      0.070071    0.000034    5.690034 ^ hold112/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002682    0.090285    0.987097    6.677131 ^ hold112/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net204 (net)
                      0.090285    0.000029    6.677159 ^ hold45/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002423    0.090525    0.991276    7.668436 ^ hold45/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net137 (net)
                      0.090525    0.000009    7.668445 ^ input21/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.029577    0.158996    0.305661    7.974106 ^ input21/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net21 (net)
                      0.159064    0.002973    7.977079 ^ hold46/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042335    0.644784    1.434864    9.411942 ^ hold46/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net138 (net)
                      0.644806    0.004307    9.416249 ^ SRAM_0/DI[17] (EF_SRAM_1024x32_wrapper)
                                              9.416249   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.506940    7.124294   library hold time
                                              7.124294   data required time
---------------------------------------------------------------------------------------------
                                              7.124294   data required time
                                             -9.416249   data arrival time
---------------------------------------------------------------------------------------------
                                              2.291955   slack (MET)


Startpoint: wbs_dat_i[9] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003528    0.070000    0.000000    5.690000 ^ wbs_dat_i[9] (in)
                                                         wbs_dat_i[9] (net)
                      0.070060    0.000028    5.690029 ^ hold105/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002151    0.086707    0.979356    6.669384 ^ hold105/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net197 (net)
                      0.086707    0.000019    6.669404 ^ hold13/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002562    0.092457    0.991952    7.661355 ^ hold13/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net105 (net)
                      0.092457    0.000021    7.661376 ^ input44/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.013707    0.093865    0.252403    7.913780 ^ input44/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net44 (net)
                      0.093870    0.000734    7.914514 ^ hold14/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.050990    0.770611    1.494036    9.408549 ^ hold14/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net106 (net)
                      0.770658    0.006255    9.414804 ^ SRAM_0/DI[9] (EF_SRAM_1024x32_wrapper)
                                              9.414804   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.494248    7.111601   library hold time
                                              7.111601   data required time
---------------------------------------------------------------------------------------------
                                              7.111601   data required time
                                             -9.414804   data arrival time
---------------------------------------------------------------------------------------------
                                              2.303203   slack (MET)


Startpoint: wbs_dat_i[20] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002921    0.070000    0.000000    5.690000 ^ wbs_dat_i[20] (in)
                                                         wbs_dat_i[20] (net)
                      0.070040    0.000019    5.690019 ^ hold113/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002451    0.087719    0.983718    6.673737 ^ hold113/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net205 (net)
                      0.087719    0.000025    6.673762 ^ hold53/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002345    0.089433    0.989175    7.662936 ^ hold53/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net145 (net)
                      0.089433    0.000009    7.662945 ^ input25/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.034241    0.179177    0.319233    7.982178 ^ input25/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net25 (net)
                      0.179382    0.003523    7.985700 ^ hold54/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.042552    0.648023    1.444309    9.430009 ^ hold54/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net146 (net)
                      0.648047    0.004444    9.434453 ^ SRAM_0/DI[20] (EF_SRAM_1024x32_wrapper)
                                              9.434453   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.506613    7.123967   library hold time
                                              7.123967   data required time
---------------------------------------------------------------------------------------------
                                              7.123967   data required time
                                             -9.434453   data arrival time
---------------------------------------------------------------------------------------------
                                              2.310486   slack (MET)


Startpoint: wbs_dat_i[22] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002740    0.070000    0.000000    5.690000 ^ wbs_dat_i[22] (in)
                                                         wbs_dat_i[22] (net)
                      0.070035    0.000017    5.690017 ^ hold116/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001702    0.080457    0.972807    6.662824 ^ hold116/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net208 (net)
                      0.080457    0.000006    6.662829 ^ hold61/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002882    0.092639    0.994259    7.657088 ^ hold61/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net153 (net)
                      0.092639    0.000027    7.657115 ^ input27/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.032105    0.169912    0.314057    7.971172 ^ input27/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net27 (net)
                      0.170119    0.003435    7.974608 ^ hold62/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044263    0.672933    1.457226    9.431834 ^ hold62/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net154 (net)
                      0.672964    0.004921    9.436755 ^ SRAM_0/DI[22] (EF_SRAM_1024x32_wrapper)
                                              9.436755   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.504100    7.121454   library hold time
                                              7.121454   data required time
---------------------------------------------------------------------------------------------
                                              7.121454   data required time
                                             -9.436755   data arrival time
---------------------------------------------------------------------------------------------
                                              2.315301   slack (MET)


Startpoint: wbs_adr_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.004161    0.070000    0.000000    5.440000 ^ wbs_adr_i[5] (in)
                                                         wbs_adr_i[5] (net)
                      0.070069    0.000033    5.440033 ^ hold135/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003268    0.097312    0.995628    6.435661 ^ hold135/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net227 (net)
                      0.097312    0.000044    6.435706 ^ hold71/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003060    0.099404    1.003177    7.438883 ^ hold71/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net163 (net)
                      0.099404    0.000027    7.438910 ^ input7/A (sky130_fd_sc_hd__buf_4)
     1    0.050096    0.230278    0.322124    7.761034 ^ input7/X (sky130_fd_sc_hd__buf_4)
                                                         net7 (net)
                      0.230551    0.006173    7.767207 ^ hold72/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043576    0.662695    1.473665    9.240871 ^ hold72/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net164 (net)
                      0.662707    0.003655    9.244526 ^ SRAM_0/AD[5] (EF_SRAM_1024x32_wrapper)
                                              9.244526   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.311287    6.928641   library hold time
                                              6.928641   data required time
---------------------------------------------------------------------------------------------
                                              6.928641   data required time
                                             -9.244526   data arrival time
---------------------------------------------------------------------------------------------
                                              2.315885   slack (MET)


Startpoint: wbs_dat_i[6] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002778    0.070000    0.000000    5.690000 ^ wbs_dat_i[6] (in)
                                                         wbs_dat_i[6] (net)
                      0.070037    0.000018    5.690018 ^ hold108/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002017    0.084849    0.977402    6.667420 ^ hold108/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net200 (net)
                      0.084849    0.000017    6.667437 ^ hold33/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003264    0.097305    1.001469    7.668906 ^ hold33/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net125 (net)
                      0.097305    0.000037    7.668943 ^ input41/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.012803    0.090008    0.251259    7.920203 ^ input41/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net41 (net)
                      0.090012    0.000677    7.920879 ^ hold34/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.051767    0.781918    1.500107    9.420986 ^ hold34/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net126 (net)
                      0.781959    0.006011    9.426997 ^ SRAM_0/DI[6] (EF_SRAM_1024x32_wrapper)
                                              9.426997   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.493108    7.110462   library hold time
                                              7.110462   data required time
---------------------------------------------------------------------------------------------
                                              7.110462   data required time
                                             -9.426997   data arrival time
---------------------------------------------------------------------------------------------
                                              2.316535   slack (MET)


Startpoint: wbs_dat_i[8] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003406    0.070000    0.000000    5.690000 ^ wbs_dat_i[8] (in)
                                                         wbs_dat_i[8] (net)
                      0.070060    0.000029    5.690029 ^ hold106/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001737    0.080932    0.973314    6.663343 ^ hold106/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net198 (net)
                      0.080932    0.000006    6.663350 ^ hold23/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002388    0.090033    0.987259    7.650609 ^ hold23/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net115 (net)
                      0.090033    0.000009    7.650617 ^ input43/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.016313    0.104865    0.260954    7.911571 ^ input43/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net43 (net)
                      0.104869    0.000803    7.912374 ^ hold24/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052187    0.787952    1.510006    9.422380 ^ hold24/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net116 (net)
                      0.787991    0.005969    9.428349 ^ SRAM_0/DI[8] (EF_SRAM_1024x32_wrapper)
                                              9.428349   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.492500    7.109853   library hold time
                                              7.109853   data required time
---------------------------------------------------------------------------------------------
                                              7.109853   data required time
                                             -9.428349   data arrival time
---------------------------------------------------------------------------------------------
                                              2.318496   slack (MET)


Startpoint: wbs_dat_i[18] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003092    0.070000    0.000000    5.690000 ^ wbs_dat_i[18] (in)
                                                         wbs_dat_i[18] (net)
                      0.070044    0.000021    5.690021 ^ hold110/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002824    0.091926    0.989161    6.679182 ^ hold110/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net202 (net)
                      0.091926    0.000032    6.679214 ^ hold43/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002406    0.090281    0.991637    7.670850 ^ hold43/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net135 (net)
                      0.090281    0.000009    7.670859 ^ input22/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.032385    0.171149    0.314031    7.984890 ^ input22/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net22 (net)
                      0.171221    0.003151    7.988040 ^ hold44/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044205    0.671994    1.457387    9.445428 ^ hold44/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net136 (net)
                      0.672020    0.004670    9.450098 ^ SRAM_0/DI[18] (EF_SRAM_1024x32_wrapper)
                                              9.450098   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.504196    7.121549   library hold time
                                              7.121549   data required time
---------------------------------------------------------------------------------------------
                                              7.121549   data required time
                                             -9.450098   data arrival time
---------------------------------------------------------------------------------------------
                                              2.328549   slack (MET)


Startpoint: wbs_adr_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.003853    0.070000    0.000000    5.440000 ^ wbs_adr_i[1] (in)
                                                         wbs_adr_i[1] (net)
                      0.070078    0.000037    5.440037 ^ hold139/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002388    0.087039    0.982810    6.422847 ^ hold139/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net231 (net)
                      0.087039    0.000024    6.422871 ^ hold81/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003445    0.099631    1.004920    7.427790 ^ hold81/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net173 (net)
                      0.099631    0.000038    7.427828 ^ input3/A (sky130_fd_sc_hd__buf_4)
     1    0.057610    0.261401    0.343040    7.770869 ^ input3/X (sky130_fd_sc_hd__buf_4)
                                                         net3 (net)
                      0.261684    0.006732    7.777601 ^ hold82/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043447    0.660865    1.481699    9.259300 ^ hold82/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net174 (net)
                      0.660878    0.003709    9.263009 ^ SRAM_0/AD[1] (EF_SRAM_1024x32_wrapper)
                                              9.263009   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.311285    6.928639   library hold time
                                              6.928639   data required time
---------------------------------------------------------------------------------------------
                                              6.928639   data required time
                                             -9.263009   data arrival time
---------------------------------------------------------------------------------------------
                                              2.334370   slack (MET)


Startpoint: wbs_dat_i[24] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002457    0.070000    0.000000    5.690000 ^ wbs_dat_i[24] (in)
                                                         wbs_dat_i[24] (net)
                      0.070027    0.000012    5.690012 ^ hold121/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002286    0.085965    0.981307    6.671319 ^ hold121/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net213 (net)
                      0.085965    0.000021    6.671341 ^ hold67/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002568    0.092538    0.991758    7.663099 ^ hold67/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net159 (net)
                      0.092538    0.000020    7.663119 ^ input29/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.031388    0.166808    0.311687    7.974806 ^ input29/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net29 (net)
                      0.166901    0.003507    7.978313 ^ hold68/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045922    0.697069    1.471928    9.450242 ^ hold68/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net160 (net)
                      0.697106    0.005425    9.455667 ^ SRAM_0/DI[24] (EF_SRAM_1024x32_wrapper)
                                              9.455667   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.501666    7.119020   library hold time
                                              7.119020   data required time
---------------------------------------------------------------------------------------------
                                              7.119020   data required time
                                             -9.455667   data arrival time
---------------------------------------------------------------------------------------------
                                              2.336647   slack (MET)


Startpoint: wbs_adr_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.003160    0.070000    0.000000    5.440000 ^ wbs_adr_i[2] (in)
                                                         wbs_adr_i[2] (net)
                      0.070050    0.000024    5.440024 ^ hold138/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002740    0.090953    0.987941    6.427965 ^ hold138/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net230 (net)
                      0.090953    0.000030    6.427995 ^ hold79/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003127    0.095597    1.001766    7.429761 ^ hold79/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net171 (net)
                      0.095597    0.000032    7.429793 ^ input4/A (sky130_fd_sc_hd__buf_4)
     1    0.058708    0.265948    0.344348    7.774141 ^ input4/X (sky130_fd_sc_hd__buf_4)
                                                         net4 (net)
                      0.266233    0.006814    7.780955 ^ hold80/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044417    0.674913    1.492614    9.273569 ^ hold80/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net172 (net)
                      0.674928    0.003838    9.277407 ^ SRAM_0/AD[2] (EF_SRAM_1024x32_wrapper)
                                              9.277407   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.311300    6.928653   library hold time
                                              6.928653   data required time
---------------------------------------------------------------------------------------------
                                              6.928653   data required time
                                             -9.277407   data arrival time
---------------------------------------------------------------------------------------------
                                              2.348754   slack (MET)


Startpoint: wbs_dat_i[16] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002625    0.070000    0.000000    5.690000 ^ wbs_dat_i[16] (in)
                                                         wbs_dat_i[16] (net)
                      0.070030    0.000014    5.690014 ^ hold114/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003549    0.102377    0.999721    6.689735 ^ hold114/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net206 (net)
                      0.102377    0.000044    6.689779 ^ hold47/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003518    0.100619    1.011731    7.701510 ^ hold47/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net139 (net)
                      0.100619    0.000043    7.701552 ^ input20/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.038252    0.196597    0.336306    8.037859 ^ input20/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net20 (net)
                      0.196826    0.004033    8.041892 ^ hold48/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.040551    0.618843    1.431854    9.473745 ^ hold48/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net140 (net)
                      0.618858    0.003649    9.477394 ^ SRAM_0/DI[16] (EF_SRAM_1024x32_wrapper)
                                              9.477394   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.509557    7.126911   library hold time
                                              7.126911   data required time
---------------------------------------------------------------------------------------------
                                              7.126911   data required time
                                             -9.477394   data arrival time
---------------------------------------------------------------------------------------------
                                              2.350483   slack (MET)


Startpoint: wbs_dat_i[25] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003550    0.070000    0.000000    5.690000 ^ wbs_dat_i[25] (in)
                                                         wbs_dat_i[25] (net)
                      0.070059    0.000028    5.690028 ^ hold124/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002760    0.091174    0.988225    6.678253 ^ hold124/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net216 (net)
                      0.091174    0.000030    6.678283 ^ hold73/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005297    0.125581    1.030599    7.708882 ^ hold73/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net165 (net)
                      0.125581    0.000087    7.708969 ^ input30/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.026365    0.145142    0.311106    8.020075 ^ input30/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net30 (net)
                      0.145214    0.002886    8.022961 ^ hold74/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.044137    0.671081    1.446681    9.469642 ^ hold74/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net166 (net)
                      0.671116    0.005180    9.474821 ^ SRAM_0/DI[25] (EF_SRAM_1024x32_wrapper)
                                              9.474821   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.504287    7.121640   library hold time
                                              7.121640   data required time
---------------------------------------------------------------------------------------------
                                              7.121640   data required time
                                             -9.474821   data arrival time
---------------------------------------------------------------------------------------------
                                              2.353181   slack (MET)


Startpoint: wbs_dat_i[4] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003102    0.070000    0.000000    5.690000 ^ wbs_dat_i[4] (in)
                                                         wbs_dat_i[4] (net)
                      0.070045    0.000022    5.690022 ^ hold111/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001814    0.082017    0.974443    6.664465 ^ hold111/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net203 (net)
                      0.082017    0.000014    6.664479 ^ hold41/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002637    0.093511    0.991294    7.655773 ^ hold41/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net133 (net)
                      0.093511    0.000022    7.655795 ^ input39/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015587    0.101801    0.259748    7.915543 ^ input39/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net39 (net)
                      0.101807    0.000878    7.916420 ^ hold42/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.055087    0.830191    1.536613    9.453033 ^ hold42/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net134 (net)
                      0.830246    0.006978    9.460011 ^ SRAM_0/DI[4] (EF_SRAM_1024x32_wrapper)
                                              9.460011   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.488238    7.105592   library hold time
                                              7.105592   data required time
---------------------------------------------------------------------------------------------
                                              7.105592   data required time
                                             -9.460011   data arrival time
---------------------------------------------------------------------------------------------
                                              2.354419   slack (MET)


Startpoint: wbs_dat_i[5] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003011    0.070000    0.000000    5.690000 ^ wbs_dat_i[5] (in)
                                                         wbs_dat_i[5] (net)
                      0.070044    0.000021    5.690021 ^ hold109/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001804    0.081875    0.974294    6.664316 ^ hold109/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net201 (net)
                      0.081875    0.000014    6.664329 ^ hold39/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002628    0.093382    0.991107    7.655437 ^ hold39/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net131 (net)
                      0.093382    0.000023    7.655459 ^ input40/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.015882    0.103073    0.260742    7.916201 ^ input40/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net40 (net)
                      0.103079    0.000859    7.917060 ^ hold40/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.055374    0.834472    1.539497    9.456557 ^ hold40/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net132 (net)
                      0.834532    0.007224    9.463782 ^ SRAM_0/DI[5] (EF_SRAM_1024x32_wrapper)
                                              9.463782   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.487806    7.105160   library hold time
                                              7.105160   data required time
---------------------------------------------------------------------------------------------
                                              7.105160   data required time
                                             -9.463782   data arrival time
---------------------------------------------------------------------------------------------
                                              2.358622   slack (MET)


Startpoint: wbs_dat_i[21] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002833    0.070000    0.000000    5.690000 ^ wbs_dat_i[21] (in)
                                                         wbs_dat_i[21] (net)
                      0.070037    0.000017    5.690018 ^ hold118/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003245    0.097032    0.995294    6.685312 ^ hold118/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net210 (net)
                      0.097032    0.000037    6.685349 ^ hold55/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003765    0.103984    1.013327    7.698676 ^ hold55/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net147 (net)
                      0.103984    0.000045    7.698721 ^ input26/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.033697    0.176816    0.323949    8.022670 ^ input26/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net26 (net)
                      0.176904    0.003530    8.026199 ^ hold56/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.043361    0.659793    1.451116    9.477315 ^ hold56/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net148 (net)
                      0.659820    0.004675    9.481991 ^ SRAM_0/DI[21] (EF_SRAM_1024x32_wrapper)
                                              9.481991   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.505426    7.122779   library hold time
                                              7.122779   data required time
---------------------------------------------------------------------------------------------
                                              7.122779   data required time
                                             -9.481991   data arrival time
---------------------------------------------------------------------------------------------
                                              2.359211   slack (MET)


Startpoint: wbs_dat_i[29] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003302    0.070000    0.000000    5.690000 ^ wbs_dat_i[29] (in)
                                                         wbs_dat_i[29] (net)
                      0.070051    0.000024    5.690024 ^ hold128/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002690    0.090372    0.987201    6.677226 ^ hold128/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net220 (net)
                      0.090372    0.000031    6.677256 ^ hold25/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003968    0.106786    1.013781    7.691037 ^ hold25/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net117 (net)
                      0.106786    0.000044    7.691082 ^ input34/A (sky130_fd_sc_hd__buf_4)
     1    0.026760    0.133994    0.259818    7.950900 ^ input34/X (sky130_fd_sc_hd__buf_4)
                                                         net34 (net)
                      0.134197    0.003107    7.954007 ^ hold26/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.052209    0.788613    1.519955    9.473962 ^ hold26/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net118 (net)
                      0.788675    0.007098    9.481060 ^ SRAM_0/DI[29] (EF_SRAM_1024x32_wrapper)
                                              9.481060   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.492431    7.109784   library hold time
                                              7.109784   data required time
---------------------------------------------------------------------------------------------
                                              7.109784   data required time
                                             -9.481060   data arrival time
---------------------------------------------------------------------------------------------
                                              2.371276   slack (MET)


Startpoint: wbs_dat_i[23] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.002834    0.070000    0.000000    5.690000 ^ wbs_dat_i[23] (in)
                                                         wbs_dat_i[23] (net)
                      0.070037    0.000017    5.690018 ^ hold120/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003204    0.096513    0.994687    6.684704 ^ hold120/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net212 (net)
                      0.096513    0.000036    6.684741 ^ hold63/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003711    0.103241    1.012345    7.697086 ^ hold63/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net155 (net)
                      0.103241    0.000044    7.697129 ^ input28/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.031866    0.168875    0.317818    8.014947 ^ input28/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net28 (net)
                      0.168977    0.003660    8.018607 ^ hold64/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.045899    0.696722    1.472571    9.491179 ^ hold64/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net156 (net)
                      0.696756    0.005238    9.496416 ^ SRAM_0/DI[23] (EF_SRAM_1024x32_wrapper)
                                              9.496416   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.501701    7.119054   library hold time
                                              7.119054   data required time
---------------------------------------------------------------------------------------------
                                              7.119054   data required time
                                             -9.496416   data arrival time
---------------------------------------------------------------------------------------------
                                              2.377362   slack (MET)


Startpoint: wbs_dat_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003371    0.070000    0.000000    5.690000 ^ wbs_dat_i[3] (in)
                                                         wbs_dat_i[3] (net)
                      0.070047    0.000023    5.690023 ^ hold119/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003018    0.094231    0.991992    6.682014 ^ hold119/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net211 (net)
                      0.094231    0.000036    6.682051 ^ hold57/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002808    0.095890    0.998355    7.680406 ^ hold57/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net149 (net)
                      0.095890    0.000025    7.680431 ^ input38/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.017840    0.111481    0.269019    7.949450 ^ input38/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net38 (net)
                      0.111489    0.001011    7.950460 ^ hold58/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.056223    0.846978    1.550238    9.500698 ^ hold58/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net150 (net)
                      0.847061    0.008275    9.508973 ^ SRAM_0/DI[3] (EF_SRAM_1024x32_wrapper)
                                              9.508973   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.486543    7.103896   library hold time
                                              7.103896   data required time
---------------------------------------------------------------------------------------------
                                              7.103896   data required time
                                             -9.508973   data arrival time
---------------------------------------------------------------------------------------------
                                              2.405077   slack (MET)


Startpoint: wbs_adr_i[3] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.002712    0.070000    0.000000    5.440000 ^ wbs_adr_i[3] (in)
                                                         wbs_adr_i[3] (net)
                      0.070036    0.000017    5.440017 ^ hold137/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.001802    0.081847    0.974261    6.414278 ^ hold137/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net229 (net)
                      0.081847    0.000014    6.414292 ^ hold77/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.003520    0.102023    1.004074    7.418366 ^ hold77/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net169 (net)
                      0.102023    0.000040    7.418406 ^ input5/A (sky130_fd_sc_hd__buf_4)
     1    0.017125    0.097064    0.228304    7.646709 ^ input5/X (sky130_fd_sc_hd__buf_4)
                                                         net5 (net)
                      0.097071    0.000863    7.647573 ^ hold78/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.070425    1.053646    1.681676    9.329248 ^ hold78/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net170 (net)
                      1.053790    0.011799    9.341047 ^ SRAM_0/AD[3] (EF_SRAM_1024x32_wrapper)
                                              9.341047   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.311668    6.929021   library hold time
                                              6.929021   data required time
---------------------------------------------------------------------------------------------
                                              6.929021   data required time
                                             -9.341047   data arrival time
---------------------------------------------------------------------------------------------
                                              2.412026   slack (MET)


Startpoint: wbs_dat_i[2] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003667    0.070000    0.000000    5.690000 ^ wbs_dat_i[2] (in)
                                                         wbs_dat_i[2] (net)
                      0.070070    0.000033    5.690033 ^ hold117/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002288    0.085983    0.981351    6.671384 ^ hold117/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net209 (net)
                      0.085983    0.000021    6.671405 ^ hold3/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002813    0.095956    0.995334    7.666739 ^ hold3/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net95 (net)
                      0.095956    0.000023    7.666762 ^ input35/A (sky130_fd_sc_hd__buf_4)
     1    0.014869    0.088030    0.218348    7.885110 ^ input35/X (sky130_fd_sc_hd__buf_4)
                                                         net35 (net)
                      0.088035    0.000727    7.885836 ^ hold4/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.064631    0.969149    1.623216    9.509052 ^ hold4/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net96 (net)
                      0.969246    0.009537    9.518590 ^ SRAM_0/DI[2] (EF_SRAM_1024x32_wrapper)
                                              9.518590   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.474220    7.091574   library hold time
                                              7.091574   data required time
---------------------------------------------------------------------------------------------
                                              7.091574   data required time
                                             -9.518590   data arrival time
---------------------------------------------------------------------------------------------
                                              2.427016   slack (MET)


Startpoint: wbs_dat_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003197    0.070000    0.000000    5.690000 ^ wbs_dat_i[0] (in)
                                                         wbs_dat_i[0] (net)
                      0.070050    0.000024    5.690024 ^ hold126/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002322    0.086337    0.981835    6.671859 ^ hold126/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net218 (net)
                      0.086337    0.000022    6.671881 ^ hold17/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002579    0.092695    0.992062    7.663943 ^ hold17/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net109 (net)
                      0.092695    0.000009    7.663951 ^ input13/A (sky130_fd_sc_hd__buf_4)
     1    0.018494    0.102616    0.228406    7.892357 ^ input13/X (sky130_fd_sc_hd__buf_4)
                                                         net13 (net)
                      0.102630    0.001177    7.893534 ^ hold18/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.065732    0.985572    1.637576    9.531111 ^ hold18/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net110 (net)
                      0.985753    0.012486    9.543596 ^ SRAM_0/DI[0] (EF_SRAM_1024x32_wrapper)
                                              9.543596   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.472555    7.089909   library hold time
                                              7.089909   data required time
---------------------------------------------------------------------------------------------
                                              7.089909   data required time
                                             -9.543596   data arrival time
---------------------------------------------------------------------------------------------
                                              2.453687   slack (MET)


Startpoint: wbs_dat_i[1] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  1.040000    5.690000 ^ input external delay
     1    0.003039    0.070000    0.000000    5.690000 ^ wbs_dat_i[1] (in)
                                                         wbs_dat_i[1] (net)
                      0.070045    0.000021    5.690022 ^ hold123/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.002216    0.087619    0.980303    6.670325 ^ hold123/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net215 (net)
                      0.087619    0.000012    6.670336 ^ hold9/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004788    0.119087    1.023464    7.693800 ^ hold9/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net101 (net)
                      0.119087    0.000081    7.693882 ^ input24/A (sky130_fd_sc_hd__buf_4)
     1    0.014227    0.085542    0.226607    7.920488 ^ input24/X (sky130_fd_sc_hd__buf_4)
                                                         net24 (net)
                      0.085546    0.000691    7.921179 ^ hold10/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.069597    1.041574    1.669410    9.590590 ^ hold10/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net102 (net)
                      1.041729    0.012131    9.602720 ^ SRAM_0/DI[1] (EF_SRAM_1024x32_wrapper)
                                              9.602720   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.469875    7.087228   library hold time
                                              7.087228   data required time
---------------------------------------------------------------------------------------------
                                              7.087228   data required time
                                             -9.602720   data arrival time
---------------------------------------------------------------------------------------------
                                              2.515492   slack (MET)


Startpoint: wbs_adr_i[0] (input port clocked by clk)
Endpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                  0.790000    5.440000 ^ input external delay
     1    0.003943    0.070000    0.000000    5.440000 ^ wbs_adr_i[0] (in)
                                                         wbs_adr_i[0] (net)
                      0.070078    0.000037    5.440037 ^ hold140/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.005164    0.123816    1.020837    6.460875 ^ hold140/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net232 (net)
                      0.123816    0.000096    6.460970 ^ hold83/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.004100    0.108668    1.028244    7.489215 ^ hold83/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net175 (net)
                      0.108668    0.000058    7.489273 ^ input2/A (sky130_fd_sc_hd__buf_4)
     1    0.016781    0.095742    0.230022    7.719295 ^ input2/X (sky130_fd_sc_hd__buf_4)
                                                         net2 (net)
                      0.095755    0.001084    7.720379 ^ hold84/A (sky130_fd_sc_hd__dlygate4sd3_1)
     1    0.075726    1.130976    1.731589    9.451968 ^ hold84/X (sky130_fd_sc_hd__dlygate4sd3_1)
                                                         net176 (net)
                      1.131168    0.013843    9.465812 ^ SRAM_0/AD[0] (EF_SRAM_1024x32_wrapper)
                                              9.465812   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000587    6.113943 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.391509    6.505452 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.011902    6.517354 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
                                  0.100000    6.617353   clock uncertainty
                                  0.000000    6.617353   clock reconvergence pessimism
                                  0.311730    6.929083   library hold time
                                              6.929083   data required time
---------------------------------------------------------------------------------------------
                                              6.929083   data required time
                                             -9.465812   data arrival time
---------------------------------------------------------------------------------------------
                                              2.536728   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[15] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483664    5.141608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000531    5.142139 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354222    5.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768    5.507129 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.027016    0.036695    1.851038    7.358167 v SRAM_0/DO[15] (EF_SRAM_1024x32_wrapper)
                                                         net58 (net)
                      0.036695    0.002133    7.360300 v output58/A (sky130_fd_sc_hd__buf_12)
     1    0.190951    0.173555    0.310739    7.671038 v output58/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[15] (net)
                      0.173573    0.001712    7.672750 v wbs_dat_o[15] (out)
                                              7.672750   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.672750   data arrival time
---------------------------------------------------------------------------------------------
                                              3.132750   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[14] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483664    5.141608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000531    5.142139 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354222    5.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768    5.507129 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.034357    0.037533    1.853844    7.360973 v SRAM_0/DO[14] (EF_SRAM_1024x32_wrapper)
                                                         net57 (net)
                      0.037533    0.002930    7.363904 v output57/A (sky130_fd_sc_hd__buf_12)
     1    0.190837    0.173432    0.311100    7.675004 v output57/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[14] (net)
                      0.173448    0.001627    7.676631 v wbs_dat_o[14] (out)
                                              7.676631   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.676631   data arrival time
---------------------------------------------------------------------------------------------
                                              3.136631   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[13] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483664    5.141608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000531    5.142139 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354222    5.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768    5.507129 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.035701    0.037641    1.854282    7.361411 v SRAM_0/DO[13] (EF_SRAM_1024x32_wrapper)
                                                         net56 (net)
                      0.037641    0.003353    7.364765 v output56/A (sky130_fd_sc_hd__buf_12)
     1    0.191232    0.173813    0.311224    7.675988 v output56/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[13] (net)
                      0.173835    0.001839    7.677827 v wbs_dat_o[13] (out)
                                              7.677827   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.677827   data arrival time
---------------------------------------------------------------------------------------------
                                              3.137827   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[12] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483664    5.141608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000531    5.142139 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354222    5.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768    5.507129 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.040494    0.038711    1.855934    7.363063 v SRAM_0/DO[12] (EF_SRAM_1024x32_wrapper)
                                                         net55 (net)
                      0.038711    0.004305    7.367368 v output55/A (sky130_fd_sc_hd__buf_12)
     1    0.190446    0.172970    0.311700    7.679068 v output55/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[12] (net)
                      0.172978    0.001211    7.680279 v wbs_dat_o[12] (out)
                                              7.680279   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.680279   data arrival time
---------------------------------------------------------------------------------------------
                                              3.140279   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[9] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483664    5.141608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000531    5.142139 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354222    5.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768    5.507129 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.043106    0.039162    1.856694    7.363822 v SRAM_0/DO[9] (EF_SRAM_1024x32_wrapper)
                                                         net83 (net)
                      0.039188    0.005318    7.369141 v output83/A (sky130_fd_sc_hd__buf_12)
     1    0.191565    0.174248    0.311712    7.680852 v output83/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[9] (net)
                      0.174287    0.002350    7.683203 v wbs_dat_o[9] (out)
                                              7.683203   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.683203   data arrival time
---------------------------------------------------------------------------------------------
                                              3.143203   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[10] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483664    5.141608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000531    5.142139 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354222    5.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768    5.507129 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.045637    0.040200    1.857715    7.364844 v SRAM_0/DO[10] (EF_SRAM_1024x32_wrapper)
                                                         net53 (net)
                      0.040200    0.005187    7.370031 v output53/A (sky130_fd_sc_hd__buf_12)
     1    0.190999    0.173549    0.312362    7.682394 v output53/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[10] (net)
                      0.173565    0.001630    7.684023 v wbs_dat_o[10] (out)
                                              7.684023   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.684023   data arrival time
---------------------------------------------------------------------------------------------
                                              3.144023   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[11] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483664    5.141608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000531    5.142139 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354222    5.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768    5.507129 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.046217    0.040038    1.857790    7.364919 v SRAM_0/DO[11] (EF_SRAM_1024x32_wrapper)
                                                         net54 (net)
                      0.040115    0.005763    7.370681 v output54/A (sky130_fd_sc_hd__buf_12)
     1    0.191170    0.173727    0.312331    7.683012 v output54/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[11] (net)
                      0.173746    0.001755    7.684768 v wbs_dat_o[11] (out)
                                              7.684768   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.684768   data arrival time
---------------------------------------------------------------------------------------------
                                              3.144768   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[20] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483664    5.141608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000531    5.142139 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354222    5.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768    5.507129 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.052399    0.041065    1.858366    7.365495 v SRAM_0/DO[20] (EF_SRAM_1024x32_wrapper)
                                                         net64 (net)
                      0.043810    0.007651    7.373146 v output64/A (sky130_fd_sc_hd__buf_12)
     1    0.190847    0.173424    0.313853    7.686999 v output64/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[20] (net)
                      0.173440    0.001627    7.688626 v wbs_dat_o[20] (out)
                                              7.688626   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.688626   data arrival time
---------------------------------------------------------------------------------------------
                                              3.148626   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[6] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483664    5.141608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000531    5.142139 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354222    5.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768    5.507129 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.051473    0.042260    1.859165    7.366294 v SRAM_0/DO[6] (EF_SRAM_1024x32_wrapper)
                                                         net80 (net)
                      0.042868    0.007262    7.373557 v output80/A (sky130_fd_sc_hd__buf_12)
     1    0.191064    0.173662    0.313426    7.686983 v output80/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[6] (net)
                      0.173683    0.001816    7.688799 v wbs_dat_o[6] (out)
                                              7.688799   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.688799   data arrival time
---------------------------------------------------------------------------------------------
                                              3.148799   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[8] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483664    5.141608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000531    5.142139 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354222    5.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768    5.507129 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.051595    0.042067    1.859365    7.366494 v SRAM_0/DO[8] (EF_SRAM_1024x32_wrapper)
                                                         net82 (net)
                      0.042517    0.007023    7.373517 v output82/A (sky130_fd_sc_hd__buf_12)
     1    0.190657    0.173617    0.314007    7.687524 v output82/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[8] (net)
                      0.173627    0.001338    7.688861 v wbs_dat_o[8] (out)
                                              7.688861   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.688861   data arrival time
---------------------------------------------------------------------------------------------
                                              3.148861   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[7] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483664    5.141608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000531    5.142139 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354222    5.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768    5.507129 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.052735    0.042518    1.859623    7.366752 v SRAM_0/DO[7] (EF_SRAM_1024x32_wrapper)
                                                         net81 (net)
                      0.043131    0.007425    7.374177 v output81/A (sky130_fd_sc_hd__buf_12)
     1    0.190470    0.173314    0.314209    7.688386 v output81/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[7] (net)
                      0.173320    0.001149    7.689536 v wbs_dat_o[7] (out)
                                              7.689536   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.689536   data arrival time
---------------------------------------------------------------------------------------------
                                              3.149535   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[25] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483664    5.141608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000531    5.142139 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354222    5.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768    5.507129 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.054367    0.041168    1.859474    7.366603 v SRAM_0/DO[25] (EF_SRAM_1024x32_wrapper)
                                                         net69 (net)
                      0.043712    0.007600    7.374204 v output69/A (sky130_fd_sc_hd__buf_12)
     1    0.191170    0.173739    0.313857    7.688061 v output69/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[25] (net)
                      0.173760    0.001817    7.689878 v wbs_dat_o[25] (out)
                                              7.689878   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.689878   data arrival time
---------------------------------------------------------------------------------------------
                                              3.149878   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[22] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483664    5.141608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000531    5.142139 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354222    5.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768    5.507129 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.057087    0.042684    1.859537    7.366667 v SRAM_0/DO[22] (EF_SRAM_1024x32_wrapper)
                                                         net66 (net)
                      0.046620    0.006999    7.373666 v output66/A (sky130_fd_sc_hd__buf_12)
     1    0.190848    0.173414    0.315082    7.688747 v output66/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[22] (net)
                      0.173431    0.001627    7.690375 v wbs_dat_o[22] (out)
                                              7.690375   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.690375   data arrival time
---------------------------------------------------------------------------------------------
                                              3.150375   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[17] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483664    5.141608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000531    5.142139 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354222    5.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768    5.507129 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.055646    0.042777    1.859651    7.366780 v SRAM_0/DO[17] (EF_SRAM_1024x32_wrapper)
                                                         net60 (net)
                      0.045402    0.007716    7.374496 v output60/A (sky130_fd_sc_hd__buf_12)
     1    0.191011    0.173624    0.314480    7.688975 v output60/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[17] (net)
                      0.173646    0.001847    7.690822 v wbs_dat_o[17] (out)
                                              7.690822   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.690822   data arrival time
---------------------------------------------------------------------------------------------
                                              3.150821   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[26] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483664    5.141608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000531    5.142139 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354222    5.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768    5.507129 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.062212    0.047082    1.865341    7.372470 v SRAM_0/DO[26] (EF_SRAM_1024x32_wrapper)
                                                         net70 (net)
                      0.047082    0.002699    7.375169 v output70/A (sky130_fd_sc_hd__buf_12)
     1    0.191454    0.174065    0.315255    7.690423 v output70/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[26] (net)
                      0.174096    0.002142    7.692566 v wbs_dat_o[26] (out)
                                              7.692566   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.692566   data arrival time
---------------------------------------------------------------------------------------------
                                              3.152566   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[4] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483664    5.141608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000531    5.142139 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354222    5.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768    5.507129 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.057588    0.044200    1.861178    7.368308 v SRAM_0/DO[4] (EF_SRAM_1024x32_wrapper)
                                                         net78 (net)
                      0.045628    0.008197    7.376505 v output78/A (sky130_fd_sc_hd__buf_12)
     1    0.190938    0.173487    0.314702    7.691207 v output78/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[4] (net)
                      0.173503    0.001628    7.692835 v wbs_dat_o[4] (out)
                                              7.692835   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.692835   data arrival time
---------------------------------------------------------------------------------------------
                                              3.152835   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[5] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483664    5.141608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000531    5.142139 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354222    5.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768    5.507129 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.058035    0.043886    1.861120    7.368249 v SRAM_0/DO[5] (EF_SRAM_1024x32_wrapper)
                                                         net79 (net)
                      0.045819    0.008039    7.376289 v output79/A (sky130_fd_sc_hd__buf_12)
     1    0.190499    0.173352    0.315363    7.691652 v output79/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[5] (net)
                      0.173360    0.001211    7.692863 v wbs_dat_o[5] (out)
                                              7.692863   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.692863   data arrival time
---------------------------------------------------------------------------------------------
                                              3.152864   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[16] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483664    5.141608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000531    5.142139 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354222    5.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768    5.507129 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.060000    0.045529    1.860946    7.368075 v SRAM_0/DO[16] (EF_SRAM_1024x32_wrapper)
                                                         net59 (net)
                      0.048120    0.007564    7.375639 v output59/A (sky130_fd_sc_hd__buf_12)
     1    0.190885    0.173438    0.315760    7.691399 v output59/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[16] (net)
                      0.173454    0.001627    7.693026 v wbs_dat_o[16] (out)
                                              7.693026   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.693026   data arrival time
---------------------------------------------------------------------------------------------
                                              3.153026   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[19] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483664    5.141608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000531    5.142139 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354222    5.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768    5.507129 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.058498    0.046604    1.860155    7.367284 v SRAM_0/DO[19] (EF_SRAM_1024x32_wrapper)
                                                         net62 (net)
                      0.052419    0.006747    7.374032 v output62/A (sky130_fd_sc_hd__buf_12)
     1    0.190713    0.173231    0.317664    7.691696 v output62/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[19] (net)
                      0.173244    0.001461    7.693157 v wbs_dat_o[19] (out)
                                              7.693157   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.693157   data arrival time
---------------------------------------------------------------------------------------------
                                              3.153157   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[18] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483664    5.141608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000531    5.142139 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354222    5.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768    5.507129 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.060565    0.045708    1.860993    7.368122 v SRAM_0/DO[18] (EF_SRAM_1024x32_wrapper)
                                                         net61 (net)
                      0.048586    0.007478    7.375600 v output61/A (sky130_fd_sc_hd__buf_12)
     1    0.190844    0.173406    0.315940    7.691540 v output61/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[18] (net)
                      0.173422    0.001627    7.693167 v wbs_dat_o[18] (out)
                                              7.693167   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.693167   data arrival time
---------------------------------------------------------------------------------------------
                                              3.153167   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[21] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483664    5.141608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000531    5.142139 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354222    5.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768    5.507129 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.065226    0.048445    1.866452    7.373581 v SRAM_0/DO[21] (EF_SRAM_1024x32_wrapper)
                                                         net65 (net)
                      0.048445    0.002666    7.376248 v output65/A (sky130_fd_sc_hd__buf_12)
     1    0.190579    0.173091    0.315942    7.692189 v output65/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[21] (net)
                      0.173101    0.001336    7.693525 v wbs_dat_o[21] (out)
                                              7.693525   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.693525   data arrival time
---------------------------------------------------------------------------------------------
                                              3.153525   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[0] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483664    5.141608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000531    5.142139 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354222    5.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768    5.507129 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.070626    0.050530    1.868852    7.375981 v SRAM_0/DO[0] (EF_SRAM_1024x32_wrapper)
                                                         net52 (net)
                      0.050530    0.002910    7.378891 v output52/A (sky130_fd_sc_hd__buf_12)
     1    0.191159    0.173780    0.316695    7.695586 v output52/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[0] (net)
                      0.173806    0.001998    7.697584 v wbs_dat_o[0] (out)
                                              7.697584   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.697584   data arrival time
---------------------------------------------------------------------------------------------
                                              3.157584   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[3] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483664    5.141608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000531    5.142139 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354222    5.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768    5.507129 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.070338    0.050491    1.868242    7.375371 v SRAM_0/DO[3] (EF_SRAM_1024x32_wrapper)
                                                         net77 (net)
                      0.050491    0.003957    7.379328 v output77/A (sky130_fd_sc_hd__buf_12)
     1    0.190964    0.173489    0.316846    7.696174 v output77/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[3] (net)
                      0.173506    0.001627    7.697801 v wbs_dat_o[3] (out)
                                              7.697801   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.697801   data arrival time
---------------------------------------------------------------------------------------------
                                              3.157801   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[2] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483664    5.141608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000531    5.142139 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354222    5.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768    5.507129 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.071292    0.050512    1.868938    7.376068 v SRAM_0/DO[2] (EF_SRAM_1024x32_wrapper)
                                                         net74 (net)
                      0.050512    0.003686    7.379754 v output74/A (sky130_fd_sc_hd__buf_12)
     1    0.190704    0.173293    0.316700    7.696454 v output74/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[2] (net)
                      0.173309    0.001625    7.698079 v wbs_dat_o[2] (out)
                                              7.698079   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.698079   data arrival time
---------------------------------------------------------------------------------------------
                                              3.158079   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[27] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483664    5.141608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000531    5.142139 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354222    5.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768    5.507129 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.072320    0.051251    1.869022    7.376152 v SRAM_0/DO[27] (EF_SRAM_1024x32_wrapper)
                                                         net71 (net)
                      0.051251    0.003503    7.379654 v output71/A (sky130_fd_sc_hd__buf_12)
     1    0.190886    0.173460    0.317066    7.696720 v output71/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[27] (net)
                      0.173479    0.001712    7.698431 v wbs_dat_o[27] (out)
                                              7.698431   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.698431   data arrival time
---------------------------------------------------------------------------------------------
                                              3.158431   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[24] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483664    5.141608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000531    5.142139 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354222    5.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768    5.507129 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.058598    0.046603    1.859846    7.366975 v SRAM_0/DO[24] (EF_SRAM_1024x32_wrapper)
                                                         net68 (net)
                      0.052926    0.011471    7.378446 v output68/A (sky130_fd_sc_hd__buf_12)
     1    0.191721    0.174309    0.317843    7.696289 v output68/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[24] (net)
                      0.174346    0.002310    7.698599 v wbs_dat_o[24] (out)
                                              7.698599   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.698599   data arrival time
---------------------------------------------------------------------------------------------
                                              3.158599   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[29] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483664    5.141608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000531    5.142139 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354222    5.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768    5.507129 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.058750    0.046646    1.859994    7.367123 v SRAM_0/DO[29] (EF_SRAM_1024x32_wrapper)
                                                         net73 (net)
                      0.052375    0.012517    7.379640 v output73/A (sky130_fd_sc_hd__buf_12)
     1    0.191046    0.173621    0.317573    7.697213 v output73/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[29] (net)
                      0.173642    0.001816    7.699029 v wbs_dat_o[29] (out)
                                              7.699029   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.699029   data arrival time
---------------------------------------------------------------------------------------------
                                              3.159029   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[1] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483664    5.141608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000531    5.142139 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354222    5.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768    5.507129 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.078103    0.053491    1.871814    7.378943 v SRAM_0/DO[1] (EF_SRAM_1024x32_wrapper)
                                                         net63 (net)
                      0.053491    0.002863    7.381806 v output63/A (sky130_fd_sc_hd__buf_12)
     1    0.190423    0.173231    0.318701    7.700507 v output63/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[1] (net)
                      0.173238    0.001148    7.701655 v wbs_dat_o[1] (out)
                                              7.701655   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.701655   data arrival time
---------------------------------------------------------------------------------------------
                                              3.161655   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[23] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483664    5.141608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000531    5.142139 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354222    5.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768    5.507129 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.063533    0.047895    1.860913    7.368042 v SRAM_0/DO[23] (EF_SRAM_1024x32_wrapper)
                                                         net67 (net)
                      0.056504    0.013089    7.381132 v output67/A (sky130_fd_sc_hd__buf_12)
     1    0.190474    0.172937    0.319500    7.700632 v output67/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[23] (net)
                      0.172945    0.001211    7.701842 v wbs_dat_o[23] (out)
                                              7.701842   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.701842   data arrival time
---------------------------------------------------------------------------------------------
                                              3.161842   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[28] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483664    5.141608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000531    5.142139 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354222    5.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768    5.507129 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.062815    0.047707    1.860805    7.367934 v SRAM_0/DO[28] (EF_SRAM_1024x32_wrapper)
                                                         net72 (net)
                      0.055744    0.012963    7.380897 v output72/A (sky130_fd_sc_hd__buf_12)
     1    0.191124    0.173758    0.318912    7.699809 v output72/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[28] (net)
                      0.173786    0.002054    7.701863 v wbs_dat_o[28] (out)
                                              7.701863   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.701863   data arrival time
---------------------------------------------------------------------------------------------
                                              3.161863   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[31] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483664    5.141608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000531    5.142139 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354222    5.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768    5.507129 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.067422    0.048714    1.861167    7.368297 v SRAM_0/DO[31] (EF_SRAM_1024x32_wrapper)
                                                         net76 (net)
                      0.060239    0.016785    7.385081 v output76/A (sky130_fd_sc_hd__buf_12)
     1    0.190880    0.173469    0.320916    7.705997 v output76/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[31] (net)
                      0.173490    0.001814    7.707810 v wbs_dat_o[31] (out)
                                              7.707810   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.707810   data arrival time
---------------------------------------------------------------------------------------------
                                              3.167810   slack (MET)


Startpoint: SRAM_0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: wbs_dat_o[30] (output port clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock source latency
     1    0.062728    0.610000    0.000000    4.650000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.007943    4.657944 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.483664    5.141608 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.129897    0.000531    5.142139 ^ clkbuf_1_1__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.133663    0.225147    0.354222    5.496361 ^ clkbuf_1_1__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_wb_clk_i (net)
                      0.226008    0.010768    5.507129 ^ SRAM_0/CLKin (EF_SRAM_1024x32_wrapper)
     1    0.071028    0.049838    1.861395    7.368524 v SRAM_0/DO[30] (EF_SRAM_1024x32_wrapper)
                                                         net75 (net)
                      0.063947    0.018236    7.386760 v output75/A (sky130_fd_sc_hd__buf_12)
     1    0.191162    0.173716    0.322618    7.709377 v output75/X (sky130_fd_sc_hd__buf_12)
                                                         wbs_dat_o[30] (net)
                      0.173740    0.001931    7.711308 v wbs_dat_o[30] (out)
                                              7.711308   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock network delay (propagated)
                                  0.100000    5.670000   clock uncertainty
                                  0.000000    5.670000   clock reconvergence pessimism
                                 -1.130000    4.540000   output external delay
                                              4.540000   data required time
---------------------------------------------------------------------------------------------
                                              4.540000   data required time
                                             -7.711308   data arrival time
---------------------------------------------------------------------------------------------
                                              3.171308   slack (MET)


Startpoint: wb_rst_i (input port clocked by clk)
Endpoint: _6_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  4.650000    4.650000   clock network delay (propagated)
                                 12.500000   17.150000 v input external delay
     1    0.002531    0.000000    0.000000   17.150000 v wb_rst_i (in)
                                                         wb_rst_i (net)
                      0.000023    0.000011   17.150009 v input1/A (sky130_fd_sc_hd__clkbuf_1)
     1    0.007887    0.102737    0.164313   17.314323 v input1/X (sky130_fd_sc_hd__clkbuf_1)
                                                         net1 (net)
                      0.102737    0.000211   17.314535 v _3_/A (sky130_fd_sc_hd__inv_2)
     1    0.004226    0.048995    0.082769   17.397305 ^ _3_/Y (sky130_fd_sc_hd__inv_2)
                                                         _1_ (net)
                      0.048995    0.000025   17.397329 ^ _6_/RESET_B (sky130_fd_sc_hd__dfrtp_1)
                                             17.397329   data arrival time

                                  0.000000    0.000000   clock clk (rise edge)
                                  5.570000    5.570000   clock source latency
     1    0.062728    0.610000    0.000000    5.570000 ^ wb_clk_i (in)
                                                         wb_clk_i (net)
                      0.626723    0.008780    5.578780 ^ clkbuf_0_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     2    0.062536    0.129897    0.534576    6.113356 ^ clkbuf_0_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_wb_clk_i (net)
                      0.130347    0.006888    6.120244 ^ clkbuf_1_0__f_wb_clk_i/A (sky130_fd_sc_hd__clkbuf_16)
     1    0.012498    0.058068    0.250445    6.370689 ^ clkbuf_1_0__f_wb_clk_i/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_wb_clk_i (net)
                      0.058069    0.000628    6.371317 ^ _6_/CLK (sky130_fd_sc_hd__dfrtp_1)
                                  0.100000    6.471317   clock uncertainty
                                  0.000000    6.471317   clock reconvergence pessimism
                                  0.647400    7.118717   library removal time
                                              7.118717   data required time
---------------------------------------------------------------------------------------------
                                              7.118717   data required time
                                            -17.397329   data arrival time
---------------------------------------------------------------------------------------------
                                             10.278611   slack (MET)



