

================================================================
== Vitis HLS Report for 'LIGHT_MODULE_Pipeline_VITIS_LOOP_16_2'
================================================================
* Date:           Wed Sep 18 18:08:31 2024

* Version:        2023.1.1 (Build 3869133 on Jun 15 2023)
* Project:        HLS_STREAM_FIFO
* Solution:       test1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  4.368 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        6|        6|  60.000 ns|  60.000 ns|    6|    6|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_16_2  |        4|        4|         1|          1|          1|     4|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     93|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     90|    -|
|Register         |        -|    -|      59|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      59|    183|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln16_fu_266_p2                |         +|   0|  0|  11|           3|           1|
    |ap_block_pp0_stage0_01001         |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |       and|   0|  0|   2|           1|           1|
    |icmp_ln16_fu_260_p2               |      icmp|   0|  0|  13|           3|           4|
    |icmp_ln17_fu_318_p2               |      icmp|   0|  0|  10|           2|           1|
    |select_ln17_1_fu_332_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln17_2_fu_340_p3           |    select|   0|  0|   4|           1|           4|
    |select_ln17_3_fu_348_p3           |    select|   0|  0|   2|           1|           2|
    |select_ln17_4_fu_356_p3           |    select|   0|  0|   5|           1|           5|
    |select_ln17_5_fu_364_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln17_fu_324_p3             |    select|   0|  0|  32|           1|          32|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  93|          17|          63|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |i_fu_98                  |   9|          2|    3|          6|
    |in_stream_TDATA_blk_n    |   9|          2|    1|          2|
    |out_pkts_data_fu_102     |   9|          2|   32|         64|
    |out_pkts_dest_fu_122     |   9|          2|    6|         12|
    |out_pkts_id_fu_118       |   9|          2|    5|         10|
    |out_pkts_keep_fu_106     |   9|          2|    4|          8|
    |out_pkts_strb_fu_110     |   9|          2|    4|          8|
    |out_pkts_user_fu_114     |   9|          2|    2|          4|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  90|         20|   59|        118|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |i_fu_98                  |   3|   0|    3|          0|
    |out_pkts_data_fu_102     |  32|   0|   32|          0|
    |out_pkts_dest_fu_122     |   6|   0|    6|          0|
    |out_pkts_id_fu_118       |   5|   0|    5|          0|
    |out_pkts_keep_fu_106     |   4|   0|    4|          0|
    |out_pkts_strb_fu_110     |   4|   0|    4|          0|
    |out_pkts_user_fu_114     |   2|   0|    2|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  59|   0|   59|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------+-----+-----+------------+---------------------------------------+--------------+
|         RTL Ports        | Dir | Bits|  Protocol  |             Source Object             |    C Type    |
+--------------------------+-----+-----+------------+---------------------------------------+--------------+
|ap_clk                    |   in|    1|  ap_ctrl_hs|  LIGHT_MODULE_Pipeline_VITIS_LOOP_16_2|  return value|
|ap_rst                    |   in|    1|  ap_ctrl_hs|  LIGHT_MODULE_Pipeline_VITIS_LOOP_16_2|  return value|
|ap_start                  |   in|    1|  ap_ctrl_hs|  LIGHT_MODULE_Pipeline_VITIS_LOOP_16_2|  return value|
|ap_done                   |  out|    1|  ap_ctrl_hs|  LIGHT_MODULE_Pipeline_VITIS_LOOP_16_2|  return value|
|ap_idle                   |  out|    1|  ap_ctrl_hs|  LIGHT_MODULE_Pipeline_VITIS_LOOP_16_2|  return value|
|ap_ready                  |  out|    1|  ap_ctrl_hs|  LIGHT_MODULE_Pipeline_VITIS_LOOP_16_2|  return value|
|in_stream_TVALID          |   in|    1|        axis|                     in_stream_V_data_V|       pointer|
|in_stream_TDATA           |   in|   32|        axis|                     in_stream_V_data_V|       pointer|
|in_pkts_dest_0_075        |   in|    6|     ap_none|                     in_pkts_dest_0_075|        scalar|
|in_pkts_id_0_074          |   in|    5|     ap_none|                       in_pkts_id_0_074|        scalar|
|in_pkts_user_0_073        |   in|    2|     ap_none|                     in_pkts_user_0_073|        scalar|
|in_pkts_strb_0_072        |   in|    4|     ap_none|                     in_pkts_strb_0_072|        scalar|
|in_pkts_keep_0_071        |   in|    4|     ap_none|                     in_pkts_keep_0_071|        scalar|
|in_pkts_data_0_070        |   in|   32|     ap_none|                     in_pkts_data_0_070|        scalar|
|in_stream_TREADY          |  out|    1|        axis|                     in_stream_V_dest_V|       pointer|
|in_stream_TDEST           |   in|    6|        axis|                     in_stream_V_dest_V|       pointer|
|in_stream_TKEEP           |   in|    4|        axis|                     in_stream_V_keep_V|       pointer|
|in_stream_TSTRB           |   in|    4|        axis|                     in_stream_V_strb_V|       pointer|
|in_stream_TUSER           |   in|    2|        axis|                     in_stream_V_user_V|       pointer|
|in_stream_TLAST           |   in|    1|        axis|                     in_stream_V_last_V|       pointer|
|in_stream_TID             |   in|    5|        axis|                       in_stream_V_id_V|       pointer|
|out_pkts_dest_out         |  out|    6|      ap_vld|                      out_pkts_dest_out|       pointer|
|out_pkts_dest_out_ap_vld  |  out|    1|      ap_vld|                      out_pkts_dest_out|       pointer|
|out_pkts_id_out           |  out|    5|      ap_vld|                        out_pkts_id_out|       pointer|
|out_pkts_id_out_ap_vld    |  out|    1|      ap_vld|                        out_pkts_id_out|       pointer|
|out_pkts_user_out         |  out|    2|      ap_vld|                      out_pkts_user_out|       pointer|
|out_pkts_user_out_ap_vld  |  out|    1|      ap_vld|                      out_pkts_user_out|       pointer|
|out_pkts_strb_out         |  out|    4|      ap_vld|                      out_pkts_strb_out|       pointer|
|out_pkts_strb_out_ap_vld  |  out|    1|      ap_vld|                      out_pkts_strb_out|       pointer|
|out_pkts_keep_out         |  out|    4|      ap_vld|                      out_pkts_keep_out|       pointer|
|out_pkts_keep_out_ap_vld  |  out|    1|      ap_vld|                      out_pkts_keep_out|       pointer|
|out_pkts_data_out         |  out|   32|      ap_vld|                      out_pkts_data_out|       pointer|
|out_pkts_data_out_ap_vld  |  out|    1|      ap_vld|                      out_pkts_data_out|       pointer|
+--------------------------+-----+-----+------------+---------------------------------------+--------------+

