# Eklavya_25_Synapse_32
Design, implement, and verify a direct-mapped and set-associative cache subsystem for an existing RISC-V pipelineâ€”boosting performance through reduced memory-access latency.
