PPA Report for Dual-Clock Domain Synchronizer
==========================================

FPGA Device: xcku3p-ffva676-2-e (UltraScale+ 16nm Technology)

AREA METRICS:
------------
LUT Count: 4
FF Count: 22
IO Count: 40
Cell Count: 114

PERFORMANCE METRICS:
-------------------
Maximum Clock Frequency: N/A (Combinational logic)

POWER METRICS:
-------------
Total Power Consumption: 2.538 W
