\hypertarget{stm32f0xx__hal__pwr_8c_source}{}\doxysection{stm32f0xx\+\_\+hal\+\_\+pwr.\+c}
\label{stm32f0xx__hal__pwr_8c_source}\index{Drivers/STM32F0xx\_HAL\_Driver/Src/stm32f0xx\_hal\_pwr.c@{Drivers/STM32F0xx\_HAL\_Driver/Src/stm32f0xx\_hal\_pwr.c}}
\mbox{\hyperlink{stm32f0xx__hal__pwr_8c}{Go to the documentation of this file.}}
\begin{DoxyCode}{0}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00001}00001\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00024}00024\ \textcolor{comment}{/*\ Includes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00025}00025\ \textcolor{preprocessor}{\#include\ "{}\mbox{\hyperlink{stm32f0xx__hal_8h}{stm32f0xx\_hal.h}}"{}}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00026}00026\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00036}00036\ \textcolor{preprocessor}{\#ifdef\ HAL\_PWR\_MODULE\_ENABLED}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00037}00037\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00038}00038\ \textcolor{comment}{/*\ Private\ typedef\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00039}00039\ \textcolor{comment}{/*\ Private\ define\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00040}00040\ \textcolor{comment}{/*\ Private\ macro\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00041}00041\ \textcolor{comment}{/*\ Private\ variables\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00042}00042\ \textcolor{comment}{/*\ Private\ function\ prototypes\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00043}00043\ \textcolor{comment}{/*\ Private\ functions\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00044}00044\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00073}00073\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group1_ga7edb99b94a46448c34f0301b0a077ff5}{HAL\_PWR\_DeInit}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00074}00074\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00075}00075\ \ \ \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_gaf454341fae45fdfacfea2f45c07ce3e0}{\_\_HAL\_RCC\_PWR\_FORCE\_RESET}}();}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00076}00076\ \ \ \mbox{\hyperlink{group___r_c_c___a_p_b1___force___release___reset_gaaa5a340d38d50e508243f48bbb47dd32}{\_\_HAL\_RCC\_PWR\_RELEASE\_RESET}}();}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00077}00077\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00078}00078\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00086}00086\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga3d07cef39bf294db4aed7e06e5dbf9af}{HAL\_PWR\_EnableBkUpAccess}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00087}00087\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00088}00088\ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR\ |=\ (uint32\_t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{PWR\_CR\_DBP}};}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00089}00089\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00090}00090\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00098}00098\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga1513de5f2e4b72e094fb04bab786fec8}{HAL\_PWR\_DisableBkUpAccess}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00099}00099\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00100}00100\ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR\ \&=\ \string~((uint32\_t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_gaf5c65ab845794ef48f09faa2ee44f718}{PWR\_CR\_DBP}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00101}00101\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00102}00102\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00229}00229\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_gaa76f42833a89110293f687b034164916}{HAL\_PWR\_EnableWakeUpPin}}(uint32\_t\ WakeUpPinx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00230}00230\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00231}00231\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00232}00232\ \ \ \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___p_w_r_ex___wake_up___pins_gac6fcc59d6ff95b8feda1b228517f9c3f}{IS\_PWR\_WAKEUP\_PIN}}(WakeUpPinx));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00233}00233\ \ \ \textcolor{comment}{/*\ Enable\ the\ EWUPx\ pin\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00234}00234\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CSR,\ WakeUpPinx);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00235}00235\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00236}00236\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00244}00244\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_gab12ca816929e23e36f5ed8f4ccdb1472}{HAL\_PWR\_DisableWakeUpPin}}(uint32\_t\ WakeUpPinx)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00245}00245\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00246}00246\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00247}00247\ \ \ \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___p_w_r_ex___wake_up___pins_gac6fcc59d6ff95b8feda1b228517f9c3f}{IS\_PWR\_WAKEUP\_PIN}}(WakeUpPinx));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00248}00248\ \ \ \textcolor{comment}{/*\ Disable\ the\ EWUPx\ pin\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00249}00249\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CSR,\ WakeUpPinx);}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00250}00250\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00251}00251\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00267}00267\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga5c84f4e046525c22d233c8a3443fab5f}{HAL\_PWR\_EnterSLEEPMode}}(uint32\_t\ Regulator,\ uint8\_t\ SLEEPEntry)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00268}00268\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00269}00269\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00270}00270\ \ \ \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___p_w_r___regulator__state__in___s_t_o_p__mode_ga03c105070272141c0bab5f2b74469072}{IS\_PWR\_REGULATOR}}(Regulator));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00271}00271\ \ \ \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___p_w_r___s_l_e_e_p__mode__entry_ga9b36a9c213a77d36340788b2e7e277ff}{IS\_PWR\_SLEEP\_ENTRY}}(SLEEPEntry));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00272}00272\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00273}00273\ \ \ \textcolor{comment}{/*\ Clear\ SLEEPDEEP\ bit\ of\ Cortex\ System\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00274}00274\ \ \ \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SCR\ \&=\ (uint32\_t)\string~((uint32\_t)\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga77c06a69c63f4b3f6ec1032e911e18e7}{SCB\_SCR\_SLEEPDEEP\_Msk}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00275}00275\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00276}00276\ \ \ \textcolor{comment}{/*\ Select\ SLEEP\ mode\ entry\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00277}00277\ \ \ \textcolor{keywordflow}{if}(SLEEPEntry\ ==\ \mbox{\hyperlink{group___p_w_r___s_l_e_e_p__mode__entry_ga4f0f99a3526c57efb3501b016639fa45}{PWR\_SLEEPENTRY\_WFI}})}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00278}00278\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00279}00279\ \ \ \ \ \textcolor{comment}{/*\ Request\ Wait\ For\ Interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00280}00280\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gad23bf2b78a9a4524157c9de0d30b7448}{\_\_WFI}}();}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00281}00281\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00282}00282\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00283}00283\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00284}00284\ \ \ \ \ \textcolor{comment}{/*\ Request\ Wait\ For\ Event\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00285}00285\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaab4f296d0022b4b10dc0976eb22052f9}{\_\_SEV}}();}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00286}00286\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaac6cc7dd4325d9cb40d3290fa5244b3d}{\_\_WFE}}();}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00287}00287\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaac6cc7dd4325d9cb40d3290fa5244b3d}{\_\_WFE}}();}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00288}00288\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00289}00289\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00290}00290\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00310}00310\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_gacfca5f1062274423e08317c0a5a225fa}{HAL\_PWR\_EnterSTOPMode}}(uint32\_t\ Regulator,\ uint8\_t\ STOPEntry)}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00311}00311\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00312}00312\ \ \ uint32\_t\ tmpreg\ =\ 0;}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00313}00313\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00314}00314\ \ \ \textcolor{comment}{/*\ Check\ the\ parameters\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00315}00315\ \ \ \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___p_w_r___regulator__state__in___s_t_o_p__mode_ga03c105070272141c0bab5f2b74469072}{IS\_PWR\_REGULATOR}}(Regulator));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00316}00316\ \ \ \mbox{\hyperlink{stm32f0xx__hal__conf_8h_a631dea7b230e600555f979c62af1de21}{assert\_param}}(\mbox{\hyperlink{group___p_w_r___s_t_o_p__mode__entry_ga4a94eb1f400dec6e486fbc229cbea8a0}{IS\_PWR\_STOP\_ENTRY}}(STOPEntry));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00317}00317\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00318}00318\ \ \ \textcolor{comment}{/*\ Select\ the\ regulator\ state\ in\ STOP\ mode\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00319}00319\ \ \ tmpreg\ =\ \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR;}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00320}00320\ \ \ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00321}00321\ \ \ \textcolor{comment}{/*\ Clear\ PDDS\ and\ LPDS\ bits\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00322}00322\ \ \ tmpreg\ \&=\ (uint32\_t)\string~(\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c8075e98772470804c9e3fe74984115}{PWR\_CR\_PDDS}}\ |\ \mbox{\hyperlink{group___peripheral___registers___bits___definition_ga3aeb8d6f2539b0a3a4b851aeba0eea66}{PWR\_CR\_LPDS}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00323}00323\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00324}00324\ \ \ \textcolor{comment}{/*\ Set\ LPDS\ bit\ according\ to\ Regulator\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00325}00325\ \ \ tmpreg\ |=\ Regulator;}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00326}00326\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00327}00327\ \ \ \textcolor{comment}{/*\ Store\ the\ new\ value\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00328}00328\ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR\ =\ tmpreg;}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00329}00329\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00330}00330\ \ \ \textcolor{comment}{/*\ Set\ SLEEPDEEP\ bit\ of\ Cortex\ System\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00331}00331\ \ \ \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SCR\ |=\ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga77c06a69c63f4b3f6ec1032e911e18e7}{SCB\_SCR\_SLEEPDEEP\_Msk}};}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00332}00332\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00333}00333\ \ \ \textcolor{comment}{/*\ Select\ STOP\ mode\ entry\ -\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/-\/*/}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00334}00334\ \ \ \textcolor{keywordflow}{if}(STOPEntry\ ==\ \mbox{\hyperlink{group___p_w_r___s_t_o_p__mode__entry_ga3bdb1a9c9b421b73ab148d45eb90fa9b}{PWR\_STOPENTRY\_WFI}})}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00335}00335\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00336}00336\ \ \ \ \ \textcolor{comment}{/*\ Request\ Wait\ For\ Interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00337}00337\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gad23bf2b78a9a4524157c9de0d30b7448}{\_\_WFI}}();}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00338}00338\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00339}00339\ \ \ \textcolor{keywordflow}{else}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00340}00340\ \ \ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00341}00341\ \ \ \ \ \textcolor{comment}{/*\ Request\ Wait\ For\ Event\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00342}00342\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaab4f296d0022b4b10dc0976eb22052f9}{\_\_SEV}}();}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00343}00343\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaac6cc7dd4325d9cb40d3290fa5244b3d}{\_\_WFE}}();}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00344}00344\ \ \ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gaac6cc7dd4325d9cb40d3290fa5244b3d}{\_\_WFE}}();}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00345}00345\ \ \ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00346}00346\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00347}00347\ \ \ \textcolor{comment}{/*\ Reset\ SLEEPDEEP\ bit\ of\ Cortex\ System\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00348}00348\ \ \ \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SCR\ \&=\ (uint32\_t)\string~((uint32\_t)\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga77c06a69c63f4b3f6ec1032e911e18e7}{SCB\_SCR\_SLEEPDEEP\_Msk}});}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00349}00349\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00350}00350\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00365}00365\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga40736f74c169077fcd08f34470559aa2}{HAL\_PWR\_EnterSTANDBYMode}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00366}00366\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00367}00367\ \ \ \textcolor{comment}{/*\ Select\ STANDBY\ mode\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00368}00368\ \ \ \mbox{\hyperlink{group___peripheral__declaration_ga04651c526497822a859942b928e57f8e}{PWR}}-\/>CR\ |=\ (uint32\_t)\mbox{\hyperlink{group___peripheral___registers___bits___definition_ga8c8075e98772470804c9e3fe74984115}{PWR\_CR\_PDDS}};}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00369}00369\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00370}00370\ \ \ \textcolor{comment}{/*\ Set\ SLEEPDEEP\ bit\ of\ Cortex\ System\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00371}00371\ \ \ \mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SCR\ |=\ \mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga77c06a69c63f4b3f6ec1032e911e18e7}{SCB\_SCR\_SLEEPDEEP\_Msk}};}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00372}00372\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00373}00373\ \ \ \textcolor{comment}{/*\ This\ option\ is\ used\ to\ ensure\ that\ store\ operations\ are\ completed\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00374}00374\ \textcolor{preprocessor}{\#if\ defined\ (\ \_\_CC\_ARM)}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00375}00375\ \ \ \_\_force\_stores();}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00376}00376\ \textcolor{preprocessor}{\#endif}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00377}00377\ \ \ \textcolor{comment}{/*\ Request\ Wait\ For\ Interrupt\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00378}00378\ \ \ \mbox{\hyperlink{group___c_m_s_i_s___core___instruction_interface_gad23bf2b78a9a4524157c9de0d30b7448}{\_\_WFI}}();}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00379}00379\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00380}00380\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00389}00389\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga85d0154c96068b286072a64fca4c7e6a}{HAL\_PWR\_EnableSleepOnExit}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00390}00390\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00391}00391\ \ \ \textcolor{comment}{/*\ Set\ SLEEPONEXIT\ bit\ of\ Cortex\ System\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00392}00392\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SCR,\ ((uint32\_t)\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga50a243e317b9a70781b02758d45b05ee}{SCB\_SCR\_SLEEPONEXIT\_Msk}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00393}00393\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00394}00394\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00395}00395\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00402}00402\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga1da299e8186a3e08a694865bd41c3bb0}{HAL\_PWR\_DisableSleepOnExit}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00403}00403\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00404}00404\ \ \ \textcolor{comment}{/*\ Clear\ SLEEPONEXIT\ bit\ of\ Cortex\ System\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00405}00405\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SCR,\ ((uint32\_t)\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_ga50a243e317b9a70781b02758d45b05ee}{SCB\_SCR\_SLEEPONEXIT\_Msk}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00406}00406\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00407}00407\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00408}00408\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00409}00409\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00416}00416\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga6f33b1c8c8cc85129c68ac302a281033}{HAL\_PWR\_EnableSEVOnPend}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00417}00417\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00418}00418\ \ \ \textcolor{comment}{/*\ Set\ SEVONPEND\ bit\ of\ Cortex\ System\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00419}00419\ \ \ \mbox{\hyperlink{group___exported__macros_ga26474f43799fbade9cf300e21dd3a91a}{SET\_BIT}}(\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SCR,\ ((uint32\_t)\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafb98656644a14342e467505f69a997c9}{SCB\_SCR\_SEVONPEND\_Msk}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00420}00420\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00421}00421\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00422}00422\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00429}00429\ \textcolor{keywordtype}{void}\ \mbox{\hyperlink{group___p_w_r___exported___functions___group2_ga7811014def9b864dd490a63ada4bab68}{HAL\_PWR\_DisableSEVOnPend}}(\textcolor{keywordtype}{void})}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00430}00430\ \{}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00431}00431\ \ \ \textcolor{comment}{/*\ Clear\ SEVONPEND\ bit\ of\ Cortex\ System\ Control\ Register\ */}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00432}00432\ \ \ \mbox{\hyperlink{group___exported__macros_ga133aae6fc0d41bffab39ab223a7001de}{CLEAR\_BIT}}(\mbox{\hyperlink{group___c_m_s_i_s__core__base_gaaaf6477c2bde2f00f99e3c2fd1060b01}{SCB}}-\/>SCR,\ ((uint32\_t)\mbox{\hyperlink{group___c_m_s_i_s___s_c_b_gafb98656644a14342e467505f69a997c9}{SCB\_SCR\_SEVONPEND\_Msk}}));}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00433}00433\ \}}
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00434}00434\ }
\DoxyCodeLine{\Hypertarget{stm32f0xx__hal__pwr_8c_source_l00443}00443\ \textcolor{preprocessor}{\#endif\ }\textcolor{comment}{/*\ HAL\_PWR\_MODULE\_ENABLED\ */}\textcolor{preprocessor}{}}

\end{DoxyCode}
