<module name="DSS0_COMMON" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="COMMON_DSS_REVISION" acronym="COMMON_DSS_REVISION" offset="0x4" width="32" description="This register contains the K3_DSS revision number">
		<bitfield id="MODID" width="16" begin="31" end="16" resetval="0x25604" description="Module ID Field" range="31 - 16" rwaccess="R"/> 
		<bitfield id="REVRTL" width="5" begin="15" end="11" resetval="0x1" description="RTL Revision" range="15 - 11" rwaccess="R"/> 
		<bitfield id="REVMAJOR" width="3" begin="10" end="8" resetval="0x1" description="Major Revision" range="10 - 8" rwaccess="R"/> 
		<bitfield id="CUSTOM" width="2" begin="7" end="6" resetval="0x0" description="Custom" range="7 - 6" rwaccess="R"/> 
		<bitfield id="REVMIN" width="6" begin="5" end="0" resetval="0x1" description="Minor Revision" range="5 - 0" rwaccess="R"/>
	</register>
	<register id="COMMON_DSS_SYSCONFIG" acronym="COMMON_DSS_SYSCONFIG" offset="0x8" width="32" description="This register controls various parameters related to software reset and IP idle">
		<bitfield id="RESERVED4" width="18" begin="31" end="14" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="31 - 14" rwaccess="R"/> 
		<bitfield id="RESERVED3" width="6" begin="13" end="8" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="13 - 8" rwaccess="R"/> 
		<bitfield id="RESERVED2" width="2" begin="7" end="6" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="7 - 6" rwaccess="R"/> 
		<bitfield id="WARMRESET" width="1" begin="5" end="5" resetval="0x0" description="Warm reset. Setting this bit to 1 triggers a module warm reset. The bit is automatically reset by the hardware. During read, it always returns 0. The warm reset keeps the configuration registers unchanged" range="5" rwaccess="R/W"/> 
		<bitfield id="IDLEMODE" width="2" begin="4" end="3" resetval="0x2" description="Deprecated" range="4 - 3" rwaccess="R/W"/> 
		<bitfield id="RESERVED1" width="1" begin="2" end="2" resetval="0x0" description="Write 0's for future compatibility. Read returns 0" range="2" rwaccess="R"/> 
		<bitfield id="SOFTRESET" width="1" begin="1" end="1" resetval="0x0" description="Software reset. Setting this bit to 1 triggers a module reset. The bit is automatically reset by the hardware. During read, it always returns 0" range="1" rwaccess="R/W"/> 
		<bitfield id="AUTOCLKGATING" width="1" begin="0" end="0" resetval="0x1" description="Internal clock gating strategy" range="0" rwaccess="R/W"/>
	</register>
	<register id="COMMON_DSS_SYSSTATUS" acronym="COMMON_DSS_SYSSTATUS" offset="0x20" width="32" description="This register provides status information about the module, excluding the interrupt status information">
		<bitfield id="DISPC_IDLE_STATUS" width="1" begin="9" end="9" resetval="0x1" description="Idle status of DISPC" range="9" rwaccess="R"/> 
		<bitfield id="OLDI_RESETDONE" width="1" begin="5" end="5" resetval="0x0" description="Reset status of OLDI" range="5" rwaccess="R"/> 
		<bitfield id="DISPC_VP_RESETDONE" width="2" begin="2" end="1" resetval="0x3" description="Reset status of VP pixel clock domain" range="2 - 1" rwaccess="R"/> 
		<bitfield id="DISPC_FUNC_RESETDONE" width="1" begin="0" end="0" resetval="0x1" description="Reset status of DISPC Functional clock domain" range="0" rwaccess="R"/>
	</register>
	<register id="COMMON_DISPC_IRQ_EOI" acronym="COMMON_DISPC_IRQ_EOI" offset="0x24" width="32" description="End-Of-Interrupt register, to be used if pulse interrupts are used">
		<bitfield id="EOI" width="1" begin="0" end="0" resetval="0x0" description="Write 1 to acknowledge a pulse IRQ" range="0" rwaccess="W"/>
	</register>
	<register id="COMMON_DISPC_IRQSTATUS_RAW" acronym="COMMON_DISPC_IRQSTATUS_RAW" offset="0x28" width="32" description="RAW Interrupt status. Raw status is set even if interrupt is not enabled. Write 1 to set the RAW status">
		<bitfield id="VID_IRQ" width="2" begin="5" end="4" resetval="0x0" description="VID IRQ STATUS. Register indicates the VIDEO pipeline[s] interrupt events" range="5 - 4" rwaccess="R/W1TS"/> 
		<bitfield id="VP_IRQ" width="2" begin="1" end="0" resetval="0x0" description="VP IRQ STATUS. Register indicates the Video Port[s] interrupt events" range="1 - 0" rwaccess="R/W1TS"/>
	</register>
	<register id="COMMON_DISPC_IRQSTATUS" acronym="COMMON_DISPC_IRQSTATUS" offset="0x2C" width="32" description="Interrupt status. Enabled status, isn't set unless event is enabled. Write 1 to clear the status after interrupt has been serviced. RAW status also gets cleared, i.e. even if not enabled">
		<bitfield id="VID_IRQ" width="2" begin="5" end="4" resetval="0x0" description="VID IRQ STATUS. Register indicates the VIDEO pipeline[s] interrupt events" range="5 - 4" rwaccess="R/W1TC"/> 
		<bitfield id="VP_IRQ" width="2" begin="1" end="0" resetval="0x0" description="VP IRQ STATUS. Register indicates the Video Port[s] interrupt events" range="1 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="COMMON_DISPC_IRQENABLE_SET" acronym="COMMON_DISPC_IRQENABLE_SET" offset="0x30" width="32" description="SET Interrupt enable. Write 1 to set interrupt enable. Readout equal to corresponding _CLR register">
		<bitfield id="SET_VID_IRQ" width="2" begin="5" end="4" resetval="0x0" description="VID IRQ" range="5 - 4" rwaccess="R/W1TS"/> 
		<bitfield id="SET_VP_IRQ" width="2" begin="1" end="0" resetval="0x0" description="VP IRQ" range="1 - 0" rwaccess="R/W1TS"/>
	</register>
	<register id="COMMON_DISPC_IRQENABLE_CLR" acronym="COMMON_DISPC_IRQENABLE_CLR" offset="0x40" width="32" description="CLR Interrupt enable. Write 1 to clear interrupt enable">
		<bitfield id="CLR_VID_IRQ" width="2" begin="5" end="4" resetval="0x0" description="VID IRQ" range="5 - 4" rwaccess="R/W1TC"/> 
		<bitfield id="CLR_VP_IRQ" width="2" begin="1" end="0" resetval="0x0" description="VP IRQ" range="1 - 0" rwaccess="R/W1TC"/>
	</register>
	<register id="COMMON_VID_IRQENABLE_0" acronym="COMMON_VID_IRQENABLE_0" offset="0x44" width="32" description="This register allows to mask/unmask the VID_0 internal sources of interrupt, on an event-by-event basis">
		<bitfield id="SAFETYREGION_EN" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="2" rwaccess="R/W"/> 
		<bitfield id="VIDENDWINDOW_EN" width="1" begin="1" end="1" resetval="0x0" description="Video End Window. This is raised by the DMA engine when the full video data has been sent to the pipeline" range="1" rwaccess="R/W"/> 
		<bitfield id="VIDBUFFERUNDERFLOW_EN" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow. This is raised when the DMA buffer does not have the data requested by the Video pipeline" range="0" rwaccess="R/W"/>
	</register>
	<register id="COMMON_VID_IRQENABLE_1" acronym="COMMON_VID_IRQENABLE_1" offset="0x48" width="32" description="This register allows to mask/unmask the VIDL_0 internal sources of interrupt, on an event-by-event basis">
		<bitfield id="SAFETYREGION_EN" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="2" rwaccess="R/W"/> 
		<bitfield id="VIDENDWINDOW_EN" width="1" begin="1" end="1" resetval="0x0" description="Video End Window. This is raised by the DMA engine when the full video data has been sent to the pipeline" range="1" rwaccess="R/W"/> 
		<bitfield id="VIDBUFFERUNDERFLOW_EN" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow. This is raised when the DMA buffer does not have the data requested by the Video pipeline" range="0" rwaccess="R/W"/>
	</register>
	<register id="COMMON_VID_IRQSTATUS_0" acronym="COMMON_VID_IRQSTATUS_0" offset="0x58" width="32" description="This register groups all the status of the VID_0 internal events that generate an interrupt. Write 1 to a clear a bit field">
		<bitfield id="SAFETYREGION_IRQ" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="VIDENDWINDOW_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Video End Window. This is raised by the DMA engine when the full video data has been sent to the pipeline" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="VIDBUFFERUNDERFLOW_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow. This is raised when the DMA buffer does not have the data requested by the Video pipeline" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="COMMON_VID_IRQSTATUS_1" acronym="COMMON_VID_IRQSTATUS_1" offset="0x5C" width="32" description="This register groups all the status of the VIDL_0 internal events that generate an interrupt. Write 1 to a clear a bit field">
		<bitfield id="SAFETYREGION_IRQ" width="1" begin="2" end="2" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="VIDENDWINDOW_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Video End Window. This is raised by the DMA engine when the full video data has been sent to the pipeline" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="VIDBUFFERUNDERFLOW_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Video DMA Buffer Underflow. This is raised when the DMA buffer does not have the data requested by the Video pipeline" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="COMMON_VP_IRQENABLE_0" acronym="COMMON_VP_IRQENABLE_0" offset="0x70" width="32" description="This register allows to mask/unmask the VP_0 internal sources of interrupt, on an event-by-event basis">
		<bitfield id="DUMMY_EN" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use" range="12" rwaccess="R/W"/> 
		<bitfield id="VPSYNC_EN" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event" range="11" rwaccess="R/W"/> 
		<bitfield id="SECURITYVIOLATION_EN" width="1" begin="10" end="10" resetval="0x0" description="Security Violation interrupt for OVR/VP. Non-secure OVR/VP connected to secure VID" range="10" rwaccess="R/W"/> 
		<bitfield id="SAFETYREGION_EN" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="9 - 6" rwaccess="R/W"/> 
		<bitfield id="ACBIASCOUNTSTATUS_EN" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero" range="5" rwaccess="R/W"/> 
		<bitfield id="VPSYNCLOST_EN" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost for Video Port" range="4" rwaccess="R/W"/> 
		<bitfield id="VPPROGRAMMEDLINENUMBER_EN" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number. It indicates that the scan of the display has reached the programmed user line number" range="3" rwaccess="R/W"/> 
		<bitfield id="VPVSYNC_ODD_EN" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field from interlace mode only" range="2" rwaccess="R/W"/> 
		<bitfield id="VPVSYNC_EN" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP" range="1" rwaccess="R/W"/> 
		<bitfield id="VPFRAMEDONE_EN" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for Video Port. VP output has been disabled by user. All the data have been sent" range="0" rwaccess="R/W"/>
	</register>
	<register id="COMMON_VP_IRQENABLE_1" acronym="COMMON_VP_IRQENABLE_1" offset="0x74" width="32" description="This register allows to mask/unmask the VP_1 internal sources of interrupt, on an event-by-event basis">
		<bitfield id="DUMMY_EN" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use" range="12" rwaccess="R/W"/> 
		<bitfield id="VPSYNC_EN" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event" range="11" rwaccess="R/W"/> 
		<bitfield id="SECURITYVIOLATION_EN" width="1" begin="10" end="10" resetval="0x0" description="Security Violation interrupt for OVR/VP. Non-secure OVR/VP connected to secure VID" range="10" rwaccess="R/W"/> 
		<bitfield id="SAFETYREGION_EN" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="9 - 6" rwaccess="R/W"/> 
		<bitfield id="ACBIASCOUNTSTATUS_EN" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero" range="5" rwaccess="R/W"/> 
		<bitfield id="VPSYNCLOST_EN" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost for Video Port" range="4" rwaccess="R/W"/> 
		<bitfield id="VPPROGRAMMEDLINENUMBER_EN" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number. It indicates that the scan of the display has reached the programmed user line number" range="3" rwaccess="R/W"/> 
		<bitfield id="VPVSYNC_ODD_EN" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field from interlace mode only" range="2" rwaccess="R/W"/> 
		<bitfield id="VPVSYNC_EN" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP" range="1" rwaccess="R/W"/> 
		<bitfield id="VPFRAMEDONE_EN" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for Video Port. VP output has been disabled by user. All the data have been sent" range="0" rwaccess="R/W"/>
	</register>
	<register id="COMMON_VP_IRQSTATUS_0" acronym="COMMON_VP_IRQSTATUS_0" offset="0x7C" width="32" description="This register groups all the status of the VP_0 internal events that generate an interrupt. Write 1 to a given bit resets this bit">
		<bitfield id="DUMMY_IRQ" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="VPSYNC_IRQ" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="SECURITYVIOLATION_IRQ" width="1" begin="10" end="10" resetval="0x0" description="Security Violation IRQ. Non-secure OVR/VP connected to secure VID" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="SAFETYREGION_IRQ" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="9 - 6" rwaccess="R/W1TC"/> 
		<bitfield id="ACBIASCOUNTSTATUS_IRQ" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="VPSYNCLOST_IRQ" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost on VP output. The required data are not output at the correct time due to too short blanking periods or stall of at least one pipelines associated with VP output" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="VPPROGRAMMEDLINENUMBER_IRQ" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number. It indicates that the scan of the display has reached the programmed user line number" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="VPVSYNC_ODD_IRQ" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field. For interlace mode only" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="VPVSYNC_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP output. It is used as VSYNC_EVEN in case of interlace mode" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="VPFRAMEDONE_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for VP. VP output has been disabled by user All the data have been sent" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="COMMON_VP_IRQSTATUS_1" acronym="COMMON_VP_IRQSTATUS_1" offset="0x80" width="32" description="This register groups all the status of the VP_1 internal events that generate an interrupt. Write 1 to a given bit resets this bit">
		<bitfield id="DUMMY_IRQ" width="1" begin="12" end="12" resetval="0x0" description="Dummy IRQ for future use" range="12" rwaccess="R/W1TC"/> 
		<bitfield id="VPSYNC_IRQ" width="1" begin="11" end="11" resetval="0x0" description="Go bit clear event" range="11" rwaccess="R/W1TC"/> 
		<bitfield id="SECURITYVIOLATION_IRQ" width="1" begin="10" end="10" resetval="0x0" description="Security Violation IRQ. Non-secure OVR/VP connected to secure VID" range="10" rwaccess="R/W1TC"/> 
		<bitfield id="SAFETYREGION_IRQ" width="4" begin="9" end="6" resetval="0x0" description="Safety Feature IRQ. This is raised when FrameFreeze is detected or data mismatch occurs within the safety region" range="9 - 6" rwaccess="R/W1TC"/> 
		<bitfield id="ACBIASCOUNTSTATUS_IRQ" width="1" begin="5" end="5" resetval="0x0" description="AC BIAS transition counter has decremented to zero" range="5" rwaccess="R/W1TC"/> 
		<bitfield id="VPSYNCLOST_IRQ" width="1" begin="4" end="4" resetval="0x0" description="Synchronization Lost on VP output. The required data are not output at the correct time due to too short blanking periods or stall of at least one pipelines associated with VP output" range="4" rwaccess="R/W1TC"/> 
		<bitfield id="VPPROGRAMMEDLINENUMBER_IRQ" width="1" begin="3" end="3" resetval="0x0" description="Programmed Line Number. It indicates that the scan of the display has reached the programmed user line number" range="3" rwaccess="R/W1TC"/> 
		<bitfield id="VPVSYNC_ODD_IRQ" width="1" begin="2" end="2" resetval="0x0" description="VSYNC for odd field. For interlace mode only" range="2" rwaccess="R/W1TC"/> 
		<bitfield id="VPVSYNC_IRQ" width="1" begin="1" end="1" resetval="0x0" description="Vertical Synchronization for VP output. It is used as VSYNC_EVEN in case of interlace mode" range="1" rwaccess="R/W1TC"/> 
		<bitfield id="VPFRAMEDONE_IRQ" width="1" begin="0" end="0" resetval="0x0" description="Frame Done for VP. VP output has been disabled by user All the data have been sent" range="0" rwaccess="R/W1TC"/>
	</register>
	<register id="COMMON_DISPC_GLOBAL_MFLAG_ATTRIBUTE" acronym="COMMON_DISPC_GLOBAL_MFLAG_ATTRIBUTE" offset="0x90" width="32" description="MFLAG control register">
		<bitfield id="MFLAG_START" width="1" begin="6" end="6" resetval="0x0" description="MFLAG_START for DMA master port" range="6" rwaccess="R/W"/> 
		<bitfield id="MFLAG_CTRL" width="2" begin="1" end="0" resetval="0x0" description="MFLAG_CTRL for DMA master port" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="COMMON_DISPC_GLOBAL_OUTPUT_ENABLE" acronym="COMMON_DISPC_GLOBAL_OUTPUT_ENABLE" offset="0x94" width="32" description="DISPC global output enable register. The ENABLE or GO bit for a particular output port is set when either the corresponding bit in this register is set or the corresponding bit within the sub-module is set. This register allows enabling multiple outputs synchronously [simultaneously], which is not possible if the ENABLE/GO bits are present only within the sub-module">
		<bitfield id="VP_GO" width="3" begin="18" end="16" resetval="0x0" description="Global GO Command for the VP[2:0] output. It is used to synchronize the pipelines associated with the VP output. wr: immediate" range="18 - 16" rwaccess="R/W"/> 
		<bitfield id="VP_ENABLE" width="3" begin="2" end="0" resetval="0x0" description="Global VP[2:0] Enable" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="COMMON_DISPC_GLOBAL_BUFFER" acronym="COMMON_DISPC_GLOBAL_BUFFER" offset="0x98" width="32" description="The register configures the DMA buffers allocations to the pipelines for DMA">
		<bitfield id="BUFFERFILLING" width="1" begin="31" end="31" resetval="0x0" description="Controls if the DMA buffers are re-filled only when the LOW threshold is reached or if all DMA buffers are re-filled when at least one of them reaches the LOW threshold" range="31" rwaccess="R/W"/> 
		<bitfield id="VIDL1_BUFFER" width="3" begin="5" end="3" resetval="0x1" description="VIDL1 DMA buffer allocation to one of the pipelines" range="5 - 3" rwaccess="R/W"/> 
		<bitfield id="VID_BUFFER" width="3" begin="2" end="0" resetval="0x0" description="VID DMA buffer allocation to one of the pipelines" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="COMMON_DSS_CBA_CFG" acronym="COMMON_DSS_CBA_CFG" offset="0x9C" width="32" description="This register contains CBA specific config bits in DSS">
		<bitfield id="RESERVED1" width="3" begin="8" end="6" resetval="0x0" description="Reserved : TI internal" range="8 - 6" rwaccess="R/W"/> 
		<bitfield id="PRI_HI" width="3" begin="5" end="3" resetval="0x1" description="The value sent out on the PRI_HI bus from DSS to CBA Indicates the priority level for high-priority [MFLAG] transactions. Value of 0x0 indicates highest priority Value of 0x7 indicates lowest priority" range="5 - 3" rwaccess="R/W"/> 
		<bitfield id="PRI_LO" width="3" begin="2" end="0" resetval="0x4" description="The value sent out on the PRI_LO bus from DSS to CBA Indicates the priority level for normal [non-MFLAG] transactions. Value of 0x0 indicates highest priority Value of 0x7 indicates lowest priority" range="2 - 0" rwaccess="R/W"/>
	</register>
	<register id="COMMON_DISPC_DBG_CONTROL" acronym="COMMON_DISPC_DBG_CONTROL" offset="0xA0" width="32" description="DISPC debug status control register">
		<bitfield id="DBGMUXSEL" width="8" begin="8" end="1" resetval="0x0" description="Mux select for the debug status" range="8 - 1" rwaccess="R/W"/> 
		<bitfield id="DBGEN" width="1" begin="0" end="0" resetval="0x0" description="Enable debug ports" range="0" rwaccess="R/W"/>
	</register>
	<register id="COMMON_DISPC_DBG_STATUS" acronym="COMMON_DISPC_DBG_STATUS" offset="0xA4" width="32" description="DISPC debug status register">
		<bitfield id="DBGOUT" width="32" begin="31" end="0" resetval="0x0" description="Debug status" range="31 - 0" rwaccess="R"/>
	</register>
	<register id="COMMON_DISPC_CLKGATING_DISABLE" acronym="COMMON_DISPC_CLKGATING_DISABLE" offset="0xA8" width="32" description="Register to control clock gating at DISPC sub-module level">
		<bitfield id="VP" width="2" begin="19" end="18" resetval="0x0" description="Clock gating control for VP[2:0]" range="19 - 18" rwaccess="R/W"/> 
		<bitfield id="OVR" width="2" begin="15" end="14" resetval="0x0" description="Clock gating control for OVR[2:0]" range="15 - 14" rwaccess="R/W"/> 
		<bitfield id="VID" width="2" begin="4" end="3" resetval="0x0" description="Clock gating control for VID" range="4 - 3" rwaccess="R/W"/> 
		<bitfield id="DMA" width="1" begin="0" end="0" resetval="0x0" description="Clock gating control for DMA" range="0" rwaccess="R/W"/>
	</register>
	<register id="COMMON_DISPC_SECURE_DISABLE" acronym="COMMON_DISPC_SECURE_DISABLE" offset="0xAC" width="32" description="Disable security settings throughout DSS IP. COMMON_1.DISPC_SECURE bits are honoured only if COMMON.DISPC_SECURE_DISABLE =0">
		<bitfield id="SECURE_DISABLE" width="1" begin="0" end="0" resetval="0x0" description="Secure disable bit" range="0" rwaccess="R/W"/>
	</register>
</module>