Logging commits from 2024-10-07 to 2024-10-13

================================================================================
2024-10-10 21:41:52 +0100 | [Log] Updated gitignore to remove tracking for python logger
2024-10-10 21:29:49 +0100 | [PID] Completed template for PID and fixed table structure for risk management
2024-10-10 16:01:11 +0100 | [PID] Updated PID structure and layout of template to match provided template
2024-10-10 11:58:50 +0100 | [Log] Added Gantt Chart Excel templates and log book gen
2024-10-10 09:49:48 +0100 | [PID] Uploaded the generated .pdf
2024-10-10 09:49:27 +0100 | [PID] Added a simple title page for PID
2024-10-10 09:49:00 +0100 | [PID] Added University of Sheffield Logo
2024-10-10 09:26:39 +0100 | [Resources] Uploaded number representation reference guide
2024-10-10 09:25:21 +0100 | [Resources] Uploaded a research paper for CNN based residue number system
2024-10-10 09:23:52 +0100 | [Master] Added a .gitignore file
2024-10-10 09:23:28 +0100 | [Master] Added a README file

Logging commits from 2024-10-21 to 2024-10-27

================================================================================
2024-10-25 11:10:41 +0100 | [Resources] Added a new research paper on RISC-V Approximation Techniques
2024-10-24 13:10:06 +0100 | [Resources] Highlighted FPGA-based Approximate Multipliers for notes
2024-10-23 18:54:30 +0100 | [Resources] Uploaded a research paper on FPGA-based Approximate multipliers
2024-10-23 15:59:36 +0100 | [FPGA] Fixed typo of 8-Bit to 32-Bit in 32-Bit MAC verilog and testbench file
2024-10-23 15:55:10 +0100 | [FPGA] Implemented 32-Bit Pipelined MAC based on 8-Bit MAC
2024-10-23 15:17:11 +0100 | [FPGA] Implemented an 8-Bit Pipelined MAC module verilog Vivado
2024-10-22 10:42:03 +0100 | [Notes] Notes on approximate computing for hardware accelerator RISC-V SoC
2024-10-22 10:06:04 +0100 | [Resources] Added RISCV RVfpga slides and read through

