module #(parameter wel= 24, size = 10000)mb( input clk,we,input [0:wel]din,[0:$clog2(size)]address,output  [0:wel] dout);

   reg [7:0] mem [127:0];
    always @(posedge clk) begin
        if (we)
            mem[a] <= d;
        q <= mem[a];
   end
endmodule