// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
// Version: 2021.1
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ISPPipeline_accel_xfccmkernel_10_2160_3840_20_2_23_23_1920_2_Pipeline_colLoop (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        ltm_in_4199_dout,
        ltm_in_4199_empty_n,
        ltm_in_4199_read,
        lsc_out_4200_din,
        lsc_out_4200_full_n,
        lsc_out_4200_write,
        width
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [95:0] ltm_in_4199_dout;
input   ltm_in_4199_empty_n;
output   ltm_in_4199_read;
output  [95:0] lsc_out_4200_din;
input   lsc_out_4200_full_n;
output   lsc_out_4200_write;
input  [10:0] width;

reg ap_idle;
reg ltm_in_4199_read;
reg lsc_out_4200_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_enable_reg_pp0_iter6;
reg    ap_idle_pp0;
wire    ap_block_state1_pp0_stage0_iter0;
reg    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
wire    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_state7_pp0_stage0_iter6;
reg    ap_block_pp0_stage0_subdone;
wire   [0:0] icmp_ln245_fu_163_p2;
reg    ap_condition_exit_pp0_iter0_stage0;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
reg    ltm_in_4199_blk_n;
wire    ap_block_pp0_stage0;
reg    lsc_out_4200_blk_n;
reg    ap_block_pp0_stage0_11001;
wire   [15:0] r_V_fu_174_p1;
reg   [15:0] r_V_reg_1400;
reg   [15:0] r_V_reg_1400_pp0_iter2_reg;
wire   [15:0] g_V_fu_178_p4;
reg   [15:0] g_V_reg_1405;
reg   [15:0] g_V_reg_1405_pp0_iter2_reg;
wire   [15:0] b_V_fu_188_p4;
reg   [15:0] b_V_reg_1410;
reg   [15:0] b_V_reg_1410_pp0_iter2_reg;
reg   [15:0] b_V_reg_1410_pp0_iter3_reg;
wire   [15:0] r_V_12_fu_218_p4;
reg   [15:0] r_V_12_reg_1440;
reg   [15:0] r_V_12_reg_1440_pp0_iter2_reg;
wire   [15:0] g_V_1_fu_228_p4;
reg   [15:0] g_V_1_reg_1445;
reg   [15:0] g_V_1_reg_1445_pp0_iter2_reg;
wire   [15:0] b_V_1_fu_238_p4;
reg   [15:0] b_V_1_reg_1450;
reg   [15:0] b_V_1_reg_1450_pp0_iter2_reg;
reg   [15:0] b_V_1_reg_1450_pp0_iter3_reg;
reg   [24:0] tmp_reg_1480;
reg   [24:0] tmp_2_reg_1485;
reg   [24:0] tmp_6_reg_1490;
reg   [24:0] tmp_23_reg_1495;
reg   [24:0] tmp_24_reg_1500;
reg   [24:0] tmp_27_reg_1505;
reg   [21:0] tmp_3_reg_1510;
reg   [18:0] tmp_8_reg_1515;
reg   [24:0] tmp_11_reg_1520;
wire   [26:0] ret_V_24_fu_446_p2;
reg   [26:0] ret_V_24_reg_1525;
wire   [26:0] ret_V_27_fu_459_p2;
reg   [26:0] ret_V_27_reg_1530;
wire   [26:0] ret_V_30_fu_473_p2;
reg   [26:0] ret_V_30_reg_1535;
reg   [21:0] tmp_25_reg_1540;
reg   [18:0] tmp_28_reg_1545;
reg   [24:0] tmp_31_reg_1550;
wire   [26:0] ret_V_33_fu_549_p2;
reg   [26:0] ret_V_33_reg_1555;
wire   [26:0] ret_V_36_fu_562_p2;
reg   [26:0] ret_V_36_reg_1560;
wire   [26:0] ret_V_39_fu_576_p2;
reg   [26:0] ret_V_39_reg_1565;
wire  signed [20:0] ret_V_26_fu_648_p3;
reg  signed [20:0] ret_V_26_reg_1570;
wire  signed [20:0] ret_V_29_fu_722_p3;
reg  signed [20:0] ret_V_29_reg_1575;
wire  signed [20:0] ret_V_32_fu_796_p3;
reg  signed [20:0] ret_V_32_reg_1580;
wire   [0:0] icmp_ln109_fu_814_p2;
reg   [0:0] icmp_ln109_reg_1585;
wire   [0:0] icmp_ln109_1_fu_830_p2;
reg   [0:0] icmp_ln109_1_reg_1590;
wire   [0:0] icmp_ln109_2_fu_846_p2;
reg   [0:0] icmp_ln109_2_reg_1595;
wire  signed [20:0] ret_V_35_fu_918_p3;
reg  signed [20:0] ret_V_35_reg_1600;
wire  signed [20:0] ret_V_38_fu_992_p3;
reg  signed [20:0] ret_V_38_reg_1605;
wire  signed [20:0] ret_V_41_fu_1066_p3;
reg  signed [20:0] ret_V_41_reg_1610;
wire   [0:0] icmp_ln109_3_fu_1084_p2;
reg   [0:0] icmp_ln109_3_reg_1615;
wire   [0:0] icmp_ln109_4_fu_1100_p2;
reg   [0:0] icmp_ln109_4_reg_1620;
wire   [0:0] icmp_ln109_5_fu_1116_p2;
reg   [0:0] icmp_ln109_5_reg_1625;
reg   [10:0] j_V_fu_126;
wire    ap_loop_init;
reg   [10:0] ap_sig_allocacmp_j_V_1;
wire   [10:0] j_V_2_fu_157_p2;
reg    ap_block_pp0_stage0_01001;
wire   [15:0] r_V_1_fu_271_p0;
wire   [29:0] r_V_1_fu_271_p1;
wire   [44:0] r_V_1_fu_271_p2;
wire   [15:0] r_V_3_fu_290_p0;
wire   [44:0] zext_ln1168_4_fu_287_p1;
wire  signed [28:0] r_V_3_fu_290_p1;
wire   [44:0] r_V_3_fu_290_p2;
wire   [15:0] r_V_7_fu_306_p0;
wire   [29:0] r_V_7_fu_306_p1;
wire   [44:0] r_V_7_fu_306_p2;
wire   [15:0] r_V_13_fu_325_p0;
wire   [29:0] r_V_13_fu_325_p1;
wire   [44:0] r_V_13_fu_325_p2;
wire   [15:0] r_V_15_fu_344_p0;
wire   [44:0] zext_ln1168_12_fu_341_p1;
wire  signed [28:0] r_V_15_fu_344_p1;
wire   [44:0] r_V_15_fu_344_p2;
wire   [15:0] r_V_19_fu_360_p0;
wire   [29:0] r_V_19_fu_360_p1;
wire   [44:0] r_V_19_fu_360_p2;
wire  signed [41:0] grp_fu_1319_p2;
wire  signed [41:0] grp_fu_1326_p2;
wire  signed [38:0] grp_fu_1333_p2;
wire  signed [39:0] grp_fu_1340_p2;
wire  signed [41:0] grp_fu_1347_p2;
wire   [15:0] r_V_11_fu_424_p0;
wire   [29:0] r_V_11_fu_424_p1;
wire   [44:0] r_V_11_fu_424_p2;
wire  signed [26:0] sext_ln1245_fu_443_p1;
wire   [26:0] zext_ln1245_fu_440_p1;
wire   [21:0] tmp_5_fu_388_p4;
wire   [26:0] zext_ln1245_1_fu_456_p1;
wire  signed [26:0] sext_ln1245_3_fu_452_p1;
wire   [19:0] tmp_9_fu_406_p4;
wire   [21:0] tmp_10_fu_415_p4;
wire  signed [26:0] sext_ln1245_7_fu_469_p1;
wire  signed [26:0] sext_ln1245_6_fu_465_p1;
wire  signed [41:0] grp_fu_1354_p2;
wire  signed [41:0] grp_fu_1361_p2;
wire  signed [38:0] grp_fu_1368_p2;
wire  signed [39:0] grp_fu_1375_p2;
wire  signed [41:0] grp_fu_1382_p2;
wire   [15:0] r_V_23_fu_527_p0;
wire   [29:0] r_V_23_fu_527_p1;
wire   [44:0] r_V_23_fu_527_p2;
wire  signed [26:0] sext_ln1245_9_fu_546_p1;
wire   [26:0] zext_ln1245_3_fu_543_p1;
wire   [21:0] tmp_26_fu_491_p4;
wire   [26:0] zext_ln1245_4_fu_559_p1;
wire  signed [26:0] sext_ln1245_12_fu_555_p1;
wire   [19:0] tmp_29_fu_509_p4;
wire   [21:0] tmp_30_fu_518_p4;
wire  signed [26:0] sext_ln1245_16_fu_572_p1;
wire  signed [26:0] sext_ln1245_15_fu_568_p1;
wire  signed [27:0] sext_ln1245_1_fu_582_p1;
wire  signed [27:0] sext_ln1245_2_fu_585_p1;
wire   [27:0] ret_V_25_fu_588_p2;
wire   [19:0] tmp_1_fu_594_p4;
wire   [7:0] trunc_ln902_fu_616_p1;
wire   [27:0] p_mask_fu_620_p3;
wire  signed [20:0] sext_ln901_fu_604_p1;
wire   [0:0] icmp_ln902_fu_628_p2;
wire   [20:0] ret_V_fu_634_p2;
wire   [0:0] p_Result_s_fu_608_p3;
wire   [20:0] select_ln901_fu_640_p3;
wire  signed [27:0] sext_ln1245_4_fu_656_p1;
wire  signed [27:0] sext_ln1245_5_fu_659_p1;
wire   [27:0] ret_V_28_fu_662_p2;
wire   [19:0] tmp_4_fu_668_p4;
wire   [7:0] trunc_ln902_1_fu_690_p1;
wire   [27:0] p_mask1_fu_694_p3;
wire  signed [20:0] sext_ln901_1_fu_678_p1;
wire   [0:0] icmp_ln902_1_fu_702_p2;
wire   [20:0] ret_V_6_fu_708_p2;
wire   [0:0] p_Result_1_fu_682_p3;
wire   [20:0] select_ln901_1_fu_714_p3;
wire  signed [27:0] sext_ln1245_8_fu_730_p1;
wire   [27:0] zext_ln1245_2_fu_733_p1;
wire   [27:0] ret_V_31_fu_736_p2;
wire   [19:0] tmp_7_fu_742_p4;
wire   [7:0] trunc_ln902_2_fu_764_p1;
wire   [27:0] p_mask2_fu_768_p3;
wire  signed [20:0] sext_ln901_2_fu_752_p1;
wire   [0:0] icmp_ln902_2_fu_776_p2;
wire   [20:0] ret_V_10_fu_782_p2;
wire   [0:0] p_Result_2_fu_756_p3;
wire   [20:0] select_ln901_2_fu_788_p3;
wire   [4:0] tmp_17_fu_804_p4;
wire   [4:0] tmp_19_fu_820_p4;
wire   [4:0] tmp_21_fu_836_p4;
wire  signed [27:0] sext_ln1245_10_fu_852_p1;
wire  signed [27:0] sext_ln1245_11_fu_855_p1;
wire   [27:0] ret_V_34_fu_858_p2;
wire   [19:0] tmp_s_fu_864_p4;
wire   [7:0] trunc_ln902_3_fu_886_p1;
wire   [27:0] p_mask3_fu_890_p3;
wire  signed [20:0] sext_ln901_3_fu_874_p1;
wire   [0:0] icmp_ln902_3_fu_898_p2;
wire   [20:0] ret_V_14_fu_904_p2;
wire   [0:0] p_Result_3_fu_878_p3;
wire   [20:0] select_ln901_3_fu_910_p3;
wire  signed [27:0] sext_ln1245_13_fu_926_p1;
wire  signed [27:0] sext_ln1245_14_fu_929_p1;
wire   [27:0] ret_V_37_fu_932_p2;
wire   [19:0] tmp_12_fu_938_p4;
wire   [7:0] trunc_ln902_4_fu_960_p1;
wire   [27:0] p_mask4_fu_964_p3;
wire  signed [20:0] sext_ln901_4_fu_948_p1;
wire   [0:0] icmp_ln902_4_fu_972_p2;
wire   [20:0] ret_V_18_fu_978_p2;
wire   [0:0] p_Result_4_fu_952_p3;
wire   [20:0] select_ln901_4_fu_984_p3;
wire  signed [27:0] sext_ln1245_17_fu_1000_p1;
wire   [27:0] zext_ln1245_5_fu_1003_p1;
wire   [27:0] ret_V_40_fu_1006_p2;
wire   [19:0] tmp_13_fu_1012_p4;
wire   [7:0] trunc_ln902_5_fu_1034_p1;
wire   [27:0] p_mask5_fu_1038_p3;
wire  signed [20:0] sext_ln901_5_fu_1022_p1;
wire   [0:0] icmp_ln902_5_fu_1046_p2;
wire   [20:0] ret_V_22_fu_1052_p2;
wire   [0:0] p_Result_5_fu_1026_p3;
wire   [20:0] select_ln901_5_fu_1058_p3;
wire   [4:0] tmp_35_fu_1074_p4;
wire   [4:0] tmp_37_fu_1090_p4;
wire   [4:0] tmp_39_fu_1106_p4;
wire  signed [21:0] sext_ln882_fu_1122_p1;
wire   [21:0] select_ln109_fu_1131_p3;
wire   [0:0] tmp_18_fu_1138_p3;
wire   [15:0] trunc_ln315_fu_1146_p1;
wire  signed [21:0] sext_ln882_1_fu_1125_p1;
wire   [21:0] select_ln109_1_fu_1158_p3;
wire   [0:0] tmp_20_fu_1165_p3;
wire   [15:0] trunc_ln315_1_fu_1173_p1;
wire  signed [21:0] sext_ln882_2_fu_1128_p1;
wire   [21:0] select_ln109_2_fu_1185_p3;
wire   [0:0] tmp_22_fu_1192_p3;
wire   [15:0] trunc_ln315_2_fu_1200_p1;
wire  signed [21:0] sext_ln882_3_fu_1212_p1;
wire   [21:0] select_ln109_3_fu_1221_p3;
wire   [0:0] tmp_36_fu_1228_p3;
wire   [15:0] trunc_ln315_3_fu_1236_p1;
wire  signed [21:0] sext_ln882_4_fu_1215_p1;
wire   [21:0] select_ln109_4_fu_1248_p3;
wire   [0:0] tmp_38_fu_1255_p3;
wire   [15:0] trunc_ln315_4_fu_1263_p1;
wire  signed [21:0] sext_ln882_5_fu_1218_p1;
wire   [21:0] select_ln109_5_fu_1275_p3;
wire   [0:0] tmp_40_fu_1282_p3;
wire   [15:0] trunc_ln315_5_fu_1290_p1;
wire   [15:0] select_ln315_5_fu_1294_p3;
wire   [15:0] select_ln315_4_fu_1267_p3;
wire   [15:0] select_ln315_3_fu_1240_p3;
wire   [15:0] select_ln315_2_fu_1204_p3;
wire   [15:0] select_ln315_1_fu_1177_p3;
wire   [15:0] select_ln315_fu_1150_p3;
wire   [15:0] grp_fu_1319_p0;
wire  signed [25:0] grp_fu_1319_p1;
wire   [15:0] grp_fu_1326_p0;
wire  signed [25:0] grp_fu_1326_p1;
wire   [15:0] grp_fu_1333_p0;
wire  signed [22:0] grp_fu_1333_p1;
wire   [15:0] grp_fu_1340_p0;
wire  signed [23:0] grp_fu_1340_p1;
wire   [15:0] grp_fu_1347_p0;
wire  signed [25:0] grp_fu_1347_p1;
wire   [15:0] grp_fu_1354_p0;
wire  signed [25:0] grp_fu_1354_p1;
wire   [15:0] grp_fu_1361_p0;
wire  signed [25:0] grp_fu_1361_p1;
wire   [15:0] grp_fu_1368_p0;
wire  signed [22:0] grp_fu_1368_p1;
wire   [15:0] grp_fu_1375_p0;
wire  signed [23:0] grp_fu_1375_p1;
wire   [15:0] grp_fu_1382_p0;
wire  signed [25:0] grp_fu_1382_p1;
reg    grp_fu_1319_ce;
reg    grp_fu_1326_ce;
reg    grp_fu_1333_ce;
reg    grp_fu_1340_ce;
reg    grp_fu_1347_ce;
reg    grp_fu_1354_ce;
reg    grp_fu_1361_ce;
reg    grp_fu_1368_ce;
reg    grp_fu_1375_ce;
reg    grp_fu_1382_ce;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg    ap_loop_exit_ready_pp0_iter1_reg;
reg    ap_loop_exit_ready_pp0_iter2_reg;
reg    ap_loop_exit_ready_pp0_iter3_reg;
reg    ap_loop_exit_ready_pp0_iter4_reg;
reg    ap_loop_exit_ready_pp0_iter5_reg;
reg   [0:0] ap_NS_fsm;
wire    ap_enable_pp0;
wire    ap_start_int;
wire   [41:0] grp_fu_1319_p00;
wire   [41:0] grp_fu_1326_p00;
wire   [38:0] grp_fu_1333_p00;
wire   [39:0] grp_fu_1340_p00;
wire   [41:0] grp_fu_1347_p00;
wire   [41:0] grp_fu_1354_p00;
wire   [41:0] grp_fu_1361_p00;
wire   [38:0] grp_fu_1368_p00;
wire   [39:0] grp_fu_1375_p00;
wire   [41:0] grp_fu_1382_p00;
wire   [44:0] r_V_11_fu_424_p00;
wire   [44:0] r_V_13_fu_325_p00;
wire   [44:0] r_V_1_fu_271_p00;
wire   [44:0] r_V_23_fu_527_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_enable_reg_pp0_iter6 = 1'b0;
#0 ap_done_reg = 1'b0;
end

ISPPipeline_accel_mul_16ns_30ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 45 ))
mul_16ns_30ns_45_1_1_U565(
    .din0(r_V_1_fu_271_p0),
    .din1(r_V_1_fu_271_p1),
    .dout(r_V_1_fu_271_p2)
);

ISPPipeline_accel_mul_16ns_29s_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 29 ),
    .dout_WIDTH( 45 ))
mul_16ns_29s_45_1_1_U566(
    .din0(r_V_3_fu_290_p0),
    .din1(r_V_3_fu_290_p1),
    .dout(r_V_3_fu_290_p2)
);

ISPPipeline_accel_mul_16ns_30ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 45 ))
mul_16ns_30ns_45_1_1_U567(
    .din0(r_V_7_fu_306_p0),
    .din1(r_V_7_fu_306_p1),
    .dout(r_V_7_fu_306_p2)
);

ISPPipeline_accel_mul_16ns_30ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 45 ))
mul_16ns_30ns_45_1_1_U568(
    .din0(r_V_13_fu_325_p0),
    .din1(r_V_13_fu_325_p1),
    .dout(r_V_13_fu_325_p2)
);

ISPPipeline_accel_mul_16ns_29s_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 29 ),
    .dout_WIDTH( 45 ))
mul_16ns_29s_45_1_1_U569(
    .din0(r_V_15_fu_344_p0),
    .din1(r_V_15_fu_344_p1),
    .dout(r_V_15_fu_344_p2)
);

ISPPipeline_accel_mul_16ns_30ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 45 ))
mul_16ns_30ns_45_1_1_U570(
    .din0(r_V_19_fu_360_p0),
    .din1(r_V_19_fu_360_p1),
    .dout(r_V_19_fu_360_p2)
);

ISPPipeline_accel_mul_16ns_30ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 45 ))
mul_16ns_30ns_45_1_1_U571(
    .din0(r_V_11_fu_424_p0),
    .din1(r_V_11_fu_424_p1),
    .dout(r_V_11_fu_424_p2)
);

ISPPipeline_accel_mul_16ns_30ns_45_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 30 ),
    .dout_WIDTH( 45 ))
mul_16ns_30ns_45_1_1_U572(
    .din0(r_V_23_fu_527_p0),
    .din1(r_V_23_fu_527_p1),
    .dout(r_V_23_fu_527_p2)
);

ISPPipeline_accel_mul_mul_16ns_26s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 42 ))
mul_mul_16ns_26s_42_4_1_U573(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1319_p0),
    .din1(grp_fu_1319_p1),
    .ce(grp_fu_1319_ce),
    .dout(grp_fu_1319_p2)
);

ISPPipeline_accel_mul_mul_16ns_26s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 42 ))
mul_mul_16ns_26s_42_4_1_U574(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1326_p0),
    .din1(grp_fu_1326_p1),
    .ce(grp_fu_1326_ce),
    .dout(grp_fu_1326_p2)
);

ISPPipeline_accel_mul_mul_16ns_23s_39_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 39 ))
mul_mul_16ns_23s_39_4_1_U575(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1333_p0),
    .din1(grp_fu_1333_p1),
    .ce(grp_fu_1333_ce),
    .dout(grp_fu_1333_p2)
);

ISPPipeline_accel_mul_mul_16ns_24s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
mul_mul_16ns_24s_40_4_1_U576(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1340_p0),
    .din1(grp_fu_1340_p1),
    .ce(grp_fu_1340_ce),
    .dout(grp_fu_1340_p2)
);

ISPPipeline_accel_mul_mul_16ns_26s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 42 ))
mul_mul_16ns_26s_42_4_1_U577(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1347_p0),
    .din1(grp_fu_1347_p1),
    .ce(grp_fu_1347_ce),
    .dout(grp_fu_1347_p2)
);

ISPPipeline_accel_mul_mul_16ns_26s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 42 ))
mul_mul_16ns_26s_42_4_1_U578(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1354_p0),
    .din1(grp_fu_1354_p1),
    .ce(grp_fu_1354_ce),
    .dout(grp_fu_1354_p2)
);

ISPPipeline_accel_mul_mul_16ns_26s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 42 ))
mul_mul_16ns_26s_42_4_1_U579(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1361_p0),
    .din1(grp_fu_1361_p1),
    .ce(grp_fu_1361_ce),
    .dout(grp_fu_1361_p2)
);

ISPPipeline_accel_mul_mul_16ns_23s_39_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 23 ),
    .dout_WIDTH( 39 ))
mul_mul_16ns_23s_39_4_1_U580(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1368_p0),
    .din1(grp_fu_1368_p1),
    .ce(grp_fu_1368_ce),
    .dout(grp_fu_1368_p2)
);

ISPPipeline_accel_mul_mul_16ns_24s_40_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 24 ),
    .dout_WIDTH( 40 ))
mul_mul_16ns_24s_40_4_1_U581(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1375_p0),
    .din1(grp_fu_1375_p1),
    .ce(grp_fu_1375_ce),
    .dout(grp_fu_1375_p2)
);

ISPPipeline_accel_mul_mul_16ns_26s_42_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 26 ),
    .dout_WIDTH( 42 ))
mul_mul_16ns_26s_42_4_1_U582(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1382_p0),
    .din1(grp_fu_1382_p1),
    .ce(grp_fu_1382_ce),
    .dout(grp_fu_1382_p2)
);

ISPPipeline_accel_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage0),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage0)) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter6 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter6 <= ap_enable_reg_pp0_iter5;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((icmp_ln245_fu_163_p2 == 1'd0) & (ap_enable_reg_pp0_iter0 == 1'b1))) begin
            j_V_fu_126 <= j_V_2_fu_157_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            j_V_fu_126 <= 11'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_loop_exit_ready_pp0_iter1_reg <= ap_loop_exit_ready;
        ap_loop_exit_ready_pp0_iter2_reg <= ap_loop_exit_ready_pp0_iter1_reg;
        b_V_1_reg_1450 <= {{ltm_in_4199_dout[95:80]}};
        b_V_reg_1410 <= {{ltm_in_4199_dout[47:32]}};
        g_V_1_reg_1445 <= {{ltm_in_4199_dout[79:64]}};
        g_V_reg_1405 <= {{ltm_in_4199_dout[31:16]}};
        r_V_12_reg_1440 <= {{ltm_in_4199_dout[63:48]}};
        r_V_reg_1400 <= r_V_fu_174_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        ap_loop_exit_ready_pp0_iter3_reg <= ap_loop_exit_ready_pp0_iter2_reg;
        ap_loop_exit_ready_pp0_iter4_reg <= ap_loop_exit_ready_pp0_iter3_reg;
        ap_loop_exit_ready_pp0_iter5_reg <= ap_loop_exit_ready_pp0_iter4_reg;
        b_V_1_reg_1450_pp0_iter2_reg <= b_V_1_reg_1450;
        b_V_1_reg_1450_pp0_iter3_reg <= b_V_1_reg_1450_pp0_iter2_reg;
        b_V_reg_1410_pp0_iter2_reg <= b_V_reg_1410;
        b_V_reg_1410_pp0_iter3_reg <= b_V_reg_1410_pp0_iter2_reg;
        g_V_1_reg_1445_pp0_iter2_reg <= g_V_1_reg_1445;
        g_V_reg_1405_pp0_iter2_reg <= g_V_reg_1405;
        icmp_ln109_1_reg_1590 <= icmp_ln109_1_fu_830_p2;
        icmp_ln109_2_reg_1595 <= icmp_ln109_2_fu_846_p2;
        icmp_ln109_3_reg_1615 <= icmp_ln109_3_fu_1084_p2;
        icmp_ln109_4_reg_1620 <= icmp_ln109_4_fu_1100_p2;
        icmp_ln109_5_reg_1625 <= icmp_ln109_5_fu_1116_p2;
        icmp_ln109_reg_1585 <= icmp_ln109_fu_814_p2;
        r_V_12_reg_1440_pp0_iter2_reg <= r_V_12_reg_1440;
        r_V_reg_1400_pp0_iter2_reg <= r_V_reg_1400;
        ret_V_24_reg_1525 <= ret_V_24_fu_446_p2;
        ret_V_26_reg_1570 <= ret_V_26_fu_648_p3;
        ret_V_27_reg_1530 <= ret_V_27_fu_459_p2;
        ret_V_29_reg_1575 <= ret_V_29_fu_722_p3;
        ret_V_30_reg_1535 <= ret_V_30_fu_473_p2;
        ret_V_32_reg_1580 <= ret_V_32_fu_796_p3;
        ret_V_33_reg_1555 <= ret_V_33_fu_549_p2;
        ret_V_35_reg_1600 <= ret_V_35_fu_918_p3;
        ret_V_36_reg_1560 <= ret_V_36_fu_562_p2;
        ret_V_38_reg_1605 <= ret_V_38_fu_992_p3;
        ret_V_39_reg_1565 <= ret_V_39_fu_576_p2;
        ret_V_41_reg_1610 <= ret_V_41_fu_1066_p3;
        tmp_11_reg_1520 <= {{r_V_11_fu_424_p2[44:20]}};
        tmp_23_reg_1495 <= {{r_V_13_fu_325_p2[44:20]}};
        tmp_24_reg_1500 <= {{r_V_15_fu_344_p2[44:20]}};
        tmp_25_reg_1540 <= {{grp_fu_1354_p2[41:20]}};
        tmp_27_reg_1505 <= {{r_V_19_fu_360_p2[44:20]}};
        tmp_28_reg_1545 <= {{grp_fu_1368_p2[38:20]}};
        tmp_2_reg_1485 <= {{r_V_3_fu_290_p2[44:20]}};
        tmp_31_reg_1550 <= {{r_V_23_fu_527_p2[44:20]}};
        tmp_3_reg_1510 <= {{grp_fu_1319_p2[41:20]}};
        tmp_6_reg_1490 <= {{r_V_7_fu_306_p2[44:20]}};
        tmp_8_reg_1515 <= {{grp_fu_1333_p2[38:20]}};
        tmp_reg_1480 <= {{r_V_1_fu_271_p2[44:20]}};
    end
end

always @ (*) begin
    if (((icmp_ln245_fu_163_p2 == 1'd1) & (1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_loop_exit_ready_pp0_iter5_reg == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_start_int == 1'b0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter6 == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_j_V_1 = 11'd0;
    end else begin
        ap_sig_allocacmp_j_V_1 = j_V_fu_126;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1319_ce = 1'b1;
    end else begin
        grp_fu_1319_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1326_ce = 1'b1;
    end else begin
        grp_fu_1326_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1333_ce = 1'b1;
    end else begin
        grp_fu_1333_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1340_ce = 1'b1;
    end else begin
        grp_fu_1340_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1347_ce = 1'b1;
    end else begin
        grp_fu_1347_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1354_ce = 1'b1;
    end else begin
        grp_fu_1354_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1361_ce = 1'b1;
    end else begin
        grp_fu_1361_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1368_ce = 1'b1;
    end else begin
        grp_fu_1368_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1375_ce = 1'b1;
    end else begin
        grp_fu_1375_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        grp_fu_1382_ce = 1'b1;
    end else begin
        grp_fu_1382_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        lsc_out_4200_blk_n = lsc_out_4200_full_n;
    end else begin
        lsc_out_4200_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1))) begin
        lsc_out_4200_write = 1'b1;
    end else begin
        lsc_out_4200_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ltm_in_4199_blk_n = ltm_in_4199_empty_n;
    end else begin
        ltm_in_4199_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ltm_in_4199_read = 1'b1;
    end else begin
        ltm_in_4199_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = (((lsc_out_4200_full_n == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ltm_in_4199_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = (((lsc_out_4200_full_n == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ltm_in_4199_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = (((lsc_out_4200_full_n == 1'b0) & (ap_enable_reg_pp0_iter6 == 1'b1)) | ((ltm_in_4199_empty_n == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b1)));
end

assign ap_block_state1_pp0_stage0_iter0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (ltm_in_4199_empty_n == 1'b0);
end

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage0_iter5 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state7_pp0_stage0_iter6 = (lsc_out_4200_full_n == 1'b0);
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start_int;

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage0;

assign b_V_1_fu_238_p4 = {{ltm_in_4199_dout[95:80]}};

assign b_V_fu_188_p4 = {{ltm_in_4199_dout[47:32]}};

assign g_V_1_fu_228_p4 = {{ltm_in_4199_dout[79:64]}};

assign g_V_fu_178_p4 = {{ltm_in_4199_dout[31:16]}};

assign grp_fu_1319_p0 = grp_fu_1319_p00;

assign grp_fu_1319_p00 = b_V_fu_188_p4;

assign grp_fu_1319_p1 = 42'd4398026969002;

assign grp_fu_1326_p0 = grp_fu_1326_p00;

assign grp_fu_1326_p00 = r_V_fu_174_p1;

assign grp_fu_1326_p1 = 42'd4398013064046;

assign grp_fu_1333_p0 = grp_fu_1333_p00;

assign grp_fu_1333_p00 = b_V_fu_188_p4;

assign grp_fu_1333_p1 = 39'd549753585873;

assign grp_fu_1340_p0 = grp_fu_1340_p00;

assign grp_fu_1340_p00 = r_V_fu_174_p1;

assign grp_fu_1340_p1 = 40'd1099506742250;

assign grp_fu_1347_p0 = grp_fu_1347_p00;

assign grp_fu_1347_p00 = g_V_fu_178_p4;

assign grp_fu_1347_p1 = 42'd4398019506497;

assign grp_fu_1354_p0 = grp_fu_1354_p00;

assign grp_fu_1354_p00 = b_V_1_fu_238_p4;

assign grp_fu_1354_p1 = 42'd4398026969002;

assign grp_fu_1361_p0 = grp_fu_1361_p00;

assign grp_fu_1361_p00 = r_V_12_fu_218_p4;

assign grp_fu_1361_p1 = 42'd4398013064046;

assign grp_fu_1368_p0 = grp_fu_1368_p00;

assign grp_fu_1368_p00 = b_V_1_fu_238_p4;

assign grp_fu_1368_p1 = 39'd549753585873;

assign grp_fu_1375_p0 = grp_fu_1375_p00;

assign grp_fu_1375_p00 = r_V_12_fu_218_p4;

assign grp_fu_1375_p1 = 40'd1099506742250;

assign grp_fu_1382_p0 = grp_fu_1382_p00;

assign grp_fu_1382_p00 = g_V_1_fu_228_p4;

assign grp_fu_1382_p1 = 42'd4398019506497;

assign icmp_ln109_1_fu_830_p2 = (($signed(tmp_19_fu_820_p4) > $signed(5'd0)) ? 1'b1 : 1'b0);

assign icmp_ln109_2_fu_846_p2 = (($signed(tmp_21_fu_836_p4) > $signed(5'd0)) ? 1'b1 : 1'b0);

assign icmp_ln109_3_fu_1084_p2 = (($signed(tmp_35_fu_1074_p4) > $signed(5'd0)) ? 1'b1 : 1'b0);

assign icmp_ln109_4_fu_1100_p2 = (($signed(tmp_37_fu_1090_p4) > $signed(5'd0)) ? 1'b1 : 1'b0);

assign icmp_ln109_5_fu_1116_p2 = (($signed(tmp_39_fu_1106_p4) > $signed(5'd0)) ? 1'b1 : 1'b0);

assign icmp_ln109_fu_814_p2 = (($signed(tmp_17_fu_804_p4) > $signed(5'd0)) ? 1'b1 : 1'b0);

assign icmp_ln245_fu_163_p2 = ((ap_sig_allocacmp_j_V_1 == width) ? 1'b1 : 1'b0);

assign icmp_ln902_1_fu_702_p2 = ((p_mask1_fu_694_p3 == 28'd0) ? 1'b1 : 1'b0);

assign icmp_ln902_2_fu_776_p2 = ((p_mask2_fu_768_p3 == 28'd0) ? 1'b1 : 1'b0);

assign icmp_ln902_3_fu_898_p2 = ((p_mask3_fu_890_p3 == 28'd0) ? 1'b1 : 1'b0);

assign icmp_ln902_4_fu_972_p2 = ((p_mask4_fu_964_p3 == 28'd0) ? 1'b1 : 1'b0);

assign icmp_ln902_5_fu_1046_p2 = ((p_mask5_fu_1038_p3 == 28'd0) ? 1'b1 : 1'b0);

assign icmp_ln902_fu_628_p2 = ((p_mask_fu_620_p3 == 28'd0) ? 1'b1 : 1'b0);

assign j_V_2_fu_157_p2 = (ap_sig_allocacmp_j_V_1 + 11'd1);

assign lsc_out_4200_din = {{{{{{select_ln315_5_fu_1294_p3}, {select_ln315_4_fu_1267_p3}}, {select_ln315_3_fu_1240_p3}}, {select_ln315_2_fu_1204_p3}}, {select_ln315_1_fu_1177_p3}}, {select_ln315_fu_1150_p3}};

assign p_Result_1_fu_682_p3 = ret_V_28_fu_662_p2[32'd27];

assign p_Result_2_fu_756_p3 = ret_V_31_fu_736_p2[32'd27];

assign p_Result_3_fu_878_p3 = ret_V_34_fu_858_p2[32'd27];

assign p_Result_4_fu_952_p3 = ret_V_37_fu_932_p2[32'd27];

assign p_Result_5_fu_1026_p3 = ret_V_40_fu_1006_p2[32'd27];

assign p_Result_s_fu_608_p3 = ret_V_25_fu_588_p2[32'd27];

assign p_mask1_fu_694_p3 = {{20'd0}, {trunc_ln902_1_fu_690_p1}};

assign p_mask2_fu_768_p3 = {{20'd0}, {trunc_ln902_2_fu_764_p1}};

assign p_mask3_fu_890_p3 = {{20'd0}, {trunc_ln902_3_fu_886_p1}};

assign p_mask4_fu_964_p3 = {{20'd0}, {trunc_ln902_4_fu_960_p1}};

assign p_mask5_fu_1038_p3 = {{20'd0}, {trunc_ln902_5_fu_1034_p1}};

assign p_mask_fu_620_p3 = {{20'd0}, {trunc_ln902_fu_616_p1}};

assign r_V_11_fu_424_p0 = r_V_11_fu_424_p00;

assign r_V_11_fu_424_p00 = b_V_reg_1410_pp0_iter3_reg;

assign r_V_11_fu_424_p1 = 45'd300298744;

assign r_V_12_fu_218_p4 = {{ltm_in_4199_dout[63:48]}};

assign r_V_13_fu_325_p0 = r_V_13_fu_325_p00;

assign r_V_13_fu_325_p00 = r_V_12_reg_1440_pp0_iter2_reg;

assign r_V_13_fu_325_p1 = 45'd445737074;

assign r_V_15_fu_344_p0 = zext_ln1168_12_fu_341_p1;

assign r_V_15_fu_344_p1 = 45'd35184214356158;

assign r_V_19_fu_360_p0 = zext_ln1168_12_fu_341_p1;

assign r_V_19_fu_360_p1 = 45'd304110528;

assign r_V_1_fu_271_p0 = r_V_1_fu_271_p00;

assign r_V_1_fu_271_p00 = r_V_reg_1400_pp0_iter2_reg;

assign r_V_1_fu_271_p1 = 45'd445737074;

assign r_V_23_fu_527_p0 = r_V_23_fu_527_p00;

assign r_V_23_fu_527_p00 = b_V_1_reg_1450_pp0_iter3_reg;

assign r_V_23_fu_527_p1 = 45'd300298744;

assign r_V_3_fu_290_p0 = zext_ln1168_4_fu_287_p1;

assign r_V_3_fu_290_p1 = 45'd35184214356158;

assign r_V_7_fu_306_p0 = zext_ln1168_4_fu_287_p1;

assign r_V_7_fu_306_p1 = 45'd304110528;

assign r_V_fu_174_p1 = ltm_in_4199_dout[15:0];

assign ret_V_10_fu_782_p2 = ($signed(sext_ln901_2_fu_752_p1) + $signed(21'd1));

assign ret_V_14_fu_904_p2 = ($signed(sext_ln901_3_fu_874_p1) + $signed(21'd1));

assign ret_V_18_fu_978_p2 = ($signed(sext_ln901_4_fu_948_p1) + $signed(21'd1));

assign ret_V_22_fu_1052_p2 = ($signed(sext_ln901_5_fu_1022_p1) + $signed(21'd1));

assign ret_V_24_fu_446_p2 = ($signed(sext_ln1245_fu_443_p1) + $signed(zext_ln1245_fu_440_p1));

assign ret_V_25_fu_588_p2 = ($signed(sext_ln1245_1_fu_582_p1) + $signed(sext_ln1245_2_fu_585_p1));

assign ret_V_26_fu_648_p3 = ((p_Result_s_fu_608_p3[0:0] == 1'b1) ? select_ln901_fu_640_p3 : sext_ln901_fu_604_p1);

assign ret_V_27_fu_459_p2 = ($signed(zext_ln1245_1_fu_456_p1) + $signed(sext_ln1245_3_fu_452_p1));

assign ret_V_28_fu_662_p2 = ($signed(sext_ln1245_4_fu_656_p1) + $signed(sext_ln1245_5_fu_659_p1));

assign ret_V_29_fu_722_p3 = ((p_Result_1_fu_682_p3[0:0] == 1'b1) ? select_ln901_1_fu_714_p3 : sext_ln901_1_fu_678_p1);

assign ret_V_30_fu_473_p2 = ($signed(sext_ln1245_7_fu_469_p1) + $signed(sext_ln1245_6_fu_465_p1));

assign ret_V_31_fu_736_p2 = ($signed(sext_ln1245_8_fu_730_p1) + $signed(zext_ln1245_2_fu_733_p1));

assign ret_V_32_fu_796_p3 = ((p_Result_2_fu_756_p3[0:0] == 1'b1) ? select_ln901_2_fu_788_p3 : sext_ln901_2_fu_752_p1);

assign ret_V_33_fu_549_p2 = ($signed(sext_ln1245_9_fu_546_p1) + $signed(zext_ln1245_3_fu_543_p1));

assign ret_V_34_fu_858_p2 = ($signed(sext_ln1245_10_fu_852_p1) + $signed(sext_ln1245_11_fu_855_p1));

assign ret_V_35_fu_918_p3 = ((p_Result_3_fu_878_p3[0:0] == 1'b1) ? select_ln901_3_fu_910_p3 : sext_ln901_3_fu_874_p1);

assign ret_V_36_fu_562_p2 = ($signed(zext_ln1245_4_fu_559_p1) + $signed(sext_ln1245_12_fu_555_p1));

assign ret_V_37_fu_932_p2 = ($signed(sext_ln1245_13_fu_926_p1) + $signed(sext_ln1245_14_fu_929_p1));

assign ret_V_38_fu_992_p3 = ((p_Result_4_fu_952_p3[0:0] == 1'b1) ? select_ln901_4_fu_984_p3 : sext_ln901_4_fu_948_p1);

assign ret_V_39_fu_576_p2 = ($signed(sext_ln1245_16_fu_572_p1) + $signed(sext_ln1245_15_fu_568_p1));

assign ret_V_40_fu_1006_p2 = ($signed(sext_ln1245_17_fu_1000_p1) + $signed(zext_ln1245_5_fu_1003_p1));

assign ret_V_41_fu_1066_p3 = ((p_Result_5_fu_1026_p3[0:0] == 1'b1) ? select_ln901_5_fu_1058_p3 : sext_ln901_5_fu_1022_p1);

assign ret_V_6_fu_708_p2 = ($signed(sext_ln901_1_fu_678_p1) + $signed(21'd1));

assign ret_V_fu_634_p2 = ($signed(sext_ln901_fu_604_p1) + $signed(21'd1));

assign select_ln109_1_fu_1158_p3 = ((icmp_ln109_1_reg_1590[0:0] == 1'b1) ? 22'd65535 : sext_ln882_1_fu_1125_p1);

assign select_ln109_2_fu_1185_p3 = ((icmp_ln109_2_reg_1595[0:0] == 1'b1) ? 22'd65535 : sext_ln882_2_fu_1128_p1);

assign select_ln109_3_fu_1221_p3 = ((icmp_ln109_3_reg_1615[0:0] == 1'b1) ? 22'd65535 : sext_ln882_3_fu_1212_p1);

assign select_ln109_4_fu_1248_p3 = ((icmp_ln109_4_reg_1620[0:0] == 1'b1) ? 22'd65535 : sext_ln882_4_fu_1215_p1);

assign select_ln109_5_fu_1275_p3 = ((icmp_ln109_5_reg_1625[0:0] == 1'b1) ? 22'd65535 : sext_ln882_5_fu_1218_p1);

assign select_ln109_fu_1131_p3 = ((icmp_ln109_reg_1585[0:0] == 1'b1) ? 22'd65535 : sext_ln882_fu_1122_p1);

assign select_ln315_1_fu_1177_p3 = ((tmp_20_fu_1165_p3[0:0] == 1'b1) ? 16'd0 : trunc_ln315_1_fu_1173_p1);

assign select_ln315_2_fu_1204_p3 = ((tmp_22_fu_1192_p3[0:0] == 1'b1) ? 16'd0 : trunc_ln315_2_fu_1200_p1);

assign select_ln315_3_fu_1240_p3 = ((tmp_36_fu_1228_p3[0:0] == 1'b1) ? 16'd0 : trunc_ln315_3_fu_1236_p1);

assign select_ln315_4_fu_1267_p3 = ((tmp_38_fu_1255_p3[0:0] == 1'b1) ? 16'd0 : trunc_ln315_4_fu_1263_p1);

assign select_ln315_5_fu_1294_p3 = ((tmp_40_fu_1282_p3[0:0] == 1'b1) ? 16'd0 : trunc_ln315_5_fu_1290_p1);

assign select_ln315_fu_1150_p3 = ((tmp_18_fu_1138_p3[0:0] == 1'b1) ? 16'd0 : trunc_ln315_fu_1146_p1);

assign select_ln901_1_fu_714_p3 = ((icmp_ln902_1_fu_702_p2[0:0] == 1'b1) ? sext_ln901_1_fu_678_p1 : ret_V_6_fu_708_p2);

assign select_ln901_2_fu_788_p3 = ((icmp_ln902_2_fu_776_p2[0:0] == 1'b1) ? sext_ln901_2_fu_752_p1 : ret_V_10_fu_782_p2);

assign select_ln901_3_fu_910_p3 = ((icmp_ln902_3_fu_898_p2[0:0] == 1'b1) ? sext_ln901_3_fu_874_p1 : ret_V_14_fu_904_p2);

assign select_ln901_4_fu_984_p3 = ((icmp_ln902_4_fu_972_p2[0:0] == 1'b1) ? sext_ln901_4_fu_948_p1 : ret_V_18_fu_978_p2);

assign select_ln901_5_fu_1058_p3 = ((icmp_ln902_5_fu_1046_p2[0:0] == 1'b1) ? sext_ln901_5_fu_1022_p1 : ret_V_22_fu_1052_p2);

assign select_ln901_fu_640_p3 = ((icmp_ln902_fu_628_p2[0:0] == 1'b1) ? sext_ln901_fu_604_p1 : ret_V_fu_634_p2);

assign sext_ln1245_10_fu_852_p1 = $signed(ret_V_33_reg_1555);

assign sext_ln1245_11_fu_855_p1 = $signed(tmp_25_reg_1540);

assign sext_ln1245_12_fu_555_p1 = $signed(tmp_26_fu_491_p4);

assign sext_ln1245_13_fu_926_p1 = $signed(ret_V_36_reg_1560);

assign sext_ln1245_14_fu_929_p1 = $signed(tmp_28_reg_1545);

assign sext_ln1245_15_fu_568_p1 = $signed(tmp_29_fu_509_p4);

assign sext_ln1245_16_fu_572_p1 = $signed(tmp_30_fu_518_p4);

assign sext_ln1245_17_fu_1000_p1 = $signed(ret_V_39_reg_1565);

assign sext_ln1245_1_fu_582_p1 = $signed(ret_V_24_reg_1525);

assign sext_ln1245_2_fu_585_p1 = $signed(tmp_3_reg_1510);

assign sext_ln1245_3_fu_452_p1 = $signed(tmp_5_fu_388_p4);

assign sext_ln1245_4_fu_656_p1 = $signed(ret_V_27_reg_1530);

assign sext_ln1245_5_fu_659_p1 = $signed(tmp_8_reg_1515);

assign sext_ln1245_6_fu_465_p1 = $signed(tmp_9_fu_406_p4);

assign sext_ln1245_7_fu_469_p1 = $signed(tmp_10_fu_415_p4);

assign sext_ln1245_8_fu_730_p1 = $signed(ret_V_30_reg_1535);

assign sext_ln1245_9_fu_546_p1 = $signed(tmp_24_reg_1500);

assign sext_ln1245_fu_443_p1 = $signed(tmp_2_reg_1485);

assign sext_ln882_1_fu_1125_p1 = ret_V_29_reg_1575;

assign sext_ln882_2_fu_1128_p1 = ret_V_32_reg_1580;

assign sext_ln882_3_fu_1212_p1 = ret_V_35_reg_1600;

assign sext_ln882_4_fu_1215_p1 = ret_V_38_reg_1605;

assign sext_ln882_5_fu_1218_p1 = ret_V_41_reg_1610;

assign sext_ln882_fu_1122_p1 = ret_V_26_reg_1570;

assign sext_ln901_1_fu_678_p1 = $signed(tmp_4_fu_668_p4);

assign sext_ln901_2_fu_752_p1 = $signed(tmp_7_fu_742_p4);

assign sext_ln901_3_fu_874_p1 = $signed(tmp_s_fu_864_p4);

assign sext_ln901_4_fu_948_p1 = $signed(tmp_12_fu_938_p4);

assign sext_ln901_5_fu_1022_p1 = $signed(tmp_13_fu_1012_p4);

assign sext_ln901_fu_604_p1 = $signed(tmp_1_fu_594_p4);

assign tmp_10_fu_415_p4 = {{grp_fu_1347_p2[41:20]}};

assign tmp_12_fu_938_p4 = {{ret_V_37_fu_932_p2[27:8]}};

assign tmp_13_fu_1012_p4 = {{ret_V_40_fu_1006_p2[27:8]}};

assign tmp_17_fu_804_p4 = {{ret_V_26_fu_648_p3[20:16]}};

assign tmp_18_fu_1138_p3 = select_ln109_fu_1131_p3[32'd21];

assign tmp_19_fu_820_p4 = {{ret_V_29_fu_722_p3[20:16]}};

assign tmp_1_fu_594_p4 = {{ret_V_25_fu_588_p2[27:8]}};

assign tmp_20_fu_1165_p3 = select_ln109_1_fu_1158_p3[32'd21];

assign tmp_21_fu_836_p4 = {{ret_V_32_fu_796_p3[20:16]}};

assign tmp_22_fu_1192_p3 = select_ln109_2_fu_1185_p3[32'd21];

assign tmp_26_fu_491_p4 = {{grp_fu_1361_p2[41:20]}};

assign tmp_29_fu_509_p4 = {{grp_fu_1375_p2[39:20]}};

assign tmp_30_fu_518_p4 = {{grp_fu_1382_p2[41:20]}};

assign tmp_35_fu_1074_p4 = {{ret_V_35_fu_918_p3[20:16]}};

assign tmp_36_fu_1228_p3 = select_ln109_3_fu_1221_p3[32'd21];

assign tmp_37_fu_1090_p4 = {{ret_V_38_fu_992_p3[20:16]}};

assign tmp_38_fu_1255_p3 = select_ln109_4_fu_1248_p3[32'd21];

assign tmp_39_fu_1106_p4 = {{ret_V_41_fu_1066_p3[20:16]}};

assign tmp_40_fu_1282_p3 = select_ln109_5_fu_1275_p3[32'd21];

assign tmp_4_fu_668_p4 = {{ret_V_28_fu_662_p2[27:8]}};

assign tmp_5_fu_388_p4 = {{grp_fu_1326_p2[41:20]}};

assign tmp_7_fu_742_p4 = {{ret_V_31_fu_736_p2[27:8]}};

assign tmp_9_fu_406_p4 = {{grp_fu_1340_p2[39:20]}};

assign tmp_s_fu_864_p4 = {{ret_V_34_fu_858_p2[27:8]}};

assign trunc_ln315_1_fu_1173_p1 = select_ln109_1_fu_1158_p3[15:0];

assign trunc_ln315_2_fu_1200_p1 = select_ln109_2_fu_1185_p3[15:0];

assign trunc_ln315_3_fu_1236_p1 = select_ln109_3_fu_1221_p3[15:0];

assign trunc_ln315_4_fu_1263_p1 = select_ln109_4_fu_1248_p3[15:0];

assign trunc_ln315_5_fu_1290_p1 = select_ln109_5_fu_1275_p3[15:0];

assign trunc_ln315_fu_1146_p1 = select_ln109_fu_1131_p3[15:0];

assign trunc_ln902_1_fu_690_p1 = ret_V_28_fu_662_p2[7:0];

assign trunc_ln902_2_fu_764_p1 = ret_V_31_fu_736_p2[7:0];

assign trunc_ln902_3_fu_886_p1 = ret_V_34_fu_858_p2[7:0];

assign trunc_ln902_4_fu_960_p1 = ret_V_37_fu_932_p2[7:0];

assign trunc_ln902_5_fu_1034_p1 = ret_V_40_fu_1006_p2[7:0];

assign trunc_ln902_fu_616_p1 = ret_V_25_fu_588_p2[7:0];

assign zext_ln1168_12_fu_341_p1 = g_V_1_reg_1445_pp0_iter2_reg;

assign zext_ln1168_4_fu_287_p1 = g_V_reg_1405_pp0_iter2_reg;

assign zext_ln1245_1_fu_456_p1 = tmp_6_reg_1490;

assign zext_ln1245_2_fu_733_p1 = tmp_11_reg_1520;

assign zext_ln1245_3_fu_543_p1 = tmp_23_reg_1495;

assign zext_ln1245_4_fu_559_p1 = tmp_27_reg_1505;

assign zext_ln1245_5_fu_1003_p1 = tmp_31_reg_1550;

assign zext_ln1245_fu_440_p1 = tmp_reg_1480;

endmodule //ISPPipeline_accel_xfccmkernel_10_2160_3840_20_2_23_23_1920_2_Pipeline_colLoop
