Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.2 (lin64) Build 1909853 Thu Jun 15 18:39:10 MDT 2017
| Date         : Fri May 22 21:17:34 2020
| Host         : linux running 64-bit Ubuntu 18.04.4 LTS
| Command      : report_control_sets -verbose -file vga_control_sets_placed.rpt
| Design       : vga
| Device       : xc7a100t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |     6 |
| Unused register locations in slices containing registers |    19 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              54 |           20 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              23 |            8 |
| Yes          | No                    | No                     |              12 |            6 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              12 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+----------------------+---------------+------------------------+------------------+----------------+
|     Clock Signal     | Enable Signal |    Set/Reset Signal    | Slice Load Count | Bel Load Count |
+----------------------+---------------+------------------------+------------------+----------------+
|  pixel_clock_BUFG    |               | v_cntr_reg             |                3 |             11 |
|  CLK100MHZ_IBUF_BUFG | active        |                        |                6 |             12 |
|  pixel_clock_BUFG    |               | vga_red_reg[3]_i_1_n_0 |                5 |             12 |
|  pixel_clock_BUFG    | v_cntr_reg    | v_cntr_reg0            |                3 |             12 |
|  CLK100MHZ_IBUF_BUFG |               |                        |                7 |             14 |
|  pixel_clock_BUFG    |               |                        |               13 |             40 |
+----------------------+---------------+------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 11     |                     1 |
| 12     |                     3 |
| 14     |                     1 |
| 16+    |                     1 |
+--------+-----------------------+


