create_pblock RO
add_cells_to_pblock [get_pblocks RO] [get_cells -quiet [list {design_1_i/ring_osc_top_2_0/inst/ROs[0].RO_i} {design_1_i/ring_osc_top_2_0/inst/ROs[10].RO_i} {design_1_i/ring_osc_top_2_0/inst/ROs[11].RO_i} {design_1_i/ring_osc_top_2_0/inst/ROs[12].RO_i} {design_1_i/ring_osc_top_2_0/inst/ROs[13].RO_i} {design_1_i/ring_osc_top_2_0/inst/ROs[14].RO_i} {design_1_i/ring_osc_top_2_0/inst/ROs[15].RO_i} {design_1_i/ring_osc_top_2_0/inst/ROs[16].RO_i} {design_1_i/ring_osc_top_2_0/inst/ROs[17].RO_i} {design_1_i/ring_osc_top_2_0/inst/ROs[18].RO_i} {design_1_i/ring_osc_top_2_0/inst/ROs[19].RO_i} {design_1_i/ring_osc_top_2_0/inst/ROs[1].RO_i} {design_1_i/ring_osc_top_2_0/inst/ROs[20].RO_i} {design_1_i/ring_osc_top_2_0/inst/ROs[21].RO_i} {design_1_i/ring_osc_top_2_0/inst/ROs[22].RO_i} {design_1_i/ring_osc_top_2_0/inst/ROs[23].RO_i} {design_1_i/ring_osc_top_2_0/inst/ROs[24].RO_i} {design_1_i/ring_osc_top_2_0/inst/ROs[25].RO_i} {design_1_i/ring_osc_top_2_0/inst/ROs[26].RO_i} {design_1_i/ring_osc_top_2_0/inst/ROs[27].RO_i} {design_1_i/ring_osc_top_2_0/inst/ROs[28].RO_i} {design_1_i/ring_osc_top_2_0/inst/ROs[29].RO_i} {design_1_i/ring_osc_top_2_0/inst/ROs[30].RO_i} {design_1_i/ring_osc_top_2_0/inst/ROs[31].RO_i} {design_1_i/ring_osc_top_2_0/inst/ROs[3].RO_i} {design_1_i/ring_osc_top_2_0/inst/ROs[4].RO_i} {design_1_i/ring_osc_top_2_0/inst/ROs[5].RO_i} {design_1_i/ring_osc_top_2_0/inst/ROs[6].RO_i} {design_1_i/ring_osc_top_2_0/inst/ROs[7].RO_i} {design_1_i/ring_osc_top_2_0/inst/ROs[8].RO_i} {design_1_i/ring_osc_top_2_0/inst/ROs[9].RO_i} design_1_i/ring_osc_top_2_0/inst/VCC design_1_i/ring_osc_top_2_0/inst/final_adder_RO {design_1_i/ring_osc_top_2_0/inst/monitor_count_reg[0]} {design_1_i/ring_osc_top_2_0/inst/monitor_count_reg[10]} {design_1_i/ring_osc_top_2_0/inst/monitor_count_reg[11]} {design_1_i/ring_osc_top_2_0/inst/monitor_count_reg[12]} {design_1_i/ring_osc_top_2_0/inst/monitor_count_reg[13]} {design_1_i/ring_osc_top_2_0/inst/monitor_count_reg[14]} {design_1_i/ring_osc_top_2_0/inst/monitor_count_reg[15]} {design_1_i/ring_osc_top_2_0/inst/monitor_count_reg[16]} {design_1_i/ring_osc_top_2_0/inst/monitor_count_reg[17]} {design_1_i/ring_osc_top_2_0/inst/monitor_count_reg[18]} {design_1_i/ring_osc_top_2_0/inst/monitor_count_reg[19]} {design_1_i/ring_osc_top_2_0/inst/monitor_count_reg[1]} {design_1_i/ring_osc_top_2_0/inst/monitor_count_reg[20]} {design_1_i/ring_osc_top_2_0/inst/monitor_count_reg[21]} {design_1_i/ring_osc_top_2_0/inst/monitor_count_reg[22]} {design_1_i/ring_osc_top_2_0/inst/monitor_count_reg[23]} {design_1_i/ring_osc_top_2_0/inst/monitor_count_reg[24]} {design_1_i/ring_osc_top_2_0/inst/monitor_count_reg[25]} {design_1_i/ring_osc_top_2_0/inst/monitor_count_reg[26]} {design_1_i/ring_osc_top_2_0/inst/monitor_count_reg[27]} {design_1_i/ring_osc_top_2_0/inst/monitor_count_reg[28]} {design_1_i/ring_osc_top_2_0/inst/monitor_count_reg[29]} {design_1_i/ring_osc_top_2_0/inst/monitor_count_reg[2]} {design_1_i/ring_osc_top_2_0/inst/monitor_count_reg[30]} {design_1_i/ring_osc_top_2_0/inst/monitor_count_reg[31]} {design_1_i/ring_osc_top_2_0/inst/monitor_count_reg[32]} {design_1_i/ring_osc_top_2_0/inst/monitor_count_reg[33]} {design_1_i/ring_osc_top_2_0/inst/monitor_count_reg[34]} {design_1_i/ring_osc_top_2_0/inst/monitor_count_reg[35]} {design_1_i/ring_osc_top_2_0/inst/monitor_count_reg[36]} {design_1_i/ring_osc_top_2_0/inst/monitor_count_reg[3]} {design_1_i/ring_osc_top_2_0/inst/monitor_count_reg[4]} {design_1_i/ring_osc_top_2_0/inst/monitor_count_reg[5]} {design_1_i/ring_osc_top_2_0/inst/monitor_count_reg[6]} {design_1_i/ring_osc_top_2_0/inst/monitor_count_reg[7]} {design_1_i/ring_osc_top_2_0/inst/monitor_count_reg[8]} {design_1_i/ring_osc_top_2_0/inst/monitor_count_reg[9]}]]
resize_pblock [get_pblocks RO] -add {SLICE_X20Y0:SLICE_X163Y140}
resize_pblock [get_pblocks RO] -add {DSP48_X1Y0:DSP48_X6Y55}
resize_pblock [get_pblocks RO] -add {RAMB18_X1Y0:RAMB18_X7Y55}
resize_pblock [get_pblocks RO] -add {RAMB36_X1Y0:RAMB36_X7Y27}
create_pblock Conv
add_cells_to_pblock [get_pblocks Conv] [get_cells -quiet [list design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_c design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_ma design_1_i/NV_nvdla_wrapper_0/inst/nvdla_top/u_partition_mb design_1_i/ring_osc_top_2_0]]
resize_pblock [get_pblocks Conv] -add {SLICE_X0Y0:SLICE_X163Y179}
resize_pblock [get_pblocks Conv] -add {DSP48_X0Y0:DSP48_X6Y71}
resize_pblock [get_pblocks Conv] -add {RAMB18_X0Y0:RAMB18_X7Y71}
resize_pblock [get_pblocks Conv] -add {RAMB36_X0Y0:RAMB36_X7Y35}
set_property C_CLK_INPUT_FREQ_HZ 300000000 [get_debug_cores dbg_hub]
set_property C_ENABLE_CLK_DIVIDER false [get_debug_cores dbg_hub]
set_property C_USER_SCAN_CHAIN 1 [get_debug_cores dbg_hub]
connect_debug_port dbg_hub/clk [get_nets clk]
