# LSP ZÃ¡vÄ›reÄnÃ¡ zkouÅ¡ka - 7. ledna 2015

> **CVUT FEL (ÄŒVUT) - ÄŒeskÃ© vysokÃ© uÄenÃ­ technickÃ© v Praze | Czech Technical University in Prague**
>
> ğŸ‡¨ğŸ‡³ [ä¸­æ–‡ç‰ˆ](2015-01-07_Final_Exam_CN.md) | ğŸ‡¬ğŸ‡§ [English](2015-01-07_Final_Exam_EN.md) | ğŸ‡¨ğŸ‡¿ [ÄŒeÅ¡tina](2015-01-07_Final_Exam_CZ.md)

> ğŸ§  **AI-generovanÃ© Å™eÅ¡enÃ­** - ReferenÄnÃ­ analÃ½za nÃ­Å¾e

---

## Ãšloha 1: PravdivostnÃ­ tabulka obvodu a Karnaughova mapa

**ZadÃ¡nÃ­**: VytvoÅ™te pravdivostnÃ­ tabulku na zÃ¡kladÄ› danÃ©ho schÃ©matu obvodu. ZapiÅ¡te vÃ½stupy Y, Z do Karnaughovy mapy v poÅ™adÃ­ YZ.

```
Vstupy: A, B, C, D, E
VÃ½stupy: Y, Z
```

| YZ | AB |
|----|-----|
|    | 00 01 10 11 |

---

## Ãšloha 2: ShannonÅ¯v rozklad

**ZadÃ¡nÃ­**: RozloÅ¾te funkci `Q:=f(A,B,C,D)` do nÃ¡sledujÃ­cÃ­ formy:

```
Q = f(A,B,C,D) := (A or B) and (((A and not B) xor (D and not A)) or (C and not D))
```

RozloÅ¾te na:
```
Q = CÌ„Â·DÌ„Â·f0(A,B) + CÌ„Â·DÂ·f1(A,B) + CÂ·DÌ„Â·f2(A,B) + CÂ·DÂ·f3(A,B)
```

NapiÅ¡te Karnaughovy mapy pro f0, f1, f2, f3.

### OdpovÄ›Ä

| f0 | A=0 | A=1 |
|----|-----|-----|
| B=0 | 0 | 1 |
| B=1 | 0 | 0 |

| f1 | A=0 | A=1 |
|----|-----|-----|
| B=0 | 1 | 1 |
| B=1 | 1 | 0 |

| f2 | A=0 | A=1 |
|----|-----|-----|
| B=0 | 0 | 1 |
| B=1 | 0 | 1 |

| f3 | A=0 | A=1 |
|----|-----|-----|
| B=0 | 0 | 1 |
| B=1 | 0 | 0 |

---

## Ãšloha 3: EkvivalentnÃ­ logickÃ© funkce â­ÄŒasto testovÃ¡no

**ZadÃ¡nÃ­**: OznaÄte vÅ¡echny logickÃ© funkce, kterÃ© jsou ekvivalentnÃ­ s jinÃ½mi funkcemi:

```vhdl
f1 <= (A xor C) or (A and not C);
f2 <= (B or C) and (not A or B or C);
f3 <= ((C and not B) or (B and A));
f4 <= (A or C) and (not A or not C);
f5 <= (A and not B) xor (A and C);
f6 <= (A and not C) or (C and not A);
```

### Postup Å™eÅ¡enÃ­
Nakreslete Karnaughovu mapu pro kaÅ¾dou funkci a najdÄ›te, kterÃ© jsou identickÃ©!

---

## Ãšloha 4: Simulace RS klopnÃ©ho obvodu â­ÄŒasto testovÃ¡no

**ZadÃ¡nÃ­**: Pro vstupy A, B, C v Äasech t0, t1, t2, t3 podle zobrazenÃ½ch hodnot napiÅ¡te hodnoty vÃ½stupÅ¯ X a Y.

```
A = ..0..|..1..|..1..|..1..|
B = ..0..|..0..|..0..|..1..|
C = ..1..|..1..|..0..|..0..|

t0   t1   t2   t3

X = _____|_____|_____|_____|
```

PÅ™edpoklÃ¡dejte, Å¾e intervaly mezi zmÄ›nami vstupÅ¯ jsou dostateÄnÄ› dlouhÃ© na zanedbÃ¡nÃ­ zpoÅ¾dÄ›nÃ­ hradel.

---

## Ãšloha 5: ShannonÅ¯v rozklad â­ÄŒasto testovÃ¡no

**ZadÃ¡nÃ­**: RozloÅ¾te funkci `X=f(A,B,C,X)` z Ãºlohy 4 do tvaru:

```
X = (not X and f0(A,B,C)) or (X and f1(A,B,C))
```

NapiÅ¡te Karnaughovy mapy pro f0 a f1.

---

## Ãšloha 6: VHDL posuvnÃ½ registr

**ZadÃ¡nÃ­**: DoplÅˆte VHDL program pro vytvoÅ™enÃ­ 100-bitovÃ©ho posuvnÃ©ho registru.

- VÃ½stup q je vstup d zpoÅ¾dÄ›nÃ½ o 100 hodinovÃ½ch pulsÅ¯
- Registr je vymazÃ¡n synchronnÃ­m signÃ¡lem `sclrn='0'`
- PouÅ¾ijte nejkratÅ¡Ã­ kÃ³d (nÃ¡povÄ›da: nejkratÅ¡Ã­ kÃ³d neobsahuje smyÄky)

```vhdl
library IEEE; use IEEE.STD_LOGIC_1164.all;
entity pos100 is port (clock, d, sclrn : in std_logic; q: out std_logic) end pos100;

-- DoplÅˆte kÃ³d zde
architecture rtl of pos100 is
    signal reg : std_logic_vector(99 downto 0);
begin
    process(clock)
    begin
        if rising_edge(clock) then
            if sclrn = '0' then
                reg <= (others => '0');
            else
                reg <= d & reg(99 downto 1);
            end if;
        end if;
    end process;
    q <= reg(0);
end rtl;
```

---

## ShrnutÃ­ klÃ­ÄovÃ½ch tÃ©mat

1. **PravdivostnÃ­ tabulka a Karnaughova mapa** - AnalÃ½za obvodu
2. **ShannonÅ¯v rozklad** - Technika dekompozice funkcÃ­
3. **EkvivalentnÃ­ logickÃ© funkce** - OvÄ›Å™enÃ­ pomocÃ­ KarnaughovÃ½ch map
4. **Simulace RS klopnÃ©ho obvodu** - ÄŒasovÃ¡ analÃ½za
5. **VHDL programovÃ¡nÃ­** - NÃ¡vrh posuvnÃ©ho registru
