// Seed: 2538788630
program module_0 (
    input supply0 id_0,
    input wand id_1
);
endmodule
module module_1 (
    input  supply0 id_0,
    output logic   id_1
);
  assign id_1 = -1;
  reg id_3, id_4;
  module_0 modCall_1 (
      id_0,
      id_0
  );
  assign modCall_1.id_1 = 0;
  wire id_5;
  always id_3 <= -1;
  assign id_4 = -1;
  always id_1 <= 1'h0;
  final begin : LABEL_0
    if (1)
      if (id_3) id_3 = 1;
      else id_4 = id_4;
  end
  function id_6;
    output id_7;
    output id_8, id_9;
    ;
  endfunction
  always id_7 = -1;
  wor id_10;
  rpmos (id_8 + -1'b0, id_4);
  assign {id_10} = -1'b0;
endmodule
