<!-- HTML header for doxygen 1.8.13-->
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.12.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<link rel="icon" href="logo.ico">
<title>HPM SDK: soc/HPM6E00/ip/hpm_gptmr_regs.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
<link href="customdoxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><a href="https://www.hpmicro.com/"
     target="_blank"><img alt="Logo" src="logo.png"/></a></td>
  <td id="projectalign" style="padding-left: 1em;">
   <div id="projectname">HPM SDK
   </div>
   <div id="projectbrief">HPMicro Software Development Kit</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.12.0 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() { codefold.init(0); });
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function(){initNavTree('HPM6E00_2ip_2hpm__gptmr__regs_8h_source.html',''); initResizable(true); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">hpm_gptmr_regs.h</div></div>
</div><!--header-->
<div class="contents">
<a href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Copyright (c) 2021-2024 HPMicro</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> *</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: BSD-3-Clause</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span> </div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#ifndef HPM_GPTMR_H</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span><span class="preprocessor">#define HPM_GPTMR_H</span></div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span> </div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span>    <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span>        __RW uint32_t CR;                      <span class="comment">/* 0x0: Control Register */</span></div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span>        __RW uint32_t CMP[2];                  <span class="comment">/* 0x4 - 0x8: Comparator register 0 */</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span>        __RW uint32_t RLD;                     <span class="comment">/* 0xC: Reload register */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span>        __RW uint32_t CNTUPTVAL;               <span class="comment">/* 0x10: Counter update value register */</span></div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span>        __R  uint8_t  RESERVED0[12];           <span class="comment">/* 0x14 - 0x1F: Reserved */</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span>        __R  uint32_t CAPPOS;                  <span class="comment">/* 0x20: Capture rising edge register */</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span>        __R  uint32_t CAPNEG;                  <span class="comment">/* 0x24: Capture falling edge register */</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span>        __R  uint32_t CAPPRD;                  <span class="comment">/* 0x28: PWM period measure register */</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span>        __R  uint32_t CAPDTY;                  <span class="comment">/* 0x2C: PWM duty cycle measure register */</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span>        __R  uint32_t CNT;                     <span class="comment">/* 0x30: Counter */</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span>        __R  uint8_t  RESERVED1[12];           <span class="comment">/* 0x34 - 0x3F: Reserved */</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno"><a class="line" href="structGPTMR__Type.html#a5206164f6a837218c0517746aed7f3d2">   25</a></span>    } CHANNEL[4];</div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span>    __R  uint8_t  RESERVED0[256];              <span class="comment">/* 0x100 - 0x1FF: Reserved */</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span>    __RW uint32_t SR;                          <span class="comment">/* 0x200: Status register */</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span>    __RW uint32_t IRQEN;                       <span class="comment">/* 0x204: Interrupt request enable register */</span></div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span>    __RW uint32_t GCR;                         <span class="comment">/* 0x208: Global control register */</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span>} <a class="code hl_struct" href="structGPTMR__Type.html">GPTMR_Type</a>;</div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span> </div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno">   33</span><span class="comment">/* Bitfield definition for register of struct array CHANNEL: CR */</span></div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno">   34</span><span class="comment">/*</span></div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno">   35</span><span class="comment"> * CNTUPT (WO)</span></div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno">   36</span><span class="comment"> *</span></div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno">   37</span><span class="comment"> * 1- update counter to new value as CNTUPTVAL</span></div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno">   38</span><span class="comment"> * This bit will be auto cleared after 1 cycle</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno">   39</span><span class="comment"> */</span></div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a791571bcd7d837d03b52d1e439e14512">   40</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_CNTUPT_MASK (0x80000000UL)</span></div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a2c9aba77a1e7448599ed09d01a6e5c79">   41</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_CNTUPT_SHIFT (31U)</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a2b919a11bad54874a0a8d1402183f7a8">   42</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_CNTUPT_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_CHANNEL_CR_CNTUPT_SHIFT) &amp; GPTMR_CHANNEL_CR_CNTUPT_MASK)</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a4245807561ce9ff19248d7d8ac8cab9a">   43</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_CNTUPT_GET(x) (((uint32_t)(x) &amp; GPTMR_CHANNEL_CR_CNTUPT_MASK) &gt;&gt; GPTMR_CHANNEL_CR_CNTUPT_SHIFT)</span></div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno">   45</span><span class="comment">/*</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno">   46</span><span class="comment"> * CNT_MODE (RW)</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span><span class="comment"> *</span></div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno">   48</span><span class="comment"> * 0: internal counting mode, timer increase each gptmr clock cycle.</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="comment"> * 1: external counting mode, timer increase at each input signal posedge, reload/compare feature can still work but change at input signal posedge.</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="comment"> */</span></div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a3ef9caad2ad91c79fb7d31af26981232">   51</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_CNT_MODE_MASK (0x40000UL)</span></div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#afdde8288f93b54c52a2e2597922e67dc">   52</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_CNT_MODE_SHIFT (18U)</span></div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a2849479e64a1f07fb5a810a67e11ac13">   53</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_CNT_MODE_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_CHANNEL_CR_CNT_MODE_SHIFT) &amp; GPTMR_CHANNEL_CR_CNT_MODE_MASK)</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a150cd74f5abac341b1d5750869eac807">   54</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_CNT_MODE_GET(x) (((uint32_t)(x) &amp; GPTMR_CHANNEL_CR_CNT_MODE_MASK) &gt;&gt; GPTMR_CHANNEL_CR_CNT_MODE_SHIFT)</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span> </div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span><span class="comment">/*</span></div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span><span class="comment"> * OPMODE (RW)</span></div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno">   58</span><span class="comment"> *</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="comment"> * 0:  round mode</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="comment"> * 1:  one-shot mode, timer will stopped at reload point.user need clear CEN and set it to start timer agian.</span></div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span><span class="comment"> * NOTE: reload irq will be always set at one-shot mode at end</span></div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span><span class="comment"> */</span></div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#ace5b53fb20d3dc12728a6d7dad7a3086">   63</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_OPMODE_MASK (0x20000UL)</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#aaadad68af3dc7912775cdf63d8d7df7b">   64</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_OPMODE_SHIFT (17U)</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#ae2b19b0bdd806682bcd665ba22d9bcad">   65</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_OPMODE_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_CHANNEL_CR_OPMODE_SHIFT) &amp; GPTMR_CHANNEL_CR_OPMODE_MASK)</span></div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a2dc50e67da3c73e850fc1108d0757c71">   66</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_OPMODE_GET(x) (((uint32_t)(x) &amp; GPTMR_CHANNEL_CR_OPMODE_MASK) &gt;&gt; GPTMR_CHANNEL_CR_OPMODE_SHIFT)</span></div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span> </div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span><span class="comment">/*</span></div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment"> * MONITOR_SEL (RW)</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment"> *</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno">   71</span><span class="comment"> * set to monitor input signal high level time(chan_meas_high)</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno">   72</span><span class="comment"> * clr to monitor input signal period(chan_meas_prd)</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno">   73</span><span class="comment"> */</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a95afac20dd8275b869f560938a78d8f0">   74</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_MONITOR_SEL_MASK (0x10000UL)</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a10457db67738e0be301c52525a2e77ad">   75</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_MONITOR_SEL_SHIFT (16U)</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#aef352927be145d02c7cf8abd0cf7f8b1">   76</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_MONITOR_SEL_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_CHANNEL_CR_MONITOR_SEL_SHIFT) &amp; GPTMR_CHANNEL_CR_MONITOR_SEL_MASK)</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#ab450e20192fc99e1f17c91861a79757f">   77</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_MONITOR_SEL_GET(x) (((uint32_t)(x) &amp; GPTMR_CHANNEL_CR_MONITOR_SEL_MASK) &gt;&gt; GPTMR_CHANNEL_CR_MONITOR_SEL_SHIFT)</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno">   78</span> </div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span><span class="comment">/*</span></div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno">   80</span><span class="comment"> * MONITOR_EN (RW)</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno">   81</span><span class="comment"> *</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno">   82</span><span class="comment"> * set to monitor input signal period or high level time.</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span><span class="comment"> * When this bit is set, if detected period less than val_0 or more than val_1, will set related irq_sts</span></div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment"> * * only can be used when trig_mode is selected as measure mode(100)</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment"> * * the time may not correct after reload, so monitor is disabled after reload point, and enabled again after two continul posedge.</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment"> * if no posedge after reload for more than val_1, will also assert irq_capt</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span><span class="comment"> */</span></div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a71a9bfbbd0b7056960b587d4a9edb3ef">   88</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_MONITOR_EN_MASK (0x8000U)</span></div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#ab0917d838c2c132e843450583c7164de">   89</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_MONITOR_EN_SHIFT (15U)</span></div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#ae949562cdd1697aa67f317db5c98ef90">   90</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_MONITOR_EN_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_CHANNEL_CR_MONITOR_EN_SHIFT) &amp; GPTMR_CHANNEL_CR_MONITOR_EN_MASK)</span></div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#ad9ad69696a90d3c9ea571de094c5416c">   91</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_MONITOR_EN_GET(x) (((uint32_t)(x) &amp; GPTMR_CHANNEL_CR_MONITOR_EN_MASK) &gt;&gt; GPTMR_CHANNEL_CR_MONITOR_EN_SHIFT)</span></div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno">   92</span> </div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno">   93</span><span class="comment">/*</span></div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno">   94</span><span class="comment"> * CNTRST (RW)</span></div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno">   95</span><span class="comment"> *</span></div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span><span class="comment"> * 1- reset counter</span></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno">   97</span><span class="comment"> */</span></div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#acb760bbbca6d7264e5f6a938b58c6d12">   98</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_CNTRST_MASK (0x4000U)</span></div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#ac70c3b00e824ce5deed7e55b65733c8a">   99</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_CNTRST_SHIFT (14U)</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#ac0a0a3c766ebfce4036bd736556d6f25">  100</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_CNTRST_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_CHANNEL_CR_CNTRST_SHIFT) &amp; GPTMR_CHANNEL_CR_CNTRST_MASK)</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#adddc2e97e75763fac0270ff36771cbfd">  101</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_CNTRST_GET(x) (((uint32_t)(x) &amp; GPTMR_CHANNEL_CR_CNTRST_MASK) &gt;&gt; GPTMR_CHANNEL_CR_CNTRST_SHIFT)</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno">  102</span> </div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno">  103</span><span class="comment">/*</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span><span class="comment"> * SYNCFLW (RW)</span></div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno">  105</span><span class="comment"> *</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="comment"> * 1- enable this channel to reset counter to reload(RLD) together with its previous channel.</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="comment"> * This bit is not valid for channel 0.</span></div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span><span class="comment"> */</span></div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a7cc6a0241ea165bcfa493bcb5f8196a4">  109</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_SYNCFLW_MASK (0x2000U)</span></div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a34ea494e9e63adf58baa265448a07228">  110</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_SYNCFLW_SHIFT (13U)</span></div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a750b8301b5b987e05db823fa7d66f9d4">  111</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_SYNCFLW_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_CHANNEL_CR_SYNCFLW_SHIFT) &amp; GPTMR_CHANNEL_CR_SYNCFLW_MASK)</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#aa316ac021e049e1c1ab1c5bf2bdee275">  112</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_SYNCFLW_GET(x) (((uint32_t)(x) &amp; GPTMR_CHANNEL_CR_SYNCFLW_MASK) &gt;&gt; GPTMR_CHANNEL_CR_SYNCFLW_SHIFT)</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span> </div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span><span class="comment">/*</span></div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span><span class="comment"> * SYNCIFEN (RW)</span></div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span><span class="comment"> *</span></div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno">  117</span><span class="comment"> * 1- SYNCI is valid on its falling edge</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="comment"> */</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a7d255d56be96080e74ceecc19b9ecec0">  119</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_SYNCIFEN_MASK (0x1000U)</span></div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a683a489c415166d76b5b0c50bbedad79">  120</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_SYNCIFEN_SHIFT (12U)</span></div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a1147b74c7b1a30a8c321c16e060d477b">  121</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_SYNCIFEN_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_CHANNEL_CR_SYNCIFEN_SHIFT) &amp; GPTMR_CHANNEL_CR_SYNCIFEN_MASK)</span></div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a5056a5b4b49d5afe519c6d222d05df4b">  122</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_SYNCIFEN_GET(x) (((uint32_t)(x) &amp; GPTMR_CHANNEL_CR_SYNCIFEN_MASK) &gt;&gt; GPTMR_CHANNEL_CR_SYNCIFEN_SHIFT)</span></div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno">  123</span> </div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno">  124</span><span class="comment">/*</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno">  125</span><span class="comment"> * SYNCIREN (RW)</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno">  126</span><span class="comment"> *</span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span><span class="comment"> * 1- SYNCI is valid on its rising edge</span></div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno">  128</span><span class="comment"> */</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#acac980a5d4e35999b1f93baf79183428">  129</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_SYNCIREN_MASK (0x800U)</span></div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a3d4ab2e56e9e2ce9d89777f4f195b2ca">  130</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_SYNCIREN_SHIFT (11U)</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a89b197fe1f156c6738dd4d32be0f2a58">  131</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_SYNCIREN_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_CHANNEL_CR_SYNCIREN_SHIFT) &amp; GPTMR_CHANNEL_CR_SYNCIREN_MASK)</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a2813a443f524d7a46607936bef5d976c">  132</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_SYNCIREN_GET(x) (((uint32_t)(x) &amp; GPTMR_CHANNEL_CR_SYNCIREN_MASK) &gt;&gt; GPTMR_CHANNEL_CR_SYNCIREN_SHIFT)</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span> </div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment">/*</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span><span class="comment"> * CEN (RW)</span></div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno">  136</span><span class="comment"> *</span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span><span class="comment"> * 1- counter enable</span></div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="comment"> */</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a4ff3b6765f25852df583b1552e24f74c">  139</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_CEN_MASK (0x400U)</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a9affa25b0d4cecc4e6a9abde748e8234">  140</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_CEN_SHIFT (10U)</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a375f070aa802a834beee6968c6068bb6">  141</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_CEN_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_CHANNEL_CR_CEN_SHIFT) &amp; GPTMR_CHANNEL_CR_CEN_MASK)</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a8ffe3357bc5d40a45a6b56f69d451398">  142</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_CEN_GET(x) (((uint32_t)(x) &amp; GPTMR_CHANNEL_CR_CEN_MASK) &gt;&gt; GPTMR_CHANNEL_CR_CEN_SHIFT)</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span> </div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="comment">/*</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span><span class="comment"> * CMPINIT (RW)</span></div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno">  146</span><span class="comment"> *</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno">  147</span><span class="comment"> * Output compare initial poliarity</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno">  148</span><span class="comment"> * 1- The channel output initial level is high</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno">  149</span><span class="comment"> * 0- The channel output initial level is low</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno">  150</span><span class="comment"> * User should set this bit before set CMPEN to 1.</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno">  151</span><span class="comment"> */</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#ae35a3cf3b0d59888c26d00fafdd5cb24">  152</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_CMPINIT_MASK (0x200U)</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#aeefabab9350697612eec6ff8a69ef123">  153</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_CMPINIT_SHIFT (9U)</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a2e90175fbbd675edaa651554c81c393c">  154</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_CMPINIT_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_CHANNEL_CR_CMPINIT_SHIFT) &amp; GPTMR_CHANNEL_CR_CMPINIT_MASK)</span></div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#ab66708d803fc427daba5a25842f337f3">  155</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_CMPINIT_GET(x) (((uint32_t)(x) &amp; GPTMR_CHANNEL_CR_CMPINIT_MASK) &gt;&gt; GPTMR_CHANNEL_CR_CMPINIT_SHIFT)</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno">  156</span> </div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno">  157</span><span class="comment">/*</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno">  158</span><span class="comment"> * CMPEN (RW)</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno">  159</span><span class="comment"> *</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno">  160</span><span class="comment"> * 1- Enable the channel output compare function. The output signal can be generated per comparator (CMPx) settings.</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno">  161</span><span class="comment"> */</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a35b907662bf4ebc790e3169e3cbf95c5">  162</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_CMPEN_MASK (0x100U)</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a7bb40bc20e605b502c2b43cb070d98e7">  163</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_CMPEN_SHIFT (8U)</span></div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a94a0c9fea5ac87c40e57334a187ad8ee">  164</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_CMPEN_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_CHANNEL_CR_CMPEN_SHIFT) &amp; GPTMR_CHANNEL_CR_CMPEN_MASK)</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a77f064d12854264631584ee04822e4f0">  165</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_CMPEN_GET(x) (((uint32_t)(x) &amp; GPTMR_CHANNEL_CR_CMPEN_MASK) &gt;&gt; GPTMR_CHANNEL_CR_CMPEN_SHIFT)</span></div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno">  166</span> </div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno">  167</span><span class="comment">/*</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno">  168</span><span class="comment"> * DMASEL (RW)</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno">  169</span><span class="comment"> *</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno">  170</span><span class="comment"> * select one of DMA request:</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span><span class="comment"> * 00- CMP0 flag</span></div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno">  172</span><span class="comment"> * 01- CMP1 flag</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno">  173</span><span class="comment"> * 10- Input signal toggle captured</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno">  174</span><span class="comment"> * 11- RLD flag, counter reload;</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span><span class="comment"> */</span></div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a34320b62a3a374e5d6ccc4481cac672f">  176</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_DMASEL_MASK (0xC0U)</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#ae4975004db570fbdb3762b4b25941f3f">  177</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_DMASEL_SHIFT (6U)</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a1fe72b579213ab93524dfc3c45d66005">  178</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_DMASEL_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_CHANNEL_CR_DMASEL_SHIFT) &amp; GPTMR_CHANNEL_CR_DMASEL_MASK)</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a5e9f90d0f507fce511154ef36d156dd8">  179</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_DMASEL_GET(x) (((uint32_t)(x) &amp; GPTMR_CHANNEL_CR_DMASEL_MASK) &gt;&gt; GPTMR_CHANNEL_CR_DMASEL_SHIFT)</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno">  181</span><span class="comment">/*</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno">  182</span><span class="comment"> * DMAEN (RW)</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span><span class="comment"> *</span></div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment"> * 1- enable dma</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment"> */</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a94e6278214f2406bb302d0d35cb341b2">  186</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_DMAEN_MASK (0x20U)</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a04203e4c633cf678d0b62086b953ba11">  187</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_DMAEN_SHIFT (5U)</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a483ee52d068c1e109c81165084b11ab5">  188</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_DMAEN_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_CHANNEL_CR_DMAEN_SHIFT) &amp; GPTMR_CHANNEL_CR_DMAEN_MASK)</span></div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a819f4d830b223cf40df52c89c6254dde">  189</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_DMAEN_GET(x) (((uint32_t)(x) &amp; GPTMR_CHANNEL_CR_DMAEN_MASK) &gt;&gt; GPTMR_CHANNEL_CR_DMAEN_SHIFT)</span></div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span> </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno">  191</span><span class="comment">/*</span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno">  192</span><span class="comment"> * SWSYNCIEN (RW)</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno">  193</span><span class="comment"> *</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno">  194</span><span class="comment"> * 1- enable software sync. When this bit is set, counter will reset to RLD when swsynct bit is set</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span><span class="comment"> */</span></div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a864d4192935794db85697b9b2b97ee11">  196</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_SWSYNCIEN_MASK (0x10U)</span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a166259474e7fd9a77b21a2573e5b9c22">  197</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_SWSYNCIEN_SHIFT (4U)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a4d1d6d205b28219705de1cd1d8be5495">  198</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_SWSYNCIEN_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_CHANNEL_CR_SWSYNCIEN_SHIFT) &amp; GPTMR_CHANNEL_CR_SWSYNCIEN_MASK)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#af82264d64e0aa014a5a4fc3e290f93ee">  199</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_SWSYNCIEN_GET(x) (((uint32_t)(x) &amp; GPTMR_CHANNEL_CR_SWSYNCIEN_MASK) &gt;&gt; GPTMR_CHANNEL_CR_SWSYNCIEN_SHIFT)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno">  200</span> </div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno">  201</span><span class="comment">/*</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span><span class="comment"> * DBGPAUSE (RW)</span></div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment"> *</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment"> * 1- counter will pause if chip is in debug mode</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno">  205</span><span class="comment"> */</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a751cb2d55187e06f6dda5f8c654c4b38">  206</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_DBGPAUSE_MASK (0x8U)</span></div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#ae16ba1ac22dd047619a18b9c9eb0e68c">  207</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_DBGPAUSE_SHIFT (3U)</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#ab60d024f9cf3bca0b9f9e8f6e583d4fa">  208</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_DBGPAUSE_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_CHANNEL_CR_DBGPAUSE_SHIFT) &amp; GPTMR_CHANNEL_CR_DBGPAUSE_MASK)</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a2f4f5b3da4762dea1d4ed6d510ec7165">  209</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_DBGPAUSE_GET(x) (((uint32_t)(x) &amp; GPTMR_CHANNEL_CR_DBGPAUSE_MASK) &gt;&gt; GPTMR_CHANNEL_CR_DBGPAUSE_SHIFT)</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno">  210</span> </div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno">  211</span><span class="comment">/*</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span><span class="comment"> * CAPMODE (RW)</span></div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment"> *</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment"> * This bitfield define the input capture mode</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment"> * 100:  width measure mode, timer will calculate the input signal period and duty cycle</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno">  216</span><span class="comment"> * 011:  capture at both rising edge and falling edge</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span><span class="comment"> * 010:  capture at falling edge</span></div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment"> * 001:  capture at rising edge</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment"> * 000:  No capture</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno">  220</span><span class="comment"> */</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#aa147bcd7c74375c9b40d7bcabfe8d5f3">  221</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_CAPMODE_MASK (0x7U)</span></div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a6cebdd18acf89f98edac690342ef405a">  222</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_CAPMODE_SHIFT (0U)</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a859e6e9829c6b73d989af266803209e7">  223</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_CAPMODE_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_CHANNEL_CR_CAPMODE_SHIFT) &amp; GPTMR_CHANNEL_CR_CAPMODE_MASK)</span></div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a630511e001788d9006498b32a36c9525">  224</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CR_CAPMODE_GET(x) (((uint32_t)(x) &amp; GPTMR_CHANNEL_CR_CAPMODE_MASK) &gt;&gt; GPTMR_CHANNEL_CR_CAPMODE_SHIFT)</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span> </div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment">/* Bitfield definition for register of struct array CHANNEL: CMP0 */</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment">/*</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment"> * CMP (RW)</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno">  229</span><span class="comment"> *</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno">  230</span><span class="comment"> * compare value 0</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno">  231</span><span class="comment"> */</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a4a4a4934db91090901f276665c4d331b">  232</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CMP_CMP_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a806076321926d058d2c627e9b088eee4">  233</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CMP_CMP_SHIFT (0U)</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a4ae45bba40f21f41de46f3d1ac0e1a13">  234</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CMP_CMP_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_CHANNEL_CMP_CMP_SHIFT) &amp; GPTMR_CHANNEL_CMP_CMP_MASK)</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a7477872c0129cfb974de55d56ef4d46e">  235</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CMP_CMP_GET(x) (((uint32_t)(x) &amp; GPTMR_CHANNEL_CMP_CMP_MASK) &gt;&gt; GPTMR_CHANNEL_CMP_CMP_SHIFT)</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno">  236</span> </div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span><span class="comment">/* Bitfield definition for register of struct array CHANNEL: RLD */</span></div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">/*</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno">  239</span><span class="comment"> * RLD (RW)</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno">  240</span><span class="comment"> *</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno">  241</span><span class="comment"> * reload value</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span><span class="comment"> */</span></div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#acec9fd1054414439df848b28bcf6348e">  243</a></span><span class="preprocessor">#define GPTMR_CHANNEL_RLD_RLD_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#ad7c3cbb69421239ae6684e63cb26b7c9">  244</a></span><span class="preprocessor">#define GPTMR_CHANNEL_RLD_RLD_SHIFT (0U)</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a0679fcf16ce11fc53c241fbf33ee6f97">  245</a></span><span class="preprocessor">#define GPTMR_CHANNEL_RLD_RLD_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_CHANNEL_RLD_RLD_SHIFT) &amp; GPTMR_CHANNEL_RLD_RLD_MASK)</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#ad4b3741354f05050edb9ad231dc84d4d">  246</a></span><span class="preprocessor">#define GPTMR_CHANNEL_RLD_RLD_GET(x) (((uint32_t)(x) &amp; GPTMR_CHANNEL_RLD_RLD_MASK) &gt;&gt; GPTMR_CHANNEL_RLD_RLD_SHIFT)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span> </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment">/* Bitfield definition for register of struct array CHANNEL: CNTUPTVAL */</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment">/*</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment"> * CNTUPTVAL (RW)</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno">  251</span><span class="comment"> *</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span><span class="comment"> * counter will be set to this value when software write cntupt bit in CR</span></div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment"> */</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a4996a8bbe1aa27916e1eadaa43e483ba">  254</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CNTUPTVAL_CNTUPTVAL_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#afd1e9c0268381714782e1535a6d0a595">  255</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CNTUPTVAL_CNTUPTVAL_SHIFT (0U)</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a2ce82e94f65a5014503257c256c1c9b4">  256</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CNTUPTVAL_CNTUPTVAL_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_CHANNEL_CNTUPTVAL_CNTUPTVAL_SHIFT) &amp; GPTMR_CHANNEL_CNTUPTVAL_CNTUPTVAL_MASK)</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#af1bc4d87f3873ff81a800c509295f2ab">  257</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CNTUPTVAL_CNTUPTVAL_GET(x) (((uint32_t)(x) &amp; GPTMR_CHANNEL_CNTUPTVAL_CNTUPTVAL_MASK) &gt;&gt; GPTMR_CHANNEL_CNTUPTVAL_CNTUPTVAL_SHIFT)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno">  258</span> </div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span><span class="comment">/* Bitfield definition for register of struct array CHANNEL: CAPPOS */</span></div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment">/*</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment"> * CAPPOS (RO)</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment"> *</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment"> * This register contains the counter value captured at input signal rising edge</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment"> */</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a7859f17d85c278c0e9c1a5aeb48dc6bd">  265</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CAPPOS_CAPPOS_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a3a5ab479971d1574d6076c8a82baacda">  266</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CAPPOS_CAPPOS_SHIFT (0U)</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#ad905e2a92faf7ec75bdb3df33c4a2526">  267</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CAPPOS_CAPPOS_GET(x) (((uint32_t)(x) &amp; GPTMR_CHANNEL_CAPPOS_CAPPOS_MASK) &gt;&gt; GPTMR_CHANNEL_CAPPOS_CAPPOS_SHIFT)</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span> </div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment">/* Bitfield definition for register of struct array CHANNEL: CAPNEG */</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment">/*</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment"> * CAPNEG (RO)</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment"> *</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment"> * This register contains the counter value captured at input signal falling edge</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment"> */</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a64d2588a98eeb1544b8879d5c669cbc0">  275</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CAPNEG_CAPNEG_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a07cc77988158e8f0d0f08f29810e2466">  276</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CAPNEG_CAPNEG_SHIFT (0U)</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a2b0e28c08072d8625d25c8162e2fa811">  277</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CAPNEG_CAPNEG_GET(x) (((uint32_t)(x) &amp; GPTMR_CHANNEL_CAPNEG_CAPNEG_MASK) &gt;&gt; GPTMR_CHANNEL_CAPNEG_CAPNEG_SHIFT)</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span> </div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment">/* Bitfield definition for register of struct array CHANNEL: CAPPRD */</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span><span class="comment">/*</span></div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment"> * CAPPRD (RO)</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span><span class="comment"> *</span></div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="comment"> * This register contains the input signal period when channel is configured to input capture measure mode.</span></div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span><span class="comment"> */</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#acd4260770945ffcce5df921f34d54835">  285</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CAPPRD_CAPPRD_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a398e941b495e0df199e420f1ebfc9e65">  286</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CAPPRD_CAPPRD_SHIFT (0U)</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a01437430f904e6bebd7d5cf8267bb763">  287</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CAPPRD_CAPPRD_GET(x) (((uint32_t)(x) &amp; GPTMR_CHANNEL_CAPPRD_CAPPRD_MASK) &gt;&gt; GPTMR_CHANNEL_CAPPRD_CAPPRD_SHIFT)</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span> </div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">/* Bitfield definition for register of struct array CHANNEL: CAPDTY */</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment">/*</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span><span class="comment"> * MEAS_HIGH (RO)</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span><span class="comment"> *</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment"> * This register contains the input signal duty cycle when channel is configured to input capture measure mode.</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span><span class="comment"> */</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#af184b87532e4bc65e7212ad648acba13">  295</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CAPDTY_MEAS_HIGH_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a6ad0a02daa91eb97959e926c9b3cd90b">  296</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CAPDTY_MEAS_HIGH_SHIFT (0U)</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a1282c42d2387179c9f1b3ac801ce7302">  297</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CAPDTY_MEAS_HIGH_GET(x) (((uint32_t)(x) &amp; GPTMR_CHANNEL_CAPDTY_MEAS_HIGH_MASK) &gt;&gt; GPTMR_CHANNEL_CAPDTY_MEAS_HIGH_SHIFT)</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span> </div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span><span class="comment">/* Bitfield definition for register of struct array CHANNEL: CNT */</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">/*</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment"> * COUNTER (RO)</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span><span class="comment"> *</span></div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span><span class="comment"> * 32 bit counter value</span></div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment"> */</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a87a61a950b5db5a70b409eed1e192810">  305</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CNT_COUNTER_MASK (0xFFFFFFFFUL)</span></div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a3fc3144b33517fa3a833d3369696b3b6">  306</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CNT_COUNTER_SHIFT (0U)</span></div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a2bdb9cf7290e771f3460dd536e527dec">  307</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CNT_COUNTER_GET(x) (((uint32_t)(x) &amp; GPTMR_CHANNEL_CNT_COUNTER_MASK) &gt;&gt; GPTMR_CHANNEL_CNT_COUNTER_SHIFT)</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span> </div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span><span class="comment">/* Bitfield definition for register: SR */</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">/*</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment"> * CH3CMP1F (W1C)</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment"> *</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span><span class="comment"> * channel 3 compare value 1 match flag</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span><span class="comment"> */</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a45db91323d3232d80af85ef3f5d96008">  315</a></span><span class="preprocessor">#define GPTMR_SR_CH3CMP1F_MASK (0x8000U)</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a2e0f4eca4a5c8113530154ea6ad12763">  316</a></span><span class="preprocessor">#define GPTMR_SR_CH3CMP1F_SHIFT (15U)</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a5f3531c2dd11a4ff94e100e90310d6fa">  317</a></span><span class="preprocessor">#define GPTMR_SR_CH3CMP1F_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_SR_CH3CMP1F_SHIFT) &amp; GPTMR_SR_CH3CMP1F_MASK)</span></div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a8b2b0274a274a1517880c1dd7d5cadff">  318</a></span><span class="preprocessor">#define GPTMR_SR_CH3CMP1F_GET(x) (((uint32_t)(x) &amp; GPTMR_SR_CH3CMP1F_MASK) &gt;&gt; GPTMR_SR_CH3CMP1F_SHIFT)</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span> </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="comment">/*</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span><span class="comment"> * CH3CMP0F (W1C)</span></div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span><span class="comment"> *</span></div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span><span class="comment"> * channel 3 compare value 1 match flag</span></div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno">  324</span><span class="comment"> */</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a343618b3f832e5fda9ed7370761a9ad8">  325</a></span><span class="preprocessor">#define GPTMR_SR_CH3CMP0F_MASK (0x4000U)</span></div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a4d4e1028acac5a68b7c0e3045895b9cd">  326</a></span><span class="preprocessor">#define GPTMR_SR_CH3CMP0F_SHIFT (14U)</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a6fe9ab9f23ba3448e88fe330ab1ee2b0">  327</a></span><span class="preprocessor">#define GPTMR_SR_CH3CMP0F_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_SR_CH3CMP0F_SHIFT) &amp; GPTMR_SR_CH3CMP0F_MASK)</span></div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#ad2b84bbf5a1f88b6cd6a5be0dab97ecc">  328</a></span><span class="preprocessor">#define GPTMR_SR_CH3CMP0F_GET(x) (((uint32_t)(x) &amp; GPTMR_SR_CH3CMP0F_MASK) &gt;&gt; GPTMR_SR_CH3CMP0F_SHIFT)</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span> </div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="comment">/*</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="comment"> * CH3CAPF (W1C)</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span><span class="comment"> *</span></div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno">  333</span><span class="comment"> * channel 3 capture flag, the flag will be set at the valid capture edge per CAPMODE setting. If the capture channel is set to measure mode, the flag will be set at rising edge.</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span><span class="comment"> */</span></div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#aabb097e253a6f4fb82065ee008543c4d">  335</a></span><span class="preprocessor">#define GPTMR_SR_CH3CAPF_MASK (0x2000U)</span></div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a8010762010fbc5570ae3f575c360b662">  336</a></span><span class="preprocessor">#define GPTMR_SR_CH3CAPF_SHIFT (13U)</span></div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a30425ee259dbb303b59d64c467f24f78">  337</a></span><span class="preprocessor">#define GPTMR_SR_CH3CAPF_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_SR_CH3CAPF_SHIFT) &amp; GPTMR_SR_CH3CAPF_MASK)</span></div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#ac9908ea188d4368376f2e0aa2100e4aa">  338</a></span><span class="preprocessor">#define GPTMR_SR_CH3CAPF_GET(x) (((uint32_t)(x) &amp; GPTMR_SR_CH3CAPF_MASK) &gt;&gt; GPTMR_SR_CH3CAPF_SHIFT)</span></div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span> </div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span><span class="comment">/*</span></div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment"> * CH3RLDF (W1C)</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span><span class="comment"> *</span></div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="comment"> * channel 3 counter reload flag</span></div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="comment"> */</span></div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#ad7f47e3de652584c1164e1126f0c9da0">  345</a></span><span class="preprocessor">#define GPTMR_SR_CH3RLDF_MASK (0x1000U)</span></div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#aa2e349c29390975506a2de4ec81de6d0">  346</a></span><span class="preprocessor">#define GPTMR_SR_CH3RLDF_SHIFT (12U)</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#afccd836a70e227fdd4f74d3ac78ee8e6">  347</a></span><span class="preprocessor">#define GPTMR_SR_CH3RLDF_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_SR_CH3RLDF_SHIFT) &amp; GPTMR_SR_CH3RLDF_MASK)</span></div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a5e1adfea76e3a3511eb26137c0a44f68">  348</a></span><span class="preprocessor">#define GPTMR_SR_CH3RLDF_GET(x) (((uint32_t)(x) &amp; GPTMR_SR_CH3RLDF_MASK) &gt;&gt; GPTMR_SR_CH3RLDF_SHIFT)</span></div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span> </div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span><span class="comment">/*</span></div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span><span class="comment"> * CH2CMP1F (W1C)</span></div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span><span class="comment"> *</span></div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span><span class="comment"> * channel 2 compare value 1 match flag</span></div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span><span class="comment"> */</span></div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a21e82440369595473fcd4641fd816c27">  355</a></span><span class="preprocessor">#define GPTMR_SR_CH2CMP1F_MASK (0x800U)</span></div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#ade1beedcbde0cfb03c3bc57a398fc7a8">  356</a></span><span class="preprocessor">#define GPTMR_SR_CH2CMP1F_SHIFT (11U)</span></div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a564f72b36d0119835b1a9b47369eda7d">  357</a></span><span class="preprocessor">#define GPTMR_SR_CH2CMP1F_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_SR_CH2CMP1F_SHIFT) &amp; GPTMR_SR_CH2CMP1F_MASK)</span></div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a4dbef2432f45352e33a41ea17ec44c83">  358</a></span><span class="preprocessor">#define GPTMR_SR_CH2CMP1F_GET(x) (((uint32_t)(x) &amp; GPTMR_SR_CH2CMP1F_MASK) &gt;&gt; GPTMR_SR_CH2CMP1F_SHIFT)</span></div>
<div class="line"><a id="l00359" name="l00359"></a><span class="lineno">  359</span> </div>
<div class="line"><a id="l00360" name="l00360"></a><span class="lineno">  360</span><span class="comment">/*</span></div>
<div class="line"><a id="l00361" name="l00361"></a><span class="lineno">  361</span><span class="comment"> * CH2CMP0F (W1C)</span></div>
<div class="line"><a id="l00362" name="l00362"></a><span class="lineno">  362</span><span class="comment"> *</span></div>
<div class="line"><a id="l00363" name="l00363"></a><span class="lineno">  363</span><span class="comment"> * channel 2 compare value 1 match flag</span></div>
<div class="line"><a id="l00364" name="l00364"></a><span class="lineno">  364</span><span class="comment"> */</span></div>
<div class="line"><a id="l00365" name="l00365"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a05f9476e33fc3221b855622b45ca69e3">  365</a></span><span class="preprocessor">#define GPTMR_SR_CH2CMP0F_MASK (0x400U)</span></div>
<div class="line"><a id="l00366" name="l00366"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#ae866f0f888af90cf930f62d7147b57f4">  366</a></span><span class="preprocessor">#define GPTMR_SR_CH2CMP0F_SHIFT (10U)</span></div>
<div class="line"><a id="l00367" name="l00367"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a0012cf8737b0900feb71b50ed1c468db">  367</a></span><span class="preprocessor">#define GPTMR_SR_CH2CMP0F_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_SR_CH2CMP0F_SHIFT) &amp; GPTMR_SR_CH2CMP0F_MASK)</span></div>
<div class="line"><a id="l00368" name="l00368"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a9d752fd1d6c8e8cfb5bde034ccfc8d71">  368</a></span><span class="preprocessor">#define GPTMR_SR_CH2CMP0F_GET(x) (((uint32_t)(x) &amp; GPTMR_SR_CH2CMP0F_MASK) &gt;&gt; GPTMR_SR_CH2CMP0F_SHIFT)</span></div>
<div class="line"><a id="l00369" name="l00369"></a><span class="lineno">  369</span> </div>
<div class="line"><a id="l00370" name="l00370"></a><span class="lineno">  370</span><span class="comment">/*</span></div>
<div class="line"><a id="l00371" name="l00371"></a><span class="lineno">  371</span><span class="comment"> * CH2CAPF (W1C)</span></div>
<div class="line"><a id="l00372" name="l00372"></a><span class="lineno">  372</span><span class="comment"> *</span></div>
<div class="line"><a id="l00373" name="l00373"></a><span class="lineno">  373</span><span class="comment"> * channel 2 capture flag, the flag will be set at the valid capture edge per CAPMODE setting. If the capture channel is set to measure mode, the flag will be set at rising edge.</span></div>
<div class="line"><a id="l00374" name="l00374"></a><span class="lineno">  374</span><span class="comment"> */</span></div>
<div class="line"><a id="l00375" name="l00375"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a63e385a308540c877d48e731ddbfd650">  375</a></span><span class="preprocessor">#define GPTMR_SR_CH2CAPF_MASK (0x200U)</span></div>
<div class="line"><a id="l00376" name="l00376"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a7b14fff1f09b24778b79d3346fa9f499">  376</a></span><span class="preprocessor">#define GPTMR_SR_CH2CAPF_SHIFT (9U)</span></div>
<div class="line"><a id="l00377" name="l00377"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a74b0b0424d6b831018fd7aedc473f260">  377</a></span><span class="preprocessor">#define GPTMR_SR_CH2CAPF_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_SR_CH2CAPF_SHIFT) &amp; GPTMR_SR_CH2CAPF_MASK)</span></div>
<div class="line"><a id="l00378" name="l00378"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a3d8c7db4d908124e12c6ff4133654e02">  378</a></span><span class="preprocessor">#define GPTMR_SR_CH2CAPF_GET(x) (((uint32_t)(x) &amp; GPTMR_SR_CH2CAPF_MASK) &gt;&gt; GPTMR_SR_CH2CAPF_SHIFT)</span></div>
<div class="line"><a id="l00379" name="l00379"></a><span class="lineno">  379</span> </div>
<div class="line"><a id="l00380" name="l00380"></a><span class="lineno">  380</span><span class="comment">/*</span></div>
<div class="line"><a id="l00381" name="l00381"></a><span class="lineno">  381</span><span class="comment"> * CH2RLDF (W1C)</span></div>
<div class="line"><a id="l00382" name="l00382"></a><span class="lineno">  382</span><span class="comment"> *</span></div>
<div class="line"><a id="l00383" name="l00383"></a><span class="lineno">  383</span><span class="comment"> * channel 2 counter reload flag</span></div>
<div class="line"><a id="l00384" name="l00384"></a><span class="lineno">  384</span><span class="comment"> */</span></div>
<div class="line"><a id="l00385" name="l00385"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a35cef13f7880d6ba7081caa4585ef4ac">  385</a></span><span class="preprocessor">#define GPTMR_SR_CH2RLDF_MASK (0x100U)</span></div>
<div class="line"><a id="l00386" name="l00386"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#aedde80a687821302c3b1eb60cc6fcb02">  386</a></span><span class="preprocessor">#define GPTMR_SR_CH2RLDF_SHIFT (8U)</span></div>
<div class="line"><a id="l00387" name="l00387"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a9338934dcf3deea237d7fb0870c09c6e">  387</a></span><span class="preprocessor">#define GPTMR_SR_CH2RLDF_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_SR_CH2RLDF_SHIFT) &amp; GPTMR_SR_CH2RLDF_MASK)</span></div>
<div class="line"><a id="l00388" name="l00388"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a670a8055de27f9645f0522015ba7b7c5">  388</a></span><span class="preprocessor">#define GPTMR_SR_CH2RLDF_GET(x) (((uint32_t)(x) &amp; GPTMR_SR_CH2RLDF_MASK) &gt;&gt; GPTMR_SR_CH2RLDF_SHIFT)</span></div>
<div class="line"><a id="l00389" name="l00389"></a><span class="lineno">  389</span> </div>
<div class="line"><a id="l00390" name="l00390"></a><span class="lineno">  390</span><span class="comment">/*</span></div>
<div class="line"><a id="l00391" name="l00391"></a><span class="lineno">  391</span><span class="comment"> * CH1CMP1F (W1C)</span></div>
<div class="line"><a id="l00392" name="l00392"></a><span class="lineno">  392</span><span class="comment"> *</span></div>
<div class="line"><a id="l00393" name="l00393"></a><span class="lineno">  393</span><span class="comment"> * channel 1 compare value 1 match flag</span></div>
<div class="line"><a id="l00394" name="l00394"></a><span class="lineno">  394</span><span class="comment"> */</span></div>
<div class="line"><a id="l00395" name="l00395"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a11d1ead3b32b5059bbac2aa0e683950e">  395</a></span><span class="preprocessor">#define GPTMR_SR_CH1CMP1F_MASK (0x80U)</span></div>
<div class="line"><a id="l00396" name="l00396"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a67984e23d6300ccc017a88ed64adce81">  396</a></span><span class="preprocessor">#define GPTMR_SR_CH1CMP1F_SHIFT (7U)</span></div>
<div class="line"><a id="l00397" name="l00397"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a43346dcd64e0e68b985ab9cd67a727cf">  397</a></span><span class="preprocessor">#define GPTMR_SR_CH1CMP1F_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_SR_CH1CMP1F_SHIFT) &amp; GPTMR_SR_CH1CMP1F_MASK)</span></div>
<div class="line"><a id="l00398" name="l00398"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a8bba4d1cda4fd87b18d3ae11ea83b4ce">  398</a></span><span class="preprocessor">#define GPTMR_SR_CH1CMP1F_GET(x) (((uint32_t)(x) &amp; GPTMR_SR_CH1CMP1F_MASK) &gt;&gt; GPTMR_SR_CH1CMP1F_SHIFT)</span></div>
<div class="line"><a id="l00399" name="l00399"></a><span class="lineno">  399</span> </div>
<div class="line"><a id="l00400" name="l00400"></a><span class="lineno">  400</span><span class="comment">/*</span></div>
<div class="line"><a id="l00401" name="l00401"></a><span class="lineno">  401</span><span class="comment"> * CH1CMP0F (W1C)</span></div>
<div class="line"><a id="l00402" name="l00402"></a><span class="lineno">  402</span><span class="comment"> *</span></div>
<div class="line"><a id="l00403" name="l00403"></a><span class="lineno">  403</span><span class="comment"> * channel 1 compare value 1 match flag</span></div>
<div class="line"><a id="l00404" name="l00404"></a><span class="lineno">  404</span><span class="comment"> */</span></div>
<div class="line"><a id="l00405" name="l00405"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#af0d46749e9a690b940e668936a50071c">  405</a></span><span class="preprocessor">#define GPTMR_SR_CH1CMP0F_MASK (0x40U)</span></div>
<div class="line"><a id="l00406" name="l00406"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#ac66d8ce036751fd86234b22213e3b092">  406</a></span><span class="preprocessor">#define GPTMR_SR_CH1CMP0F_SHIFT (6U)</span></div>
<div class="line"><a id="l00407" name="l00407"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a5c0e728d865364a31a3ecf2239d682c8">  407</a></span><span class="preprocessor">#define GPTMR_SR_CH1CMP0F_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_SR_CH1CMP0F_SHIFT) &amp; GPTMR_SR_CH1CMP0F_MASK)</span></div>
<div class="line"><a id="l00408" name="l00408"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a5b633ef8f978badc07ccb4dc0235f77b">  408</a></span><span class="preprocessor">#define GPTMR_SR_CH1CMP0F_GET(x) (((uint32_t)(x) &amp; GPTMR_SR_CH1CMP0F_MASK) &gt;&gt; GPTMR_SR_CH1CMP0F_SHIFT)</span></div>
<div class="line"><a id="l00409" name="l00409"></a><span class="lineno">  409</span> </div>
<div class="line"><a id="l00410" name="l00410"></a><span class="lineno">  410</span><span class="comment">/*</span></div>
<div class="line"><a id="l00411" name="l00411"></a><span class="lineno">  411</span><span class="comment"> * CH1CAPF (W1C)</span></div>
<div class="line"><a id="l00412" name="l00412"></a><span class="lineno">  412</span><span class="comment"> *</span></div>
<div class="line"><a id="l00413" name="l00413"></a><span class="lineno">  413</span><span class="comment"> * channel 1 capture flag, the flag will be set at the valid capture edge per CAPMODE setting. If the capture channel is set to measure mode, the flag will be set at rising edge.</span></div>
<div class="line"><a id="l00414" name="l00414"></a><span class="lineno">  414</span><span class="comment"> */</span></div>
<div class="line"><a id="l00415" name="l00415"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#ab44aff6fc0caf6214a105d5e80bb7b6b">  415</a></span><span class="preprocessor">#define GPTMR_SR_CH1CAPF_MASK (0x20U)</span></div>
<div class="line"><a id="l00416" name="l00416"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#aa3f65a00398dee21d13709c2223bacda">  416</a></span><span class="preprocessor">#define GPTMR_SR_CH1CAPF_SHIFT (5U)</span></div>
<div class="line"><a id="l00417" name="l00417"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a6c911772baecb3526b548b878aa80600">  417</a></span><span class="preprocessor">#define GPTMR_SR_CH1CAPF_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_SR_CH1CAPF_SHIFT) &amp; GPTMR_SR_CH1CAPF_MASK)</span></div>
<div class="line"><a id="l00418" name="l00418"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a90ebc4a5888718192cb4f05ca90c89d2">  418</a></span><span class="preprocessor">#define GPTMR_SR_CH1CAPF_GET(x) (((uint32_t)(x) &amp; GPTMR_SR_CH1CAPF_MASK) &gt;&gt; GPTMR_SR_CH1CAPF_SHIFT)</span></div>
<div class="line"><a id="l00419" name="l00419"></a><span class="lineno">  419</span> </div>
<div class="line"><a id="l00420" name="l00420"></a><span class="lineno">  420</span><span class="comment">/*</span></div>
<div class="line"><a id="l00421" name="l00421"></a><span class="lineno">  421</span><span class="comment"> * CH1RLDF (W1C)</span></div>
<div class="line"><a id="l00422" name="l00422"></a><span class="lineno">  422</span><span class="comment"> *</span></div>
<div class="line"><a id="l00423" name="l00423"></a><span class="lineno">  423</span><span class="comment"> * channel 1 counter reload flag</span></div>
<div class="line"><a id="l00424" name="l00424"></a><span class="lineno">  424</span><span class="comment"> */</span></div>
<div class="line"><a id="l00425" name="l00425"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a507411938655e6dee4fe083887c20e49">  425</a></span><span class="preprocessor">#define GPTMR_SR_CH1RLDF_MASK (0x10U)</span></div>
<div class="line"><a id="l00426" name="l00426"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a2becb0ae3343498523e66b5b39f21297">  426</a></span><span class="preprocessor">#define GPTMR_SR_CH1RLDF_SHIFT (4U)</span></div>
<div class="line"><a id="l00427" name="l00427"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a61a2ef349ca489932120d3ebb149f0b7">  427</a></span><span class="preprocessor">#define GPTMR_SR_CH1RLDF_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_SR_CH1RLDF_SHIFT) &amp; GPTMR_SR_CH1RLDF_MASK)</span></div>
<div class="line"><a id="l00428" name="l00428"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a80cc61b6c553d33af6945e21abe0f104">  428</a></span><span class="preprocessor">#define GPTMR_SR_CH1RLDF_GET(x) (((uint32_t)(x) &amp; GPTMR_SR_CH1RLDF_MASK) &gt;&gt; GPTMR_SR_CH1RLDF_SHIFT)</span></div>
<div class="line"><a id="l00429" name="l00429"></a><span class="lineno">  429</span> </div>
<div class="line"><a id="l00430" name="l00430"></a><span class="lineno">  430</span><span class="comment">/*</span></div>
<div class="line"><a id="l00431" name="l00431"></a><span class="lineno">  431</span><span class="comment"> * CH0CMP1F (W1C)</span></div>
<div class="line"><a id="l00432" name="l00432"></a><span class="lineno">  432</span><span class="comment"> *</span></div>
<div class="line"><a id="l00433" name="l00433"></a><span class="lineno">  433</span><span class="comment"> * channel 1 compare value 1 match flag</span></div>
<div class="line"><a id="l00434" name="l00434"></a><span class="lineno">  434</span><span class="comment"> */</span></div>
<div class="line"><a id="l00435" name="l00435"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a09eb21a8269903d4edad76121b8b5022">  435</a></span><span class="preprocessor">#define GPTMR_SR_CH0CMP1F_MASK (0x8U)</span></div>
<div class="line"><a id="l00436" name="l00436"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a7971adad3e6022f91e0df43429bbd32d">  436</a></span><span class="preprocessor">#define GPTMR_SR_CH0CMP1F_SHIFT (3U)</span></div>
<div class="line"><a id="l00437" name="l00437"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a9015bfaf93c14791965e6db9ff38d778">  437</a></span><span class="preprocessor">#define GPTMR_SR_CH0CMP1F_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_SR_CH0CMP1F_SHIFT) &amp; GPTMR_SR_CH0CMP1F_MASK)</span></div>
<div class="line"><a id="l00438" name="l00438"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a0b21d4d16f621a2277171c9378b1a514">  438</a></span><span class="preprocessor">#define GPTMR_SR_CH0CMP1F_GET(x) (((uint32_t)(x) &amp; GPTMR_SR_CH0CMP1F_MASK) &gt;&gt; GPTMR_SR_CH0CMP1F_SHIFT)</span></div>
<div class="line"><a id="l00439" name="l00439"></a><span class="lineno">  439</span> </div>
<div class="line"><a id="l00440" name="l00440"></a><span class="lineno">  440</span><span class="comment">/*</span></div>
<div class="line"><a id="l00441" name="l00441"></a><span class="lineno">  441</span><span class="comment"> * CH0CMP0F (W1C)</span></div>
<div class="line"><a id="l00442" name="l00442"></a><span class="lineno">  442</span><span class="comment"> *</span></div>
<div class="line"><a id="l00443" name="l00443"></a><span class="lineno">  443</span><span class="comment"> * channel 1 compare value 1 match flag</span></div>
<div class="line"><a id="l00444" name="l00444"></a><span class="lineno">  444</span><span class="comment"> */</span></div>
<div class="line"><a id="l00445" name="l00445"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#aef10fbd721a8db42990fbb323941543e">  445</a></span><span class="preprocessor">#define GPTMR_SR_CH0CMP0F_MASK (0x4U)</span></div>
<div class="line"><a id="l00446" name="l00446"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a6d680e2ea2991c0ce861c65f220dd200">  446</a></span><span class="preprocessor">#define GPTMR_SR_CH0CMP0F_SHIFT (2U)</span></div>
<div class="line"><a id="l00447" name="l00447"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#acafd9f42487beac50aaa40b1b4004043">  447</a></span><span class="preprocessor">#define GPTMR_SR_CH0CMP0F_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_SR_CH0CMP0F_SHIFT) &amp; GPTMR_SR_CH0CMP0F_MASK)</span></div>
<div class="line"><a id="l00448" name="l00448"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a0f644edb6042ce5428ad45622f8638c1">  448</a></span><span class="preprocessor">#define GPTMR_SR_CH0CMP0F_GET(x) (((uint32_t)(x) &amp; GPTMR_SR_CH0CMP0F_MASK) &gt;&gt; GPTMR_SR_CH0CMP0F_SHIFT)</span></div>
<div class="line"><a id="l00449" name="l00449"></a><span class="lineno">  449</span> </div>
<div class="line"><a id="l00450" name="l00450"></a><span class="lineno">  450</span><span class="comment">/*</span></div>
<div class="line"><a id="l00451" name="l00451"></a><span class="lineno">  451</span><span class="comment"> * CH0CAPF (W1C)</span></div>
<div class="line"><a id="l00452" name="l00452"></a><span class="lineno">  452</span><span class="comment"> *</span></div>
<div class="line"><a id="l00453" name="l00453"></a><span class="lineno">  453</span><span class="comment"> * channel 1 capture flag, the flag will be set at the valid capture edge per CAPMODE setting. If the capture channel is set to measure mode, the flag will be set at rising edge.</span></div>
<div class="line"><a id="l00454" name="l00454"></a><span class="lineno">  454</span><span class="comment"> */</span></div>
<div class="line"><a id="l00455" name="l00455"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a3bdfeed2a49c05be278f641ca70da857">  455</a></span><span class="preprocessor">#define GPTMR_SR_CH0CAPF_MASK (0x2U)</span></div>
<div class="line"><a id="l00456" name="l00456"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a3b08bdc79b347b34fdbe09bd6db617a7">  456</a></span><span class="preprocessor">#define GPTMR_SR_CH0CAPF_SHIFT (1U)</span></div>
<div class="line"><a id="l00457" name="l00457"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a007405e983bfa801d170071f35c45ff8">  457</a></span><span class="preprocessor">#define GPTMR_SR_CH0CAPF_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_SR_CH0CAPF_SHIFT) &amp; GPTMR_SR_CH0CAPF_MASK)</span></div>
<div class="line"><a id="l00458" name="l00458"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a1df107f164e157113646aa82adfc6a74">  458</a></span><span class="preprocessor">#define GPTMR_SR_CH0CAPF_GET(x) (((uint32_t)(x) &amp; GPTMR_SR_CH0CAPF_MASK) &gt;&gt; GPTMR_SR_CH0CAPF_SHIFT)</span></div>
<div class="line"><a id="l00459" name="l00459"></a><span class="lineno">  459</span> </div>
<div class="line"><a id="l00460" name="l00460"></a><span class="lineno">  460</span><span class="comment">/*</span></div>
<div class="line"><a id="l00461" name="l00461"></a><span class="lineno">  461</span><span class="comment"> * CH0RLDF (W1C)</span></div>
<div class="line"><a id="l00462" name="l00462"></a><span class="lineno">  462</span><span class="comment"> *</span></div>
<div class="line"><a id="l00463" name="l00463"></a><span class="lineno">  463</span><span class="comment"> * channel 1 counter reload flag</span></div>
<div class="line"><a id="l00464" name="l00464"></a><span class="lineno">  464</span><span class="comment"> */</span></div>
<div class="line"><a id="l00465" name="l00465"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a6cf53674c0036d0cbf8a22707d8c1550">  465</a></span><span class="preprocessor">#define GPTMR_SR_CH0RLDF_MASK (0x1U)</span></div>
<div class="line"><a id="l00466" name="l00466"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a2f6889c09db0f3b821eb731038d46d29">  466</a></span><span class="preprocessor">#define GPTMR_SR_CH0RLDF_SHIFT (0U)</span></div>
<div class="line"><a id="l00467" name="l00467"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a568841bc6f7a372abe188afb23e23426">  467</a></span><span class="preprocessor">#define GPTMR_SR_CH0RLDF_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_SR_CH0RLDF_SHIFT) &amp; GPTMR_SR_CH0RLDF_MASK)</span></div>
<div class="line"><a id="l00468" name="l00468"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#afd8458d017c9618d3f1b1bf916cc52e9">  468</a></span><span class="preprocessor">#define GPTMR_SR_CH0RLDF_GET(x) (((uint32_t)(x) &amp; GPTMR_SR_CH0RLDF_MASK) &gt;&gt; GPTMR_SR_CH0RLDF_SHIFT)</span></div>
<div class="line"><a id="l00469" name="l00469"></a><span class="lineno">  469</span> </div>
<div class="line"><a id="l00470" name="l00470"></a><span class="lineno">  470</span><span class="comment">/* Bitfield definition for register: IRQEN */</span></div>
<div class="line"><a id="l00471" name="l00471"></a><span class="lineno">  471</span><span class="comment">/*</span></div>
<div class="line"><a id="l00472" name="l00472"></a><span class="lineno">  472</span><span class="comment"> * CH3CMP1EN (RW)</span></div>
<div class="line"><a id="l00473" name="l00473"></a><span class="lineno">  473</span><span class="comment"> *</span></div>
<div class="line"><a id="l00474" name="l00474"></a><span class="lineno">  474</span><span class="comment"> * 1- generate interrupt request when ch3cmp1f flag is set</span></div>
<div class="line"><a id="l00475" name="l00475"></a><span class="lineno">  475</span><span class="comment"> */</span></div>
<div class="line"><a id="l00476" name="l00476"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a03ed14c9fb748f91c49a4a0db6d3ea04">  476</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH3CMP1EN_MASK (0x8000U)</span></div>
<div class="line"><a id="l00477" name="l00477"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a1b8753a4e9678fdded85598af55421dd">  477</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH3CMP1EN_SHIFT (15U)</span></div>
<div class="line"><a id="l00478" name="l00478"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#ad6375cbbe4fff2eada9b76b0e85f8046">  478</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH3CMP1EN_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_IRQEN_CH3CMP1EN_SHIFT) &amp; GPTMR_IRQEN_CH3CMP1EN_MASK)</span></div>
<div class="line"><a id="l00479" name="l00479"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a00c835f48d3b83cf60a6a2ab45582cf0">  479</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH3CMP1EN_GET(x) (((uint32_t)(x) &amp; GPTMR_IRQEN_CH3CMP1EN_MASK) &gt;&gt; GPTMR_IRQEN_CH3CMP1EN_SHIFT)</span></div>
<div class="line"><a id="l00480" name="l00480"></a><span class="lineno">  480</span> </div>
<div class="line"><a id="l00481" name="l00481"></a><span class="lineno">  481</span><span class="comment">/*</span></div>
<div class="line"><a id="l00482" name="l00482"></a><span class="lineno">  482</span><span class="comment"> * CH3CMP0EN (RW)</span></div>
<div class="line"><a id="l00483" name="l00483"></a><span class="lineno">  483</span><span class="comment"> *</span></div>
<div class="line"><a id="l00484" name="l00484"></a><span class="lineno">  484</span><span class="comment"> * 1- generate interrupt request when ch3cmp0f flag is set</span></div>
<div class="line"><a id="l00485" name="l00485"></a><span class="lineno">  485</span><span class="comment"> */</span></div>
<div class="line"><a id="l00486" name="l00486"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#aeeafa94a3acac0553049a0925f407a19">  486</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH3CMP0EN_MASK (0x4000U)</span></div>
<div class="line"><a id="l00487" name="l00487"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a4a78a6620efbc6e1b8b4fea63d0461b2">  487</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH3CMP0EN_SHIFT (14U)</span></div>
<div class="line"><a id="l00488" name="l00488"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a4476c52541e2fbe651dfdaf206e40be8">  488</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH3CMP0EN_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_IRQEN_CH3CMP0EN_SHIFT) &amp; GPTMR_IRQEN_CH3CMP0EN_MASK)</span></div>
<div class="line"><a id="l00489" name="l00489"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#aed80232ebdc836734234d82076e1c037">  489</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH3CMP0EN_GET(x) (((uint32_t)(x) &amp; GPTMR_IRQEN_CH3CMP0EN_MASK) &gt;&gt; GPTMR_IRQEN_CH3CMP0EN_SHIFT)</span></div>
<div class="line"><a id="l00490" name="l00490"></a><span class="lineno">  490</span> </div>
<div class="line"><a id="l00491" name="l00491"></a><span class="lineno">  491</span><span class="comment">/*</span></div>
<div class="line"><a id="l00492" name="l00492"></a><span class="lineno">  492</span><span class="comment"> * CH3CAPEN (RW)</span></div>
<div class="line"><a id="l00493" name="l00493"></a><span class="lineno">  493</span><span class="comment"> *</span></div>
<div class="line"><a id="l00494" name="l00494"></a><span class="lineno">  494</span><span class="comment"> * 1- generate interrupt request when ch3capf flag is set</span></div>
<div class="line"><a id="l00495" name="l00495"></a><span class="lineno">  495</span><span class="comment"> */</span></div>
<div class="line"><a id="l00496" name="l00496"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#aa5bcf295b6146b7784c005290c36a811">  496</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH3CAPEN_MASK (0x2000U)</span></div>
<div class="line"><a id="l00497" name="l00497"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a5a90172a8e140eb830e0cdc8ad96c4c7">  497</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH3CAPEN_SHIFT (13U)</span></div>
<div class="line"><a id="l00498" name="l00498"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a20312db490c24ed9af2dba11e5e5dfa9">  498</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH3CAPEN_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_IRQEN_CH3CAPEN_SHIFT) &amp; GPTMR_IRQEN_CH3CAPEN_MASK)</span></div>
<div class="line"><a id="l00499" name="l00499"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#ad69d0c292c9c243a8d4ac5311a4e881b">  499</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH3CAPEN_GET(x) (((uint32_t)(x) &amp; GPTMR_IRQEN_CH3CAPEN_MASK) &gt;&gt; GPTMR_IRQEN_CH3CAPEN_SHIFT)</span></div>
<div class="line"><a id="l00500" name="l00500"></a><span class="lineno">  500</span> </div>
<div class="line"><a id="l00501" name="l00501"></a><span class="lineno">  501</span><span class="comment">/*</span></div>
<div class="line"><a id="l00502" name="l00502"></a><span class="lineno">  502</span><span class="comment"> * CH3RLDEN (RW)</span></div>
<div class="line"><a id="l00503" name="l00503"></a><span class="lineno">  503</span><span class="comment"> *</span></div>
<div class="line"><a id="l00504" name="l00504"></a><span class="lineno">  504</span><span class="comment"> * 1- generate interrupt request when ch3rldf flag is set</span></div>
<div class="line"><a id="l00505" name="l00505"></a><span class="lineno">  505</span><span class="comment"> */</span></div>
<div class="line"><a id="l00506" name="l00506"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a90de15124912ccd5d0b2316ac8b18342">  506</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH3RLDEN_MASK (0x1000U)</span></div>
<div class="line"><a id="l00507" name="l00507"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a790135c3461d4bf4fb751218b3192e5a">  507</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH3RLDEN_SHIFT (12U)</span></div>
<div class="line"><a id="l00508" name="l00508"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a0254ea92d239544f5cf47f38222f516c">  508</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH3RLDEN_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_IRQEN_CH3RLDEN_SHIFT) &amp; GPTMR_IRQEN_CH3RLDEN_MASK)</span></div>
<div class="line"><a id="l00509" name="l00509"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a56891d7bf7825efbef3b1a5b90243a6e">  509</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH3RLDEN_GET(x) (((uint32_t)(x) &amp; GPTMR_IRQEN_CH3RLDEN_MASK) &gt;&gt; GPTMR_IRQEN_CH3RLDEN_SHIFT)</span></div>
<div class="line"><a id="l00510" name="l00510"></a><span class="lineno">  510</span> </div>
<div class="line"><a id="l00511" name="l00511"></a><span class="lineno">  511</span><span class="comment">/*</span></div>
<div class="line"><a id="l00512" name="l00512"></a><span class="lineno">  512</span><span class="comment"> * CH2CMP1EN (RW)</span></div>
<div class="line"><a id="l00513" name="l00513"></a><span class="lineno">  513</span><span class="comment"> *</span></div>
<div class="line"><a id="l00514" name="l00514"></a><span class="lineno">  514</span><span class="comment"> * 1- generate interrupt request when ch2cmp1f flag is set</span></div>
<div class="line"><a id="l00515" name="l00515"></a><span class="lineno">  515</span><span class="comment"> */</span></div>
<div class="line"><a id="l00516" name="l00516"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a5a07f175689b123caf53e84f20dcd66f">  516</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH2CMP1EN_MASK (0x800U)</span></div>
<div class="line"><a id="l00517" name="l00517"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a1c30398b24a9612d894ecb38c3ce11b7">  517</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH2CMP1EN_SHIFT (11U)</span></div>
<div class="line"><a id="l00518" name="l00518"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#ab9854878363aab5987fdec295fbc6dde">  518</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH2CMP1EN_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_IRQEN_CH2CMP1EN_SHIFT) &amp; GPTMR_IRQEN_CH2CMP1EN_MASK)</span></div>
<div class="line"><a id="l00519" name="l00519"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a7049d670a4a2dc206c002adf0b177699">  519</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH2CMP1EN_GET(x) (((uint32_t)(x) &amp; GPTMR_IRQEN_CH2CMP1EN_MASK) &gt;&gt; GPTMR_IRQEN_CH2CMP1EN_SHIFT)</span></div>
<div class="line"><a id="l00520" name="l00520"></a><span class="lineno">  520</span> </div>
<div class="line"><a id="l00521" name="l00521"></a><span class="lineno">  521</span><span class="comment">/*</span></div>
<div class="line"><a id="l00522" name="l00522"></a><span class="lineno">  522</span><span class="comment"> * CH2CMP0EN (RW)</span></div>
<div class="line"><a id="l00523" name="l00523"></a><span class="lineno">  523</span><span class="comment"> *</span></div>
<div class="line"><a id="l00524" name="l00524"></a><span class="lineno">  524</span><span class="comment"> * 1- generate interrupt request when ch2cmp0f flag is set</span></div>
<div class="line"><a id="l00525" name="l00525"></a><span class="lineno">  525</span><span class="comment"> */</span></div>
<div class="line"><a id="l00526" name="l00526"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a6609e0fe6e0dc4ff845fa0e954799870">  526</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH2CMP0EN_MASK (0x400U)</span></div>
<div class="line"><a id="l00527" name="l00527"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#af3385cb77c21b827bfd8924b5cd42d58">  527</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH2CMP0EN_SHIFT (10U)</span></div>
<div class="line"><a id="l00528" name="l00528"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#afd25f296b218b9ab53d5817845c6aa09">  528</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH2CMP0EN_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_IRQEN_CH2CMP0EN_SHIFT) &amp; GPTMR_IRQEN_CH2CMP0EN_MASK)</span></div>
<div class="line"><a id="l00529" name="l00529"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a1e02278a04e2158f4827459a7444b6b8">  529</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH2CMP0EN_GET(x) (((uint32_t)(x) &amp; GPTMR_IRQEN_CH2CMP0EN_MASK) &gt;&gt; GPTMR_IRQEN_CH2CMP0EN_SHIFT)</span></div>
<div class="line"><a id="l00530" name="l00530"></a><span class="lineno">  530</span> </div>
<div class="line"><a id="l00531" name="l00531"></a><span class="lineno">  531</span><span class="comment">/*</span></div>
<div class="line"><a id="l00532" name="l00532"></a><span class="lineno">  532</span><span class="comment"> * CH2CAPEN (RW)</span></div>
<div class="line"><a id="l00533" name="l00533"></a><span class="lineno">  533</span><span class="comment"> *</span></div>
<div class="line"><a id="l00534" name="l00534"></a><span class="lineno">  534</span><span class="comment"> * 1- generate interrupt request when ch2capf flag is set</span></div>
<div class="line"><a id="l00535" name="l00535"></a><span class="lineno">  535</span><span class="comment"> */</span></div>
<div class="line"><a id="l00536" name="l00536"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a08fa56ed02d8cf5d9af7bed91db42abb">  536</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH2CAPEN_MASK (0x200U)</span></div>
<div class="line"><a id="l00537" name="l00537"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a06b2b9e4d0f6dd53c459a44020f19bb1">  537</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH2CAPEN_SHIFT (9U)</span></div>
<div class="line"><a id="l00538" name="l00538"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a9bdfe3fb371733583b65552237c7a3cf">  538</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH2CAPEN_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_IRQEN_CH2CAPEN_SHIFT) &amp; GPTMR_IRQEN_CH2CAPEN_MASK)</span></div>
<div class="line"><a id="l00539" name="l00539"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a09d8234e319762485c73de93bc10de4f">  539</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH2CAPEN_GET(x) (((uint32_t)(x) &amp; GPTMR_IRQEN_CH2CAPEN_MASK) &gt;&gt; GPTMR_IRQEN_CH2CAPEN_SHIFT)</span></div>
<div class="line"><a id="l00540" name="l00540"></a><span class="lineno">  540</span> </div>
<div class="line"><a id="l00541" name="l00541"></a><span class="lineno">  541</span><span class="comment">/*</span></div>
<div class="line"><a id="l00542" name="l00542"></a><span class="lineno">  542</span><span class="comment"> * CH2RLDEN (RW)</span></div>
<div class="line"><a id="l00543" name="l00543"></a><span class="lineno">  543</span><span class="comment"> *</span></div>
<div class="line"><a id="l00544" name="l00544"></a><span class="lineno">  544</span><span class="comment"> * 1- generate interrupt request when ch2rldf flag is set</span></div>
<div class="line"><a id="l00545" name="l00545"></a><span class="lineno">  545</span><span class="comment"> */</span></div>
<div class="line"><a id="l00546" name="l00546"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#ae73f7ab30753a4b51d62101bdf236170">  546</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH2RLDEN_MASK (0x100U)</span></div>
<div class="line"><a id="l00547" name="l00547"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a335f496003e5d6f9331b749f9316d226">  547</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH2RLDEN_SHIFT (8U)</span></div>
<div class="line"><a id="l00548" name="l00548"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a74551fdfeaf9c9bbe9aff312d31a7bf5">  548</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH2RLDEN_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_IRQEN_CH2RLDEN_SHIFT) &amp; GPTMR_IRQEN_CH2RLDEN_MASK)</span></div>
<div class="line"><a id="l00549" name="l00549"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#ac932a5349287a5d7ce6315bb49f4e760">  549</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH2RLDEN_GET(x) (((uint32_t)(x) &amp; GPTMR_IRQEN_CH2RLDEN_MASK) &gt;&gt; GPTMR_IRQEN_CH2RLDEN_SHIFT)</span></div>
<div class="line"><a id="l00550" name="l00550"></a><span class="lineno">  550</span> </div>
<div class="line"><a id="l00551" name="l00551"></a><span class="lineno">  551</span><span class="comment">/*</span></div>
<div class="line"><a id="l00552" name="l00552"></a><span class="lineno">  552</span><span class="comment"> * CH1CMP1EN (RW)</span></div>
<div class="line"><a id="l00553" name="l00553"></a><span class="lineno">  553</span><span class="comment"> *</span></div>
<div class="line"><a id="l00554" name="l00554"></a><span class="lineno">  554</span><span class="comment"> * 1- generate interrupt request when ch1cmp1f flag is set</span></div>
<div class="line"><a id="l00555" name="l00555"></a><span class="lineno">  555</span><span class="comment"> */</span></div>
<div class="line"><a id="l00556" name="l00556"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#ac27b30175b8c3011244e6f20ed9b4da4">  556</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH1CMP1EN_MASK (0x80U)</span></div>
<div class="line"><a id="l00557" name="l00557"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#adbd2f25249213f131ff1f385a3197464">  557</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH1CMP1EN_SHIFT (7U)</span></div>
<div class="line"><a id="l00558" name="l00558"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a2ca44d922c95545ff64cd10356154486">  558</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH1CMP1EN_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_IRQEN_CH1CMP1EN_SHIFT) &amp; GPTMR_IRQEN_CH1CMP1EN_MASK)</span></div>
<div class="line"><a id="l00559" name="l00559"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a4c4b0b9ed965970be2179c09ba4c7ab6">  559</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH1CMP1EN_GET(x) (((uint32_t)(x) &amp; GPTMR_IRQEN_CH1CMP1EN_MASK) &gt;&gt; GPTMR_IRQEN_CH1CMP1EN_SHIFT)</span></div>
<div class="line"><a id="l00560" name="l00560"></a><span class="lineno">  560</span> </div>
<div class="line"><a id="l00561" name="l00561"></a><span class="lineno">  561</span><span class="comment">/*</span></div>
<div class="line"><a id="l00562" name="l00562"></a><span class="lineno">  562</span><span class="comment"> * CH1CMP0EN (RW)</span></div>
<div class="line"><a id="l00563" name="l00563"></a><span class="lineno">  563</span><span class="comment"> *</span></div>
<div class="line"><a id="l00564" name="l00564"></a><span class="lineno">  564</span><span class="comment"> * 1- generate interrupt request when ch1cmp0f flag is set</span></div>
<div class="line"><a id="l00565" name="l00565"></a><span class="lineno">  565</span><span class="comment"> */</span></div>
<div class="line"><a id="l00566" name="l00566"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#aea11e89eab698e2199b5dd84ebdddb5d">  566</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH1CMP0EN_MASK (0x40U)</span></div>
<div class="line"><a id="l00567" name="l00567"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#aad7548731bd890390ee8c5bf2ad13c43">  567</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH1CMP0EN_SHIFT (6U)</span></div>
<div class="line"><a id="l00568" name="l00568"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a263545b13f8ddc0e25e6b9e999a3c4a2">  568</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH1CMP0EN_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_IRQEN_CH1CMP0EN_SHIFT) &amp; GPTMR_IRQEN_CH1CMP0EN_MASK)</span></div>
<div class="line"><a id="l00569" name="l00569"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#af93c77e53e1727256465ac2ff9de2478">  569</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH1CMP0EN_GET(x) (((uint32_t)(x) &amp; GPTMR_IRQEN_CH1CMP0EN_MASK) &gt;&gt; GPTMR_IRQEN_CH1CMP0EN_SHIFT)</span></div>
<div class="line"><a id="l00570" name="l00570"></a><span class="lineno">  570</span> </div>
<div class="line"><a id="l00571" name="l00571"></a><span class="lineno">  571</span><span class="comment">/*</span></div>
<div class="line"><a id="l00572" name="l00572"></a><span class="lineno">  572</span><span class="comment"> * CH1CAPEN (RW)</span></div>
<div class="line"><a id="l00573" name="l00573"></a><span class="lineno">  573</span><span class="comment"> *</span></div>
<div class="line"><a id="l00574" name="l00574"></a><span class="lineno">  574</span><span class="comment"> * 1- generate interrupt request when ch1capf flag is set</span></div>
<div class="line"><a id="l00575" name="l00575"></a><span class="lineno">  575</span><span class="comment"> */</span></div>
<div class="line"><a id="l00576" name="l00576"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a120f2b3667857ea6cabfa19e382cf2d3">  576</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH1CAPEN_MASK (0x20U)</span></div>
<div class="line"><a id="l00577" name="l00577"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a225fbcba4c05e3dfe62e914ec2020e61">  577</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH1CAPEN_SHIFT (5U)</span></div>
<div class="line"><a id="l00578" name="l00578"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a49a4e19d53574a56e9620732dfa9c725">  578</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH1CAPEN_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_IRQEN_CH1CAPEN_SHIFT) &amp; GPTMR_IRQEN_CH1CAPEN_MASK)</span></div>
<div class="line"><a id="l00579" name="l00579"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a13cb68eacb4a6c99aaeb8b01d28896cb">  579</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH1CAPEN_GET(x) (((uint32_t)(x) &amp; GPTMR_IRQEN_CH1CAPEN_MASK) &gt;&gt; GPTMR_IRQEN_CH1CAPEN_SHIFT)</span></div>
<div class="line"><a id="l00580" name="l00580"></a><span class="lineno">  580</span> </div>
<div class="line"><a id="l00581" name="l00581"></a><span class="lineno">  581</span><span class="comment">/*</span></div>
<div class="line"><a id="l00582" name="l00582"></a><span class="lineno">  582</span><span class="comment"> * CH1RLDEN (RW)</span></div>
<div class="line"><a id="l00583" name="l00583"></a><span class="lineno">  583</span><span class="comment"> *</span></div>
<div class="line"><a id="l00584" name="l00584"></a><span class="lineno">  584</span><span class="comment"> * 1- generate interrupt request when ch1rldf flag is set</span></div>
<div class="line"><a id="l00585" name="l00585"></a><span class="lineno">  585</span><span class="comment"> */</span></div>
<div class="line"><a id="l00586" name="l00586"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#aa0ae79f9a15a5d7dbf3e1077956cca98">  586</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH1RLDEN_MASK (0x10U)</span></div>
<div class="line"><a id="l00587" name="l00587"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#af9d0cf2472ad1b3a31c58e137090ea48">  587</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH1RLDEN_SHIFT (4U)</span></div>
<div class="line"><a id="l00588" name="l00588"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#ae097de8bf3b838e53fb069e1c43fac11">  588</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH1RLDEN_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_IRQEN_CH1RLDEN_SHIFT) &amp; GPTMR_IRQEN_CH1RLDEN_MASK)</span></div>
<div class="line"><a id="l00589" name="l00589"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a76cda088499fdec014cb10ebc4bfaff8">  589</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH1RLDEN_GET(x) (((uint32_t)(x) &amp; GPTMR_IRQEN_CH1RLDEN_MASK) &gt;&gt; GPTMR_IRQEN_CH1RLDEN_SHIFT)</span></div>
<div class="line"><a id="l00590" name="l00590"></a><span class="lineno">  590</span> </div>
<div class="line"><a id="l00591" name="l00591"></a><span class="lineno">  591</span><span class="comment">/*</span></div>
<div class="line"><a id="l00592" name="l00592"></a><span class="lineno">  592</span><span class="comment"> * CH0CMP1EN (RW)</span></div>
<div class="line"><a id="l00593" name="l00593"></a><span class="lineno">  593</span><span class="comment"> *</span></div>
<div class="line"><a id="l00594" name="l00594"></a><span class="lineno">  594</span><span class="comment"> * 1- generate interrupt request when ch0cmp1f flag is set</span></div>
<div class="line"><a id="l00595" name="l00595"></a><span class="lineno">  595</span><span class="comment"> */</span></div>
<div class="line"><a id="l00596" name="l00596"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a1cd20ba6ad67d32d1ab5f9991361305e">  596</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH0CMP1EN_MASK (0x8U)</span></div>
<div class="line"><a id="l00597" name="l00597"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a4da8f548589e5ca6f78d4cd0bc817f57">  597</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH0CMP1EN_SHIFT (3U)</span></div>
<div class="line"><a id="l00598" name="l00598"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#ad5baafe2af2f6d4161db7862d9dcdfa1">  598</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH0CMP1EN_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_IRQEN_CH0CMP1EN_SHIFT) &amp; GPTMR_IRQEN_CH0CMP1EN_MASK)</span></div>
<div class="line"><a id="l00599" name="l00599"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a6b491f6683d745c07202d6fce0695094">  599</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH0CMP1EN_GET(x) (((uint32_t)(x) &amp; GPTMR_IRQEN_CH0CMP1EN_MASK) &gt;&gt; GPTMR_IRQEN_CH0CMP1EN_SHIFT)</span></div>
<div class="line"><a id="l00600" name="l00600"></a><span class="lineno">  600</span> </div>
<div class="line"><a id="l00601" name="l00601"></a><span class="lineno">  601</span><span class="comment">/*</span></div>
<div class="line"><a id="l00602" name="l00602"></a><span class="lineno">  602</span><span class="comment"> * CH0CMP0EN (RW)</span></div>
<div class="line"><a id="l00603" name="l00603"></a><span class="lineno">  603</span><span class="comment"> *</span></div>
<div class="line"><a id="l00604" name="l00604"></a><span class="lineno">  604</span><span class="comment"> * 1- generate interrupt request when ch0cmp0f flag is set</span></div>
<div class="line"><a id="l00605" name="l00605"></a><span class="lineno">  605</span><span class="comment"> */</span></div>
<div class="line"><a id="l00606" name="l00606"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a55b11d8e98ab3de352d09d9db85930b0">  606</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH0CMP0EN_MASK (0x4U)</span></div>
<div class="line"><a id="l00607" name="l00607"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a6d8a099ee47d964515ab1ff47eeaff44">  607</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH0CMP0EN_SHIFT (2U)</span></div>
<div class="line"><a id="l00608" name="l00608"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#ab77586c2fdbfa15caadfc449ed57e7b7">  608</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH0CMP0EN_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_IRQEN_CH0CMP0EN_SHIFT) &amp; GPTMR_IRQEN_CH0CMP0EN_MASK)</span></div>
<div class="line"><a id="l00609" name="l00609"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a602857c308b5627c3e8d30c6436c5437">  609</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH0CMP0EN_GET(x) (((uint32_t)(x) &amp; GPTMR_IRQEN_CH0CMP0EN_MASK) &gt;&gt; GPTMR_IRQEN_CH0CMP0EN_SHIFT)</span></div>
<div class="line"><a id="l00610" name="l00610"></a><span class="lineno">  610</span> </div>
<div class="line"><a id="l00611" name="l00611"></a><span class="lineno">  611</span><span class="comment">/*</span></div>
<div class="line"><a id="l00612" name="l00612"></a><span class="lineno">  612</span><span class="comment"> * CH0CAPEN (RW)</span></div>
<div class="line"><a id="l00613" name="l00613"></a><span class="lineno">  613</span><span class="comment"> *</span></div>
<div class="line"><a id="l00614" name="l00614"></a><span class="lineno">  614</span><span class="comment"> * 1- generate interrupt request when ch0capf flag is set</span></div>
<div class="line"><a id="l00615" name="l00615"></a><span class="lineno">  615</span><span class="comment"> */</span></div>
<div class="line"><a id="l00616" name="l00616"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a76eefee5d49bf75e715e57894ff9b3d0">  616</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH0CAPEN_MASK (0x2U)</span></div>
<div class="line"><a id="l00617" name="l00617"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#afd3abe8cca5acbc230b453baa857d853">  617</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH0CAPEN_SHIFT (1U)</span></div>
<div class="line"><a id="l00618" name="l00618"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a4c50aa3de76ba1f897d8f859c50da008">  618</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH0CAPEN_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_IRQEN_CH0CAPEN_SHIFT) &amp; GPTMR_IRQEN_CH0CAPEN_MASK)</span></div>
<div class="line"><a id="l00619" name="l00619"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a2c4db4a9d74c82300b7cfd4354876ccc">  619</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH0CAPEN_GET(x) (((uint32_t)(x) &amp; GPTMR_IRQEN_CH0CAPEN_MASK) &gt;&gt; GPTMR_IRQEN_CH0CAPEN_SHIFT)</span></div>
<div class="line"><a id="l00620" name="l00620"></a><span class="lineno">  620</span> </div>
<div class="line"><a id="l00621" name="l00621"></a><span class="lineno">  621</span><span class="comment">/*</span></div>
<div class="line"><a id="l00622" name="l00622"></a><span class="lineno">  622</span><span class="comment"> * CH0RLDEN (RW)</span></div>
<div class="line"><a id="l00623" name="l00623"></a><span class="lineno">  623</span><span class="comment"> *</span></div>
<div class="line"><a id="l00624" name="l00624"></a><span class="lineno">  624</span><span class="comment"> * 1- generate interrupt request when ch0rldf flag is set</span></div>
<div class="line"><a id="l00625" name="l00625"></a><span class="lineno">  625</span><span class="comment"> */</span></div>
<div class="line"><a id="l00626" name="l00626"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a2d78c760617947e0b3f9d3ebbb911e03">  626</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH0RLDEN_MASK (0x1U)</span></div>
<div class="line"><a id="l00627" name="l00627"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a2e969bade5ed68d82c47d418f2ec9d14">  627</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH0RLDEN_SHIFT (0U)</span></div>
<div class="line"><a id="l00628" name="l00628"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#af2573936b17818d99c65b9eccb5764ed">  628</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH0RLDEN_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_IRQEN_CH0RLDEN_SHIFT) &amp; GPTMR_IRQEN_CH0RLDEN_MASK)</span></div>
<div class="line"><a id="l00629" name="l00629"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a6170427274b52696a5769496f33ad236">  629</a></span><span class="preprocessor">#define GPTMR_IRQEN_CH0RLDEN_GET(x) (((uint32_t)(x) &amp; GPTMR_IRQEN_CH0RLDEN_MASK) &gt;&gt; GPTMR_IRQEN_CH0RLDEN_SHIFT)</span></div>
<div class="line"><a id="l00630" name="l00630"></a><span class="lineno">  630</span> </div>
<div class="line"><a id="l00631" name="l00631"></a><span class="lineno">  631</span><span class="comment">/* Bitfield definition for register: GCR */</span></div>
<div class="line"><a id="l00632" name="l00632"></a><span class="lineno">  632</span><span class="comment">/*</span></div>
<div class="line"><a id="l00633" name="l00633"></a><span class="lineno">  633</span><span class="comment"> * SWSYNCT (RW)</span></div>
<div class="line"><a id="l00634" name="l00634"></a><span class="lineno">  634</span><span class="comment"> *</span></div>
<div class="line"><a id="l00635" name="l00635"></a><span class="lineno">  635</span><span class="comment"> * set this bitfield to trigger software counter sync event</span></div>
<div class="line"><a id="l00636" name="l00636"></a><span class="lineno">  636</span><span class="comment"> */</span></div>
<div class="line"><a id="l00637" name="l00637"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a0c140f338356da0ac5d8714b600efdbc">  637</a></span><span class="preprocessor">#define GPTMR_GCR_SWSYNCT_MASK (0xFU)</span></div>
<div class="line"><a id="l00638" name="l00638"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#aa5aee90a9f2955502640af2e70b0f6b4">  638</a></span><span class="preprocessor">#define GPTMR_GCR_SWSYNCT_SHIFT (0U)</span></div>
<div class="line"><a id="l00639" name="l00639"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#ac10fc23f6ca37451f35b51fe8ec499b2">  639</a></span><span class="preprocessor">#define GPTMR_GCR_SWSYNCT_SET(x) (((uint32_t)(x) &lt;&lt; GPTMR_GCR_SWSYNCT_SHIFT) &amp; GPTMR_GCR_SWSYNCT_MASK)</span></div>
<div class="line"><a id="l00640" name="l00640"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#afc121d572e066f6477d3682b7e1d34b3">  640</a></span><span class="preprocessor">#define GPTMR_GCR_SWSYNCT_GET(x) (((uint32_t)(x) &amp; GPTMR_GCR_SWSYNCT_MASK) &gt;&gt; GPTMR_GCR_SWSYNCT_SHIFT)</span></div>
<div class="line"><a id="l00641" name="l00641"></a><span class="lineno">  641</span> </div>
<div class="line"><a id="l00642" name="l00642"></a><span class="lineno">  642</span> </div>
<div class="line"><a id="l00643" name="l00643"></a><span class="lineno">  643</span> </div>
<div class="line"><a id="l00644" name="l00644"></a><span class="lineno">  644</span><span class="comment">/* CMP register group index macro definition */</span></div>
<div class="line"><a id="l00645" name="l00645"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a3395b3c85937bd875f7b745ccae4bb23">  645</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CMP_CMP0 (0UL)</span></div>
<div class="line"><a id="l00646" name="l00646"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a817426f92a4a3c886f0e5da8a167097c">  646</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CMP_CMP1 (1UL)</span></div>
<div class="line"><a id="l00647" name="l00647"></a><span class="lineno">  647</span> </div>
<div class="line"><a id="l00648" name="l00648"></a><span class="lineno">  648</span><span class="comment">/* CHANNEL register group index macro definition */</span></div>
<div class="line"><a id="l00649" name="l00649"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#a77f938423d6ac3d559966123980b151d">  649</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CH0 (0UL)</span></div>
<div class="line"><a id="l00650" name="l00650"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#aebf8917bafc27c26038af474eb73ce91">  650</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CH1 (1UL)</span></div>
<div class="line"><a id="l00651" name="l00651"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#ace10e90091459826de8180cdd7392c27">  651</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CH2 (2UL)</span></div>
<div class="line"><a id="l00652" name="l00652"></a><span class="lineno"><a class="line" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html#ad5938dd7053f57b57f781dbb28c6e8b8">  652</a></span><span class="preprocessor">#define GPTMR_CHANNEL_CH3 (3UL)</span></div>
<div class="line"><a id="l00653" name="l00653"></a><span class="lineno">  653</span> </div>
<div class="line"><a id="l00654" name="l00654"></a><span class="lineno">  654</span> </div>
<div class="line"><a id="l00655" name="l00655"></a><span class="lineno">  655</span><span class="preprocessor">#endif </span><span class="comment">/* HPM_GPTMR_H */</span><span class="preprocessor"></span></div>
<div class="ttc" id="astructGPTMR__Type_html"><div class="ttname"><a href="structGPTMR__Type.html">GPTMR_Type</a></div><div class="ttdef"><b>Definition</b> hpm_gptmr_regs.h:12</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_19d806e154b23a5f4c4c08b2e30365a6.html">soc</a></li><li class="navelem"><a class="el" href="dir_3c704b5ae633eeec3f8fdcdbd00dedae.html">HPM6E00</a></li><li class="navelem"><a class="el" href="dir_cf55b2ecca8f1a435bcea4a6a4f0afee.html">ip</a></li><li class="navelem"><a class="el" href="HPM6E00_2ip_2hpm__gptmr__regs_8h.html">hpm_gptmr_regs.h</a></li>
    <li class="footer">Generated on Mon Dec 30 2024 18:50:41 for HPM SDK by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.12.0 </li>
  </ul>
</div>
</body>
</html>
