--Carlos Perez Araujo , Tecnologico de Estudios Superiores de Monterrey
LIBRARY IEEE;


USE IEEE.STD_LOGIC_1164.ALL;
USE IEEE.NUMERIC_STD.ALL;

ENTITY ROM_MEMORY IS
PORT ( ADDRESS : IN STD_LOGIC_VECTOR ( 3 DOWNTO 0 );
		 DATA : IN STD_LOGIC_VECTOR ( 15 DOWNTO 0 );
		 );
END ROM_MEMORY;

ARCHITECTURE BEHAVIORAL OF ROM_MEMORY IS

BEGIN

SUBTYPE ROM_REGISTER IS STD_LOGIC_VECTOR ( 15 DOWNTO 0 );
TYPE ROM_WIDTH IS ARRAY ( O TO 31 ) OF ROM_REGISTER;
SIGNAL ROM : ROM_WIDTH := ( OTHERS =>( OTHERS => '0' ) );


PROCESS(ADDRESS)
BEGIN

DATA <= ROM (TO_INTEGER(UNSIGNED(ADDRESS)));
END PROCESS;
END BEHAVIORAL;



