// Seed: 1033468765
module module_0 (
    output wire id_0
    , id_2
);
  wor id_3;
  always id_3 = 1;
  logic [7:0] id_4;
  id_5(
      .id_0(id_4[""**1'h0]), .id_1(id_2), .id_2(id_2), .id_3(id_3), .id_4(1), .id_5(1 & id_2 & 1)
  );
endmodule
module module_1 (
    output tri0 id_0,
    input wor id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri id_4
);
  supply1 id_6 = (1 == 1 ^ id_6);
  module_0(
      id_0
  );
endmodule
