# RISC-V-simulator-FPGA
RISC-V simulator implementation on a Basys-3 FPGA development board.

5-Stage pipeline that we have implemented:
<img width="850" height="401" alt="image" src="https://github.com/user-attachments/assets/d01c47bd-208c-4ae7-9603-dc6cd4cc7839" />

