{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1633514594364 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1633514594364 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "manchester_decoder EP4CE6F17C6 " "Automatically selected device EP4CE6F17C6 for design manchester_decoder" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1633514594580 ""}
{ "Info" "IMPP_MPP_FIT_WITH_SMALLER_DEVICE" "" "Fitting design with smaller device may be possible, but smaller device must be specified" {  } {  } 0 119005 "Fitting design with smaller device may be possible, but smaller device must be specified" 0 0 "Fitter" 0 -1 1633514594580 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1633514594644 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Fitter" 0 -1 1633514594644 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1633514594773 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1633514594781 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633514595043 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633514595043 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22F17C6 " "Device EP4CE22F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1633514595043 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1633514595043 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 817 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633514595046 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 819 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633514595046 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 821 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633514595046 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 823 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633514595046 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ F16 " "Pin ~ALTERA_nCEO~ is reserved at location F16" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 825 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1633514595046 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1633514595046 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1633514595049 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "101 101 " "No exact pin location assignment(s) for 101 pins of 101 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1633514595487 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "manchester_decoder.sdc " "Synopsys Design Constraints File file not found: 'manchester_decoder.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1633514595899 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1633514595900 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1633514595906 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "Fitter" 0 -1 1633514595906 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1633514595906 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "clk_16~input (placed in PIN E1 (CLK1, DIFFCLK_0n)) " "Automatically promoted node clk_16~input (placed in PIN E1 (CLK1, DIFFCLK_0n))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1633514595984 ""}  } { { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 33 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 810 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1633514595984 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1633514596286 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1633514596287 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1633514596287 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1633514596289 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1633514596291 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1633514596293 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1633514596293 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1633514596294 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1633514596338 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1633514596340 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1633514596340 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "100 unused 2.5V 2 10 88 " "Number of I/O pins in group: 100 (unused VREF, 2.5V VCCIO, 2 input, 10 output, 88 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1633514596345 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1633514596345 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1633514596345 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 12 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1633514596346 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 19 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  19 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1633514596346 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 26 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1633514596346 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 27 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  27 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1633514596346 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use undetermined 0 25 " "I/O bank number 5 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  25 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1633514596346 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 13 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1633514596346 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 26 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1633514596346 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 26 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  26 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1633514596346 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1633514596346 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1633514596346 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633514596503 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1633514596516 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1633514597174 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633514597310 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1633514597329 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1633514602231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:05 " "Fitter placement operations ending: elapsed time is 00:00:05" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633514602231 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1633514602708 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "1 " "Router estimated average interconnect usage is 1% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "3 X0_Y12 X10_Y24 " "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24" {  } { { "loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 1 { 0 "Router estimated peak interconnect usage is 3% of the available device resources in the region that extends from location X0_Y12 to location X10_Y24"} { { 12 { 0 ""} 0 12 11 13 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1633514603321 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1633514603321 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1633514604330 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1633514604330 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633514604335 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.49 " "Total time spent on timing analysis during the Fitter is 0.49 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1633514604469 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1633514604484 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1633514604731 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1633514604731 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1633514604929 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1633514605482 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "88 " "Following 88 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_comm\[0\] a permanently enabled " "Pin decod_comm\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_comm[0] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 40 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_comm\[1\] a permanently enabled " "Pin decod_comm\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_comm[1] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 41 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_comm\[2\] a permanently enabled " "Pin decod_comm\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_comm[2] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 42 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_comm\[3\] a permanently enabled " "Pin decod_comm\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_comm[3] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 43 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_address\[0\] a permanently enabled " "Pin decod_address\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_address[0] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 20 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_address\[1\] a permanently enabled " "Pin decod_address\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_address[1] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 21 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_address\[2\] a permanently enabled " "Pin decod_address\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_address[2] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 22 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_address\[3\] a permanently enabled " "Pin decod_address\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_address[3] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 23 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_address\[4\] a permanently enabled " "Pin decod_address\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_address[4] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 24 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_address\[5\] a permanently enabled " "Pin decod_address\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_address[5] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 25 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_address\[6\] a permanently enabled " "Pin decod_address\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_address[6] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 26 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_address\[7\] a permanently enabled " "Pin decod_address\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_address[7] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_address\[8\] a permanently enabled " "Pin decod_address\[8\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_address[8] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 28 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_address\[9\] a permanently enabled " "Pin decod_address\[9\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_address[9] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_address\[10\] a permanently enabled " "Pin decod_address\[10\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_address[10] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_address\[11\] a permanently enabled " "Pin decod_address\[11\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_address[11] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_address\[12\] a permanently enabled " "Pin decod_address\[12\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_address[12] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_address\[13\] a permanently enabled " "Pin decod_address\[13\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_address[13] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 33 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_address\[14\] a permanently enabled " "Pin decod_address\[14\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_address[14] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 34 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_address\[15\] a permanently enabled " "Pin decod_address\[15\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_address[15] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 35 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_address\[16\] a permanently enabled " "Pin decod_address\[16\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_address[16] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 36 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_address\[17\] a permanently enabled " "Pin decod_address\[17\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_address[17] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 37 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_address\[18\] a permanently enabled " "Pin decod_address\[18\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_address[18] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 38 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_address\[19\] a permanently enabled " "Pin decod_address\[19\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_address[19] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 39 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_length\[0\] a permanently enabled " "Pin decod_length\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_length[0] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 100 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_length\[1\] a permanently enabled " "Pin decod_length\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_length[1] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 13 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_length\[2\] a permanently enabled " "Pin decod_length\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_length[2] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 14 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_length\[3\] a permanently enabled " "Pin decod_length\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_length[3] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 15 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_length\[4\] a permanently enabled " "Pin decod_length\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_length[4] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 16 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_length\[5\] a permanently enabled " "Pin decod_length\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_length[5] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_length\[6\] a permanently enabled " "Pin decod_length\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_length[6] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 18 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_length\[7\] a permanently enabled " "Pin decod_length\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_length[7] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data0\[0\] a permanently enabled " "Pin decod_data0\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data0[0] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 92 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data0\[1\] a permanently enabled " "Pin decod_data0\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data0[1] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 93 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data0\[2\] a permanently enabled " "Pin decod_data0\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data0[2] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 94 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data0\[3\] a permanently enabled " "Pin decod_data0\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data0[3] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 95 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data0\[4\] a permanently enabled " "Pin decod_data0\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data0[4] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 96 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data0\[5\] a permanently enabled " "Pin decod_data0\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data0[5] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 97 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data0\[6\] a permanently enabled " "Pin decod_data0\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data0[6] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 98 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data0\[7\] a permanently enabled " "Pin decod_data0\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data0[7] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 99 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data1\[0\] a permanently enabled " "Pin decod_data1\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data1[0] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 84 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data1\[1\] a permanently enabled " "Pin decod_data1\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data1[1] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 85 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data1\[2\] a permanently enabled " "Pin decod_data1\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data1[2] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 86 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data1\[3\] a permanently enabled " "Pin decod_data1\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data1[3] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 87 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data1\[4\] a permanently enabled " "Pin decod_data1\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data1[4] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 88 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data1\[5\] a permanently enabled " "Pin decod_data1\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data1[5] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 89 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data1\[6\] a permanently enabled " "Pin decod_data1\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data1[6] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 90 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data1\[7\] a permanently enabled " "Pin decod_data1\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data1[7] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 91 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data2\[0\] a permanently enabled " "Pin decod_data2\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data2[0] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 76 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data2\[1\] a permanently enabled " "Pin decod_data2\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data2[1] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 77 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data2\[2\] a permanently enabled " "Pin decod_data2\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data2[2] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 78 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data2\[3\] a permanently enabled " "Pin decod_data2\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data2[3] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 79 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data2\[4\] a permanently enabled " "Pin decod_data2\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data2[4] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 80 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data2\[5\] a permanently enabled " "Pin decod_data2\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data2[5] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 81 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data2\[6\] a permanently enabled " "Pin decod_data2\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data2[6] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 82 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data2\[7\] a permanently enabled " "Pin decod_data2\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data2[7] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 83 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data3\[0\] a permanently enabled " "Pin decod_data3\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data3[0] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 68 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data3\[1\] a permanently enabled " "Pin decod_data3\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data3[1] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 69 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data3\[2\] a permanently enabled " "Pin decod_data3\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data3[2] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 70 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data3\[3\] a permanently enabled " "Pin decod_data3\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data3[3] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 71 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data3\[4\] a permanently enabled " "Pin decod_data3\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data3[4] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 72 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data3\[5\] a permanently enabled " "Pin decod_data3\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data3[5] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 73 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data3\[6\] a permanently enabled " "Pin decod_data3\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data3[6] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 74 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data3\[7\] a permanently enabled " "Pin decod_data3\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data3[7] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 75 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data4\[0\] a permanently enabled " "Pin decod_data4\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data4[0] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 60 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data4\[1\] a permanently enabled " "Pin decod_data4\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data4[1] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 61 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data4\[2\] a permanently enabled " "Pin decod_data4\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data4[2] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data4\[3\] a permanently enabled " "Pin decod_data4\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data4[3] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data4\[4\] a permanently enabled " "Pin decod_data4\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data4[4] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data4\[5\] a permanently enabled " "Pin decod_data4\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data4[5] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data4\[6\] a permanently enabled " "Pin decod_data4\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data4[6] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 66 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data4\[7\] a permanently enabled " "Pin decod_data4\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data4[7] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 67 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data5\[0\] a permanently enabled " "Pin decod_data5\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data5[0] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 52 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data5\[1\] a permanently enabled " "Pin decod_data5\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data5[1] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 53 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data5\[2\] a permanently enabled " "Pin decod_data5\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data5[2] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 54 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data5\[3\] a permanently enabled " "Pin decod_data5\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data5[3] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 55 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data5\[4\] a permanently enabled " "Pin decod_data5\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data5[4] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 56 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data5\[5\] a permanently enabled " "Pin decod_data5\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data5[5] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 57 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data5\[6\] a permanently enabled " "Pin decod_data5\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data5[6] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 58 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data5\[7\] a permanently enabled " "Pin decod_data5\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data5[7] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 59 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data6\[0\] a permanently enabled " "Pin decod_data6\[0\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data6[0] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 44 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data6\[1\] a permanently enabled " "Pin decod_data6\[1\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data6[1] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 45 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data6\[2\] a permanently enabled " "Pin decod_data6\[2\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data6[2] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 46 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data6\[3\] a permanently enabled " "Pin decod_data6\[3\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data6[3] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 47 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data6\[4\] a permanently enabled " "Pin decod_data6\[4\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data6[4] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 48 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data6\[5\] a permanently enabled " "Pin decod_data6\[5\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data6[5] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 49 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data6\[6\] a permanently enabled " "Pin decod_data6\[6\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data6[6] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 50 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "decod_data6\[7\] a permanently enabled " "Pin decod_data6\[7\] has a permanently enabled output enable" {  } { { "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/intelfpga_lite/19.1/quartus/bin64/pin_planner.ppl" { decod_data6[7] } } } { "Sources/manchester_decoder.vhd" "" { Text "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/Sources/manchester_decoder.vhd" 268 0 0 } } { "temporary_test_loc" "" { Generic "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/" { { 0 { 0 ""} 0 51 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "Design Software" 0 -1 1633514605889 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "Fitter" 0 -1 1633514605889 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/output_files/manchester_decoder.fit.smsg " "Generated suppressed messages file C:/Users/Utilisateur/Desktop/MASTER/Stage/Manchester Decoder/output_files/manchester_decoder.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1633514606013 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5797 " "Peak virtual memory: 5797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1633514606427 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Oct 06 12:03:26 2021 " "Processing ended: Wed Oct 06 12:03:26 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1633514606427 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1633514606427 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1633514606427 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1633514606427 ""}
