$date
	Mon Oct 06 13:20:33 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module up_counter_4bit_tb $end
$scope module uut $end
$var wire 1 ! clk $end
$var wire 1 " en $end
$var reg 4 # q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 #
0"
0!
$end
#5000
1!
#10000
0!
1"
#15000
b1 #
1!
#20000
0!
#25000
b10 #
1!
#30000
0!
#35000
b11 #
1!
#40000
0!
#45000
b100 #
1!
#50000
0!
#55000
b101 #
1!
#60000
0!
#65000
b110 #
1!
#70000
0!
#75000
b111 #
1!
#80000
0!
#85000
b1000 #
1!
#90000
0!
#95000
b1001 #
1!
#100000
0!
#105000
b1010 #
1!
#110000
0!
#115000
b1011 #
1!
#120000
0!
#125000
b1100 #
1!
#130000
0!
#135000
b1101 #
1!
#140000
0!
#145000
b1110 #
1!
#150000
0!
#155000
b1111 #
1!
#160000
0!
#165000
b0 #
1!
#170000
0!
#175000
b1 #
1!
#180000
0!
#185000
b10 #
1!
#190000
0!
#195000
b11 #
1!
#200000
0!
#205000
b100 #
1!
#210000
0!
0"
#215000
1!
#220000
0!
#225000
1!
#230000
0!
#235000
1!
#240000
0!
#245000
1!
#250000
0!
1"
#255000
b101 #
1!
#260000
0!
#265000
b110 #
1!
#270000
0!
#275000
b111 #
1!
#280000
0!
#285000
b1000 #
1!
#290000
0!
#295000
b1001 #
1!
#300000
0!
#305000
b1010 #
1!
#310000
0!
#315000
b1011 #
1!
#320000
0!
#325000
b1100 #
1!
#330000
0!
#335000
b1101 #
1!
#340000
0!
#345000
b1110 #
1!
#350000
0!
#355000
b1111 #
1!
#360000
0!
#365000
b0 #
1!
#370000
0!
#375000
b1 #
1!
#380000
0!
#385000
b10 #
1!
#390000
0!
#395000
b11 #
1!
#400000
0!
#405000
b100 #
1!
#410000
0!
#415000
b101 #
1!
#420000
0!
#425000
b110 #
1!
#430000
0!
#435000
b111 #
1!
#440000
0!
#445000
b1000 #
1!
#450000
0!
#455000
b1001 #
1!
#460000
0!
#465000
b1010 #
1!
#470000
0!
#475000
b1011 #
1!
#480000
0!
#485000
b1100 #
1!
#490000
0!
#495000
b1101 #
1!
#500000
0!
#505000
b1110 #
1!
#510000
0!
#515000
b1111 #
1!
#520000
0!
#525000
b0 #
1!
#530000
0!
#535000
b1 #
1!
#540000
0!
#545000
b10 #
1!
#550000
0!
