Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Wed Dec  6 16:08:21 2023
| Host         : DESKTOP-PTKK11O running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file pong_top_timing_summary_routed.rpt -pb pong_top_timing_summary_routed.pb -rpx pong_top_timing_summary_routed.rpx -warn_on_violation
| Design       : pong_top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: fdivTarget/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[0].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[10].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[11].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[12].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[13].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[14].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[15].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[16].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[17].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[1].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[2].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[3].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[4].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[5].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[6].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[7].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[8].fDiv/clkDiv_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: genblk1[9].fDiv/clkDiv_reg/Q (HIGH)

 There are 38 register/latch pins with no clock driven by root clock pin: uart/baudrate_gen/baud_reg/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_unit/h_count_reg_reg[7]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_unit/h_count_reg_reg[8]/Q (HIGH)

 There are 7 register/latch pins with no clock driven by root clock pin: vga_unit/h_count_reg_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[0]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_unit/r_25MHz_reg[1]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 149 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 26 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.280        0.000                      0                  240        0.103        0.000                      0                  240        4.500        0.000                       0                   147  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         2.280        0.000                      0                  240        0.103        0.000                      0                  240        4.500        0.000                       0                   147  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        2.280ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.103ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit1/r_dig1_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 2.089ns (27.965%)  route 5.381ns (72.035%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.564     5.085    graph_unit/clk_IBUF_BUFG
    SLICE_X10Y14         FDCE                                         r  graph_unit/y_ball_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  graph_unit/y_ball_reg_reg[4]/Q
                         net (fo=13, routed)          1.364     6.967    graph_unit/y_ball_reg_reg[9]_0[4]
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124     7.091 r  graph_unit/sq_ball_on0_carry_i_9/O
                         net (fo=9, routed)           0.500     7.591    graph_unit/sq_ball_on0_carry_i_9_n_0
    SLICE_X6Y16          LUT5 (Prop_lut5_I4_O)        0.116     7.707 f  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=6, routed)           0.900     8.607    graph_unit/y_ball_reg_reg[9]_1
    SLICE_X5Y14          LUT4 (Prop_lut4_I1_O)        0.354     8.961 r  graph_unit/x_delta_next3_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.961    graph_unit/x_delta_next3_carry__0_i_1_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.317 f  graph_unit/x_delta_next3_carry__0/CO[0]
                         net (fo=1, routed)           0.872    10.190    graph_unit/x_delta_next316_in
    SLICE_X10Y16         LUT6 (Prop_lut6_I2_O)        0.373    10.563 f  graph_unit/FSM_sequential_state_reg[1]_i_9/O
                         net (fo=1, routed)           0.555    11.117    graph_unit/FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.241 f  graph_unit/FSM_sequential_state_reg[1]_i_3/O
                         net (fo=15, routed)          0.497    11.738    graph_unit/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I1_O)        0.124    11.862 r  graph_unit/r_dig1[3]_i_1/O
                         net (fo=4, routed)           0.693    12.555    counter_unit1/E[0]
    SLICE_X12Y21         FDCE                                         r  counter_unit1/r_dig1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.438    14.779    counter_unit1/clk_IBUF_BUFG
    SLICE_X12Y21         FDCE                                         r  counter_unit1/r_dig1_reg[0]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X12Y21         FDCE (Setup_fdce_C_CE)      -0.169    14.835    counter_unit1/r_dig1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -12.555    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit1/r_dig1_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 2.089ns (27.965%)  route 5.381ns (72.035%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.564     5.085    graph_unit/clk_IBUF_BUFG
    SLICE_X10Y14         FDCE                                         r  graph_unit/y_ball_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  graph_unit/y_ball_reg_reg[4]/Q
                         net (fo=13, routed)          1.364     6.967    graph_unit/y_ball_reg_reg[9]_0[4]
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124     7.091 r  graph_unit/sq_ball_on0_carry_i_9/O
                         net (fo=9, routed)           0.500     7.591    graph_unit/sq_ball_on0_carry_i_9_n_0
    SLICE_X6Y16          LUT5 (Prop_lut5_I4_O)        0.116     7.707 f  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=6, routed)           0.900     8.607    graph_unit/y_ball_reg_reg[9]_1
    SLICE_X5Y14          LUT4 (Prop_lut4_I1_O)        0.354     8.961 r  graph_unit/x_delta_next3_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.961    graph_unit/x_delta_next3_carry__0_i_1_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.317 f  graph_unit/x_delta_next3_carry__0/CO[0]
                         net (fo=1, routed)           0.872    10.190    graph_unit/x_delta_next316_in
    SLICE_X10Y16         LUT6 (Prop_lut6_I2_O)        0.373    10.563 f  graph_unit/FSM_sequential_state_reg[1]_i_9/O
                         net (fo=1, routed)           0.555    11.117    graph_unit/FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.241 f  graph_unit/FSM_sequential_state_reg[1]_i_3/O
                         net (fo=15, routed)          0.497    11.738    graph_unit/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I1_O)        0.124    11.862 r  graph_unit/r_dig1[3]_i_1/O
                         net (fo=4, routed)           0.693    12.555    counter_unit1/E[0]
    SLICE_X12Y21         FDCE                                         r  counter_unit1/r_dig1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.438    14.779    counter_unit1/clk_IBUF_BUFG
    SLICE_X12Y21         FDCE                                         r  counter_unit1/r_dig1_reg[1]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X12Y21         FDCE (Setup_fdce_C_CE)      -0.169    14.835    counter_unit1/r_dig1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -12.555    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit1/r_dig1_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 2.089ns (27.965%)  route 5.381ns (72.035%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.564     5.085    graph_unit/clk_IBUF_BUFG
    SLICE_X10Y14         FDCE                                         r  graph_unit/y_ball_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  graph_unit/y_ball_reg_reg[4]/Q
                         net (fo=13, routed)          1.364     6.967    graph_unit/y_ball_reg_reg[9]_0[4]
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124     7.091 r  graph_unit/sq_ball_on0_carry_i_9/O
                         net (fo=9, routed)           0.500     7.591    graph_unit/sq_ball_on0_carry_i_9_n_0
    SLICE_X6Y16          LUT5 (Prop_lut5_I4_O)        0.116     7.707 f  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=6, routed)           0.900     8.607    graph_unit/y_ball_reg_reg[9]_1
    SLICE_X5Y14          LUT4 (Prop_lut4_I1_O)        0.354     8.961 r  graph_unit/x_delta_next3_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.961    graph_unit/x_delta_next3_carry__0_i_1_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.317 f  graph_unit/x_delta_next3_carry__0/CO[0]
                         net (fo=1, routed)           0.872    10.190    graph_unit/x_delta_next316_in
    SLICE_X10Y16         LUT6 (Prop_lut6_I2_O)        0.373    10.563 f  graph_unit/FSM_sequential_state_reg[1]_i_9/O
                         net (fo=1, routed)           0.555    11.117    graph_unit/FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.241 f  graph_unit/FSM_sequential_state_reg[1]_i_3/O
                         net (fo=15, routed)          0.497    11.738    graph_unit/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I1_O)        0.124    11.862 r  graph_unit/r_dig1[3]_i_1/O
                         net (fo=4, routed)           0.693    12.555    counter_unit1/E[0]
    SLICE_X12Y21         FDCE                                         r  counter_unit1/r_dig1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.438    14.779    counter_unit1/clk_IBUF_BUFG
    SLICE_X12Y21         FDCE                                         r  counter_unit1/r_dig1_reg[2]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X12Y21         FDCE (Setup_fdce_C_CE)      -0.169    14.835    counter_unit1/r_dig1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -12.555    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             2.280ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit1/r_dig1_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.470ns  (logic 2.089ns (27.965%)  route 5.381ns (72.035%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns = ( 14.779 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.564     5.085    graph_unit/clk_IBUF_BUFG
    SLICE_X10Y14         FDCE                                         r  graph_unit/y_ball_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  graph_unit/y_ball_reg_reg[4]/Q
                         net (fo=13, routed)          1.364     6.967    graph_unit/y_ball_reg_reg[9]_0[4]
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124     7.091 r  graph_unit/sq_ball_on0_carry_i_9/O
                         net (fo=9, routed)           0.500     7.591    graph_unit/sq_ball_on0_carry_i_9_n_0
    SLICE_X6Y16          LUT5 (Prop_lut5_I4_O)        0.116     7.707 f  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=6, routed)           0.900     8.607    graph_unit/y_ball_reg_reg[9]_1
    SLICE_X5Y14          LUT4 (Prop_lut4_I1_O)        0.354     8.961 r  graph_unit/x_delta_next3_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.961    graph_unit/x_delta_next3_carry__0_i_1_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.317 f  graph_unit/x_delta_next3_carry__0/CO[0]
                         net (fo=1, routed)           0.872    10.190    graph_unit/x_delta_next316_in
    SLICE_X10Y16         LUT6 (Prop_lut6_I2_O)        0.373    10.563 f  graph_unit/FSM_sequential_state_reg[1]_i_9/O
                         net (fo=1, routed)           0.555    11.117    graph_unit/FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.241 f  graph_unit/FSM_sequential_state_reg[1]_i_3/O
                         net (fo=15, routed)          0.497    11.738    graph_unit/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I1_O)        0.124    11.862 r  graph_unit/r_dig1[3]_i_1/O
                         net (fo=4, routed)           0.693    12.555    counter_unit1/E[0]
    SLICE_X12Y21         FDCE                                         r  counter_unit1/r_dig1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.438    14.779    counter_unit1/clk_IBUF_BUFG
    SLICE_X12Y21         FDCE                                         r  counter_unit1/r_dig1_reg[3]/C
                         clock pessimism              0.260    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X12Y21         FDCE (Setup_fdce_C_CE)      -0.169    14.835    counter_unit1/r_dig1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -12.555    
  -------------------------------------------------------------------
                         slack                                  2.280    

Slack (MET) :             2.296ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit1/r_dig0_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.455ns  (logic 2.089ns (28.023%)  route 5.366ns (71.977%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.564     5.085    graph_unit/clk_IBUF_BUFG
    SLICE_X10Y14         FDCE                                         r  graph_unit/y_ball_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  graph_unit/y_ball_reg_reg[4]/Q
                         net (fo=13, routed)          1.364     6.967    graph_unit/y_ball_reg_reg[9]_0[4]
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124     7.091 r  graph_unit/sq_ball_on0_carry_i_9/O
                         net (fo=9, routed)           0.500     7.591    graph_unit/sq_ball_on0_carry_i_9_n_0
    SLICE_X6Y16          LUT5 (Prop_lut5_I4_O)        0.116     7.707 f  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=6, routed)           0.900     8.607    graph_unit/y_ball_reg_reg[9]_1
    SLICE_X5Y14          LUT4 (Prop_lut4_I1_O)        0.354     8.961 r  graph_unit/x_delta_next3_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.961    graph_unit/x_delta_next3_carry__0_i_1_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.317 f  graph_unit/x_delta_next3_carry__0/CO[0]
                         net (fo=1, routed)           0.872    10.190    graph_unit/x_delta_next316_in
    SLICE_X10Y16         LUT6 (Prop_lut6_I2_O)        0.373    10.563 f  graph_unit/FSM_sequential_state_reg[1]_i_9/O
                         net (fo=1, routed)           0.555    11.117    graph_unit/FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.241 f  graph_unit/FSM_sequential_state_reg[1]_i_3/O
                         net (fo=15, routed)          0.500    11.741    graph_unit/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I3_O)        0.124    11.865 r  graph_unit/r_dig0[3]_i_1/O
                         net (fo=4, routed)           0.675    12.540    counter_unit1/r_dig0_reg[3]_0[0]
    SLICE_X14Y20         FDCE                                         r  counter_unit1/r_dig0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.439    14.780    counter_unit1/clk_IBUF_BUFG
    SLICE_X14Y20         FDCE                                         r  counter_unit1/r_dig0_reg[1]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X14Y20         FDCE (Setup_fdce_C_CE)      -0.169    14.836    counter_unit1/r_dig0_reg[1]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -12.540    
  -------------------------------------------------------------------
                         slack                                  2.296    

Slack (MET) :             2.296ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit1/r_dig0_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.455ns  (logic 2.089ns (28.023%)  route 5.366ns (71.977%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.564     5.085    graph_unit/clk_IBUF_BUFG
    SLICE_X10Y14         FDCE                                         r  graph_unit/y_ball_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  graph_unit/y_ball_reg_reg[4]/Q
                         net (fo=13, routed)          1.364     6.967    graph_unit/y_ball_reg_reg[9]_0[4]
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124     7.091 r  graph_unit/sq_ball_on0_carry_i_9/O
                         net (fo=9, routed)           0.500     7.591    graph_unit/sq_ball_on0_carry_i_9_n_0
    SLICE_X6Y16          LUT5 (Prop_lut5_I4_O)        0.116     7.707 f  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=6, routed)           0.900     8.607    graph_unit/y_ball_reg_reg[9]_1
    SLICE_X5Y14          LUT4 (Prop_lut4_I1_O)        0.354     8.961 r  graph_unit/x_delta_next3_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.961    graph_unit/x_delta_next3_carry__0_i_1_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.317 f  graph_unit/x_delta_next3_carry__0/CO[0]
                         net (fo=1, routed)           0.872    10.190    graph_unit/x_delta_next316_in
    SLICE_X10Y16         LUT6 (Prop_lut6_I2_O)        0.373    10.563 f  graph_unit/FSM_sequential_state_reg[1]_i_9/O
                         net (fo=1, routed)           0.555    11.117    graph_unit/FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.241 f  graph_unit/FSM_sequential_state_reg[1]_i_3/O
                         net (fo=15, routed)          0.500    11.741    graph_unit/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I3_O)        0.124    11.865 r  graph_unit/r_dig0[3]_i_1/O
                         net (fo=4, routed)           0.675    12.540    counter_unit1/r_dig0_reg[3]_0[0]
    SLICE_X14Y20         FDCE                                         r  counter_unit1/r_dig0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.439    14.780    counter_unit1/clk_IBUF_BUFG
    SLICE_X14Y20         FDCE                                         r  counter_unit1/r_dig0_reg[3]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X14Y20         FDCE (Setup_fdce_C_CE)      -0.169    14.836    counter_unit1/r_dig0_reg[3]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -12.540    
  -------------------------------------------------------------------
                         slack                                  2.296    

Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit1/r_dig0_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.405ns  (logic 2.089ns (28.210%)  route 5.316ns (71.790%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.564     5.085    graph_unit/clk_IBUF_BUFG
    SLICE_X10Y14         FDCE                                         r  graph_unit/y_ball_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  graph_unit/y_ball_reg_reg[4]/Q
                         net (fo=13, routed)          1.364     6.967    graph_unit/y_ball_reg_reg[9]_0[4]
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124     7.091 r  graph_unit/sq_ball_on0_carry_i_9/O
                         net (fo=9, routed)           0.500     7.591    graph_unit/sq_ball_on0_carry_i_9_n_0
    SLICE_X6Y16          LUT5 (Prop_lut5_I4_O)        0.116     7.707 f  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=6, routed)           0.900     8.607    graph_unit/y_ball_reg_reg[9]_1
    SLICE_X5Y14          LUT4 (Prop_lut4_I1_O)        0.354     8.961 r  graph_unit/x_delta_next3_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.961    graph_unit/x_delta_next3_carry__0_i_1_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.317 f  graph_unit/x_delta_next3_carry__0/CO[0]
                         net (fo=1, routed)           0.872    10.190    graph_unit/x_delta_next316_in
    SLICE_X10Y16         LUT6 (Prop_lut6_I2_O)        0.373    10.563 f  graph_unit/FSM_sequential_state_reg[1]_i_9/O
                         net (fo=1, routed)           0.555    11.117    graph_unit/FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.241 f  graph_unit/FSM_sequential_state_reg[1]_i_3/O
                         net (fo=15, routed)          0.500    11.741    graph_unit/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I3_O)        0.124    11.865 r  graph_unit/r_dig0[3]_i_1/O
                         net (fo=4, routed)           0.625    12.490    counter_unit1/r_dig0_reg[3]_0[0]
    SLICE_X14Y19         FDCE                                         r  counter_unit1/r_dig0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.439    14.780    counter_unit1/clk_IBUF_BUFG
    SLICE_X14Y19         FDCE                                         r  counter_unit1/r_dig0_reg[0]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X14Y19         FDCE (Setup_fdce_C_CE)      -0.169    14.836    counter_unit1/r_dig0_reg[0]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -12.490    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.346ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit1/r_dig0_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.405ns  (logic 2.089ns (28.210%)  route 5.316ns (71.790%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns = ( 14.780 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.564     5.085    graph_unit/clk_IBUF_BUFG
    SLICE_X10Y14         FDCE                                         r  graph_unit/y_ball_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  graph_unit/y_ball_reg_reg[4]/Q
                         net (fo=13, routed)          1.364     6.967    graph_unit/y_ball_reg_reg[9]_0[4]
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124     7.091 r  graph_unit/sq_ball_on0_carry_i_9/O
                         net (fo=9, routed)           0.500     7.591    graph_unit/sq_ball_on0_carry_i_9_n_0
    SLICE_X6Y16          LUT5 (Prop_lut5_I4_O)        0.116     7.707 f  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=6, routed)           0.900     8.607    graph_unit/y_ball_reg_reg[9]_1
    SLICE_X5Y14          LUT4 (Prop_lut4_I1_O)        0.354     8.961 r  graph_unit/x_delta_next3_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.961    graph_unit/x_delta_next3_carry__0_i_1_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.317 f  graph_unit/x_delta_next3_carry__0/CO[0]
                         net (fo=1, routed)           0.872    10.190    graph_unit/x_delta_next316_in
    SLICE_X10Y16         LUT6 (Prop_lut6_I2_O)        0.373    10.563 f  graph_unit/FSM_sequential_state_reg[1]_i_9/O
                         net (fo=1, routed)           0.555    11.117    graph_unit/FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.241 f  graph_unit/FSM_sequential_state_reg[1]_i_3/O
                         net (fo=15, routed)          0.500    11.741    graph_unit/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X13Y17         LUT6 (Prop_lut6_I3_O)        0.124    11.865 r  graph_unit/r_dig0[3]_i_1/O
                         net (fo=4, routed)           0.625    12.490    counter_unit1/r_dig0_reg[3]_0[0]
    SLICE_X14Y19         FDCE                                         r  counter_unit1/r_dig0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.439    14.780    counter_unit1/clk_IBUF_BUFG
    SLICE_X14Y19         FDCE                                         r  counter_unit1/r_dig0_reg[2]/C
                         clock pessimism              0.260    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X14Y19         FDCE (Setup_fdce_C_CE)      -0.169    14.836    counter_unit1/r_dig0_reg[2]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -12.490    
  -------------------------------------------------------------------
                         slack                                  2.346    

Slack (MET) :             2.438ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[0]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.317ns  (logic 2.089ns (28.550%)  route 5.228ns (71.449%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.564     5.085    graph_unit/clk_IBUF_BUFG
    SLICE_X10Y14         FDCE                                         r  graph_unit/y_ball_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  graph_unit/y_ball_reg_reg[4]/Q
                         net (fo=13, routed)          1.364     6.967    graph_unit/y_ball_reg_reg[9]_0[4]
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124     7.091 r  graph_unit/sq_ball_on0_carry_i_9/O
                         net (fo=9, routed)           0.500     7.591    graph_unit/sq_ball_on0_carry_i_9_n_0
    SLICE_X6Y16          LUT5 (Prop_lut5_I4_O)        0.116     7.707 f  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=6, routed)           0.900     8.607    graph_unit/y_ball_reg_reg[9]_1
    SLICE_X5Y14          LUT4 (Prop_lut4_I1_O)        0.354     8.961 r  graph_unit/x_delta_next3_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.961    graph_unit/x_delta_next3_carry__0_i_1_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.317 f  graph_unit/x_delta_next3_carry__0/CO[0]
                         net (fo=1, routed)           0.872    10.190    graph_unit/x_delta_next316_in
    SLICE_X10Y16         LUT6 (Prop_lut6_I2_O)        0.373    10.563 f  graph_unit/FSM_sequential_state_reg[1]_i_9/O
                         net (fo=1, routed)           0.555    11.117    graph_unit/FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.241 f  graph_unit/FSM_sequential_state_reg[1]_i_3/O
                         net (fo=15, routed)          0.532    11.773    graph_unit/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X14Y13         LUT6 (Prop_lut6_I3_O)        0.124    11.897 r  graph_unit/timer_reg[6]_i_1/O
                         net (fo=7, routed)           0.505    12.402    timer_unit/E[0]
    SLICE_X14Y16         FDPE                                         r  timer_unit/timer_reg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.443    14.784    timer_unit/clk_IBUF_BUFG
    SLICE_X14Y16         FDPE                                         r  timer_unit/timer_reg_reg[0]/C
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X14Y16         FDPE (Setup_fdpe_C_CE)      -0.169    14.840    timer_unit/timer_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         14.840    
                         arrival time                         -12.402    
  -------------------------------------------------------------------
                         slack                                  2.438    

Slack (MET) :             2.582ns  (required time - arrival time)
  Source:                 graph_unit/y_ball_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            timer_unit/timer_reg_reg[1]/CE
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        7.175ns  (logic 2.089ns (29.116%)  route 5.086ns (70.884%))
  Logic Levels:           7  (CARRY4=1 LUT4=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.564     5.085    graph_unit/clk_IBUF_BUFG
    SLICE_X10Y14         FDCE                                         r  graph_unit/y_ball_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y14         FDCE (Prop_fdce_C_Q)         0.518     5.603 f  graph_unit/y_ball_reg_reg[4]/Q
                         net (fo=13, routed)          1.364     6.967    graph_unit/y_ball_reg_reg[9]_0[4]
    SLICE_X6Y16          LUT6 (Prop_lut6_I0_O)        0.124     7.091 r  graph_unit/sq_ball_on0_carry_i_9/O
                         net (fo=9, routed)           0.500     7.591    graph_unit/sq_ball_on0_carry_i_9_n_0
    SLICE_X6Y16          LUT5 (Prop_lut5_I4_O)        0.116     7.707 f  graph_unit/sq_ball_on0_carry__0_i_3/O
                         net (fo=6, routed)           0.900     8.607    graph_unit/y_ball_reg_reg[9]_1
    SLICE_X5Y14          LUT4 (Prop_lut4_I1_O)        0.354     8.961 r  graph_unit/x_delta_next3_carry__0_i_1/O
                         net (fo=1, routed)           0.000     8.961    graph_unit/x_delta_next3_carry__0_i_1_n_0
    SLICE_X5Y14          CARRY4 (Prop_carry4_DI[0]_CO[0])
                                                      0.356     9.317 f  graph_unit/x_delta_next3_carry__0/CO[0]
                         net (fo=1, routed)           0.872    10.190    graph_unit/x_delta_next316_in
    SLICE_X10Y16         LUT6 (Prop_lut6_I2_O)        0.373    10.563 f  graph_unit/FSM_sequential_state_reg[1]_i_9/O
                         net (fo=1, routed)           0.555    11.117    graph_unit/FSM_sequential_state_reg[1]_i_9_n_0
    SLICE_X13Y16         LUT6 (Prop_lut6_I4_O)        0.124    11.241 f  graph_unit/FSM_sequential_state_reg[1]_i_3/O
                         net (fo=15, routed)          0.532    11.773    graph_unit/FSM_sequential_state_reg[1]_i_3_n_0
    SLICE_X14Y13         LUT6 (Prop_lut6_I3_O)        0.124    11.897 r  graph_unit/timer_reg[6]_i_1/O
                         net (fo=7, routed)           0.363    12.260    timer_unit/E[0]
    SLICE_X14Y14         FDPE                                         r  timer_unit/timer_reg_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         1.445    14.786    timer_unit/clk_IBUF_BUFG
    SLICE_X14Y14         FDPE                                         r  timer_unit/timer_reg_reg[1]/C
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X14Y14         FDPE (Setup_fdpe_C_CE)      -0.169    14.842    timer_unit/timer_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         14.842    
                         arrival time                         -12.260    
  -------------------------------------------------------------------
                         slack                                  2.582    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.103ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.475ns  (logic 0.355ns (74.774%)  route 0.120ns (25.226%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.564     1.447    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart/baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.707    uart/baudrate_gen/counter_reg[27]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     1.922 r  uart/baudrate_gen/counter_reg[28]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.922    uart/baudrate_gen/counter_reg[28]_i_1_n_7
    SLICE_X37Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.830     1.958    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[28]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart/baudrate_gen/counter_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.922    
  -------------------------------------------------------------------
                         slack                                  0.103    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.366ns (75.345%)  route 0.120ns (24.655%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.564     1.447    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart/baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.707    uart/baudrate_gen/counter_reg[27]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     1.933 r  uart/baudrate_gen/counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.933    uart/baudrate_gen/counter_reg[28]_i_1_n_5
    SLICE_X37Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.830     1.958    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[30]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart/baudrate_gen/counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.564     1.447    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart/baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.707    uart/baudrate_gen/counter_reg[27]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090     1.958 r  uart/baudrate_gen/counter_reg[28]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.958    uart/baudrate_gen/counter_reg[28]_i_1_n_6
    SLICE_X37Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.830     1.958    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[29]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart/baudrate_gen/counter_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 uart/baudrate_gen/counter_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/baudrate_gen/counter_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.391ns (76.552%)  route 0.120ns (23.448%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.564     1.447    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y49         FDRE                                         r  uart/baudrate_gen/counter_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y49         FDRE (Prop_fdre_C_Q)         0.141     1.588 r  uart/baudrate_gen/counter_reg[27]/Q
                         net (fo=2, routed)           0.119     1.707    uart/baudrate_gen/counter_reg[27]
    SLICE_X37Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160     1.867 r  uart/baudrate_gen/counter_reg[24]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.868    uart/baudrate_gen/counter_reg[24]_i_1_n_0
    SLICE_X37Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090     1.958 r  uart/baudrate_gen/counter_reg[28]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.958    uart/baudrate_gen/counter_reg[28]_i_1_n_4
    SLICE_X37Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.830     1.958    uart/baudrate_gen/clk_IBUF_BUFG
    SLICE_X37Y50         FDRE                                         r  uart/baudrate_gen/counter_reg[31]/C
                         clock pessimism             -0.244     1.714    
    SLICE_X37Y50         FDRE (Hold_fdre_C_D)         0.105     1.819    uart/baudrate_gen/counter_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.819    
                         arrival time                           1.958    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.205ns  (arrival time - required time)
  Source:                 uart/last_rec_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart/en_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.227ns (76.736%)  route 0.069ns (23.264%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.593     1.476    uart/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  uart/last_rec_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y10          FDRE (Prop_fdre_C_Q)         0.128     1.604 f  uart/last_rec_reg/Q
                         net (fo=2, routed)           0.069     1.673    uart/receiver/last_rec
    SLICE_X3Y10          LUT2 (Prop_lut2_I1_O)        0.099     1.772 r  uart/receiver/en_i_1/O
                         net (fo=1, routed)           0.000     1.772    uart/receiver_n_13
    SLICE_X3Y10          FDRE                                         r  uart/en_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.864     1.991    uart/clk_IBUF_BUFG
    SLICE_X3Y10          FDRE                                         r  uart/en_reg/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y10          FDRE (Hold_fdre_C_D)         0.091     1.567    uart/en_reg
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.772    
  -------------------------------------------------------------------
                         slack                                  0.205    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 counter_unit2/r_dig1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit2/r_dig1_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.227ns (73.136%)  route 0.083ns (26.864%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.556     1.439    counter_unit2/clk_IBUF_BUFG
    SLICE_X13Y21         FDCE                                         r  counter_unit2/r_dig1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDCE (Prop_fdce_C_Q)         0.128     1.567 r  counter_unit2/r_dig1_reg[2]/Q
                         net (fo=5, routed)           0.083     1.651    counter_unit2/r_dig1_reg[3]_0[2]
    SLICE_X13Y21         LUT6 (Prop_lut6_I1_O)        0.099     1.750 r  counter_unit2/r_dig1[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.750    counter_unit2/r_dig1[1]_i_1__0_n_0
    SLICE_X13Y21         FDCE                                         r  counter_unit2/r_dig1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.824     1.951    counter_unit2/clk_IBUF_BUFG
    SLICE_X13Y21         FDCE                                         r  counter_unit2/r_dig1_reg[1]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X13Y21         FDCE (Hold_fdce_C_D)         0.092     1.531    counter_unit2/r_dig1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.531    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 counter_unit2/r_dig0_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit2/r_dig0_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.246ns (70.553%)  route 0.103ns (29.447%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.556     1.439    counter_unit2/clk_IBUF_BUFG
    SLICE_X14Y21         FDCE                                         r  counter_unit2/r_dig0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDCE (Prop_fdce_C_Q)         0.148     1.587 r  counter_unit2/r_dig0_reg[2]/Q
                         net (fo=6, routed)           0.103     1.690    counter_unit2/Q[2]
    SLICE_X14Y21         LUT6 (Prop_lut6_I2_O)        0.098     1.788 r  counter_unit2/r_dig0[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.788    counter_unit2/r_dig0[3]_i_2__0_n_0
    SLICE_X14Y21         FDCE                                         r  counter_unit2/r_dig0_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.824     1.951    counter_unit2/clk_IBUF_BUFG
    SLICE_X14Y21         FDCE                                         r  counter_unit2/r_dig0_reg[3]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X14Y21         FDCE (Hold_fdce_C_D)         0.121     1.560    counter_unit2/r_dig0_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.788    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 counter_unit2/r_dig1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit2/r_dig1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.519%)  route 0.182ns (49.481%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.556     1.439    counter_unit2/clk_IBUF_BUFG
    SLICE_X13Y21         FDCE                                         r  counter_unit2/r_dig1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDCE (Prop_fdce_C_Q)         0.141     1.580 r  counter_unit2/r_dig1_reg[0]/Q
                         net (fo=6, routed)           0.182     1.762    counter_unit2/r_dig1_reg[3]_0[0]
    SLICE_X12Y20         LUT6 (Prop_lut6_I4_O)        0.045     1.807 r  counter_unit2/r_dig1[3]_i_2__0/O
                         net (fo=1, routed)           0.000     1.807    counter_unit2/r_dig1[3]_i_2__0_n_0
    SLICE_X12Y20         FDCE                                         r  counter_unit2/r_dig1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.825     1.952    counter_unit2/clk_IBUF_BUFG
    SLICE_X12Y20         FDCE                                         r  counter_unit2/r_dig1_reg[3]/C
                         clock pessimism             -0.498     1.454    
    SLICE_X12Y20         FDCE (Hold_fdce_C_D)         0.120     1.574    counter_unit2/r_dig1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 counter_unit1/r_dig1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit1/r_dig1_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.246ns (67.816%)  route 0.117ns (32.184%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.556     1.439    counter_unit1/clk_IBUF_BUFG
    SLICE_X12Y21         FDCE                                         r  counter_unit1/r_dig1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y21         FDCE (Prop_fdce_C_Q)         0.148     1.587 r  counter_unit1/r_dig1_reg[2]/Q
                         net (fo=5, routed)           0.117     1.704    counter_unit1/r_dig1_reg[3]_0[2]
    SLICE_X12Y21         LUT6 (Prop_lut6_I2_O)        0.098     1.802 r  counter_unit1/r_dig1[3]_i_2/O
                         net (fo=1, routed)           0.000     1.802    counter_unit1/dig1_next[3]
    SLICE_X12Y21         FDCE                                         r  counter_unit1/r_dig1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.824     1.951    counter_unit1/clk_IBUF_BUFG
    SLICE_X12Y21         FDCE                                         r  counter_unit1/r_dig1_reg[3]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X12Y21         FDCE (Hold_fdce_C_D)         0.121     1.560    counter_unit1/r_dig1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.242    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 counter_unit2/r_dig0_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_unit2/r_dig0_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.370ns  (logic 0.209ns (56.550%)  route 0.161ns (43.450%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.556     1.439    counter_unit2/clk_IBUF_BUFG
    SLICE_X14Y21         FDCE                                         r  counter_unit2/r_dig0_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y21         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  counter_unit2/r_dig0_reg[1]/Q
                         net (fo=6, routed)           0.161     1.764    counter_unit2/Q[1]
    SLICE_X14Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.809 r  counter_unit2/r_dig0[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.809    counter_unit2/r_dig0[1]_i_1__0_n_0
    SLICE_X14Y21         FDCE                                         r  counter_unit2/r_dig0_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=146, routed)         0.824     1.951    counter_unit2/clk_IBUF_BUFG
    SLICE_X14Y21         FDCE                                         r  counter_unit2/r_dig0_reg[1]/C
                         clock pessimism             -0.512     1.439    
    SLICE_X14Y21         FDCE (Hold_fdce_C_D)         0.121     1.560    counter_unit2/r_dig0_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.809    
  -------------------------------------------------------------------
                         slack                                  0.249    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y6    text_unit/ascii_unit/addr_reg_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X13Y14   FSM_sequential_state_reg_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X13Y14   FSM_sequential_state_reg_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y19   counter_unit1/r_dig0_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y20   counter_unit1/r_dig0_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y19   counter_unit1/r_dig0_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X14Y20   counter_unit1/r_dig0_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X3Y12    graph_unit/y_pad1_reg_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         10.000      9.000      SLICE_X3Y12    graph_unit/y_pad1_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y14   FSM_sequential_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X13Y14   FSM_sequential_state_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y45   uart/baudrate_gen/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y45   uart/baudrate_gen/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y46   uart/baudrate_gen/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y48   uart/baudrate_gen/counter_reg[22]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y48   uart/baudrate_gen/counter_reg[23]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y49   uart/baudrate_gen/counter_reg[24]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y49   uart/baudrate_gen/counter_reg[25]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X37Y49   uart/baudrate_gen/counter_reg[26]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y19   counter_unit1/r_dig0_reg[0]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y20   counter_unit1/r_dig0_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y19   counter_unit1/r_dig0_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X14Y20   counter_unit1/r_dig0_reg[3]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X1Y32    rgb_reg_reg[7]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y32    rgb_reg_reg[7]_lopt_replica/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y32    rgb_reg_reg[7]_lopt_replica_2/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y32    rgb_reg_reg[7]_lopt_replica_4/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y32    rgb_reg_reg[7]_lopt_replica_5/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X0Y24    rgb_reg_reg[8]/C



