- name: PMCNTENSET_EL0
  long_name: "Performance Monitors Count Enable Set register"
  purpose: |
       "
       Enables the Cycle Count Register, PMCCNTR_EL0, and any implemented event
       counters PMEVCNTR<n>. Reading this register shows which counters are
       enabled.
       "
  size: 32
  arch: armv8a
  component: pmu
  execution_state: None

  access_mechanisms:
      - name: ldr
        is_read: True
        offset: 0xc00

      - name: str
        is_write: True
        offset: 0xc00

  fieldsets:
      - name: fieldset_1
        size: 32

        fields:
          - name: P<n>
            lsb: 0
            msb: 30

          - name: C
            lsb: 31
            msb: 31
