// Seed: 3549445618
module module_0;
  assign id_1 = id_1;
  wire id_2;
  wire id_3 = id_2;
  always @(negedge id_1) begin
    $display(1, 1, 1, 1);
  end
endmodule
module module_1 (
    input tri id_0,
    input supply0 id_1,
    input wire id_2,
    input tri0 id_3,
    input tri1 id_4,
    output tri id_5,
    output tri0 id_6,
    input uwire id_7,
    input wire id_8,
    input wand id_9,
    input uwire id_10,
    input tri0 id_11,
    output wor id_12,
    input wor id_13,
    input wand id_14,
    output tri0 id_15,
    input supply1 id_16,
    output tri1 id_17
);
  tri0 id_19;
  wire id_20;
  assign id_15 = id_3;
  id_21(
      .id_0(id_9),
      .id_1(id_12),
      .id_2(1),
      .id_3(1),
      .id_4(id_6),
      .id_5(id_15),
      .id_6(id_1),
      .id_7(1),
      .id_8(1),
      .id_9(!id_9),
      .id_10(id_16),
      .id_11(id_2 << 1),
      .id_12(id_20),
      .id_13(1 ==? 1'h0),
      .id_14(1 != id_4),
      .id_15(1 == id_19),
      .id_16(!id_7),
      .id_17(1),
      .id_18(id_1)
  ); module_0();
endmodule
