<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="uBlaze_PmodACL2_0_0_synth_1" LaunchDir="C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/GPIO_uBlaze_N4/GPIO_uBlaze_N4/GPIO_uBlaze_N4.runs/uBlaze_PmodACL2_0_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="uBlaze_xbar_0_synth_1" LaunchDir="C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/GPIO_uBlaze_N4/GPIO_uBlaze_N4/GPIO_uBlaze_N4.runs/uBlaze_xbar_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="uBlaze_dlmb_bram_if_cntlr_0_synth_1" LaunchDir="C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/GPIO_uBlaze_N4/GPIO_uBlaze_N4/GPIO_uBlaze_N4.runs/uBlaze_dlmb_bram_if_cntlr_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/GPIO_uBlaze_N4/GPIO_uBlaze_N4/GPIO_uBlaze_N4.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="uBlaze_PmodACL2_0_0_synth_1"/>
		<Parent Id="uBlaze_xbar_0_synth_1"/>
		<Parent Id="uBlaze_dlmb_bram_if_cntlr_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="C:/Users/Jerome/Desktop/Programming_Learning/FPGA/SoC/Projects/GPIO_uBlaze_N4/GPIO_uBlaze_N4/GPIO_uBlaze_N4.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="uBlaze_PmodACL2_0_0_synth_1"/>
		<Parent Id="uBlaze_xbar_0_synth_1"/>
		<Parent Id="uBlaze_dlmb_bram_if_cntlr_0_synth_1"/>
	</Run>
</Runs>

