|test4
clk => flipflop_1Hz.CLK
clk => count_1Hz[0].CLK
clk => count_1Hz[1].CLK
clk => count_1Hz[2].CLK
clk => flipflop_10Hz.CLK
clk => count_10Hz[0].CLK
clk => count_10Hz[1].CLK
clk => count_10Hz[2].CLK
enable => flipflop_10Hz.ACLR
enable => flipflop_1Hz.ACLR
enable => count_10Hz[2].ENA
enable => count_10Hz[1].ENA
enable => count_10Hz[0].ENA
enable => count_1Hz[2].ENA
enable => count_1Hz[1].ENA
enable => count_1Hz[0].ENA
out_10Hz <= flipflop_10Hz.DB_MAX_OUTPUT_PORT_TYPE
out_1Hz <= flipflop_1Hz.DB_MAX_OUTPUT_PORT_TYPE


