11:47:36
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 11:47:38 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 11:47:38 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 11:47:38 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 80MB)


Process completed successfully.
# Thu Oct 03 11:47:38 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 11:47:38 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 11:47:38 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 11:47:38 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 11:47:39 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 11:47:39 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     228  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 228 sequential elements including b2v_inst.dir_mem[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 11:47:40 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 11:47:40 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 163MB peak: 165MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -3.03ns		 526 /       200
   2		0h:00m:01s		    -3.03ns		 517 /       200
   3		0h:00m:01s		    -3.03ns		 521 /       200
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.cuenta_pixel[0] (in view: work.anda_plis(bdf_type)) with 9 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[2] (in view: work.anda_plis(bdf_type)) with 25 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[4] (in view: work.anda_plis(bdf_type)) with 20 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[3] (in view: work.anda_plis(bdf_type)) with 22 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[1] (in view: work.anda_plis(bdf_type)) with 27 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.state[17] (in view: work.anda_plis(bdf_type)) with 31 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[0] (in view: work.anda_plis(bdf_type)) with 26 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[6] (in view: work.anda_plis(bdf_type)) with 18 loads 2 times to improve timing.
Timing driven replication report
Added 14 Registers via timing driven replication
Added 14 LUTs via timing driven replication

   4		0h:00m:01s		    -2.28ns		 583 /       214
   5		0h:00m:01s		    -1.63ns		 584 /       214
   6		0h:00m:01s		    -1.63ns		 585 /       214
   7		0h:00m:01s		    -1.63ns		 585 /       214


   8		0h:00m:01s		    -1.63ns		 583 /       214
   9		0h:00m:01s		    -1.63ns		 584 /       214
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_17_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_6_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_axb_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_axb_2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_axb_3 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_axb_4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_axb_5 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_axb_6 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_4_iv_0_a2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_4_iv_0_a2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_4_iv_0_a2[5] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_26 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_0_d1_axbxc0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_0_d1_axbxc1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_0_d1_axbxc2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_4_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_4_0_iv_0_o2_0_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_axb_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_0_i_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_227_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_4_0_iv_0_a2_1_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_4_iv_0_a2_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_2_1_sqmuxa_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_4_0_iv_0_o2_1[2] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_17_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_6_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_axb_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_axb_2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_axb_3 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_axb_4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_axb_5 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_axb_6 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3_e[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_4_iv_0_a2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_4_iv_0_a2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_4_iv_0_a2[5] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_26 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_0_d1_axbxc0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_0_d1_axbxc1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_0_d1_axbxc2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_4_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_4_0_iv_0_o2_0_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_axb_0_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_0_i_o2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_227_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_4_0_iv_0_a2_1_0[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_4_iv_0_a2_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_2_1_sqmuxa_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un2_indice_4_0_iv_0_o2_1[2] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_253_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 170MB peak: 171MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 170MB peak: 171MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 216 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   216        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 142MB peak: 171MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 169MB peak: 171MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 170MB peak: 172MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 168MB peak: 172MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 11.62ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 11:47:42 2024
#


Top view:               anda_plis
Requested Frequency:    86.1 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -2.050

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      86.1 MHz      73.2 MHz      11.616        13.666        -2.050     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  11.616      -2.050  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                   Arrival           
Instance                     Reference         Type         Pin     Net                 Time        Slack 
                             Clock                                                                        
----------------------------------------------------------------------------------------------------------
b2v_inst.state[15]           anda_plis|clk     SB_DFFR      Q       state[15]           0.540       -2.050
b2v_inst.state_17_rep1       anda_plis|clk     SB_DFFS      Q       state_17_rep1       0.540       -2.001
b2v_inst.cuenta_er[2]        anda_plis|clk     SB_DFFER     Q       cuenta[2]           0.540       -1.312
b2v_inst.cuenta[3]           anda_plis|clk     SB_DFFER     Q       cuenta[3]           0.540       -1.263
b2v_inst.reg_ancho_1[0]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[0]      0.540       -0.903
b2v_inst.reg_ancho_1[1]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[1]      0.540       -0.854
b2v_inst.reg_ancho_3[0]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[0]      0.540       -0.854
b2v_inst.reg_ancho_1[2]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[2]      0.540       -0.833
b2v_inst.reg_ancho_1[3]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[3]      0.540       -0.770
b2v_inst.reg_anterior[0]     anda_plis|clk     SB_DFFER     Q       reg_anterior[0]     0.540       -0.770
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                           Required           
Instance                        Reference         Type         Pin     Net                         Time         Slack 
                                Clock                                                                                 
----------------------------------------------------------------------------------------------------------------------
b2v_inst.dir_mem[5]             anda_plis|clk     SB_DFF       D       un2_indice_4_iv_0[5]        11.511       -2.050
b2v_inst.dir_mem[6]             anda_plis|clk     SB_DFF       D       un2_indice_4_iv_0[6]        11.511       -2.036
b2v_inst.dir_mem[4]             anda_plis|clk     SB_DFF       D       un2_indice_4_0_i[4]         11.511       -1.756
b2v_inst.dir_mem[1]             anda_plis|clk     SB_DFF       D       un2_indice_4_iv_0[1]        11.511       -1.585
b2v_inst.dir_mem[2]             anda_plis|clk     SB_DFF       D       un2_indice_4_0_i[2]         11.511       -1.538
b2v_inst.cuenta[3]              anda_plis|clk     SB_DFFER     D       cuenta_5[3]                 11.511       -1.312
b2v_inst.state[16]              anda_plis|clk     SB_DFFR      D       N_185_i                     11.511       -1.312
b2v_inst.data_a_escribir[1]     anda_plis|clk     SB_DFFE      D       un1_reg_anterior_0_i[1]     11.511       -0.903
b2v_inst.data_a_escribir[4]     anda_plis|clk     SB_DFFE      D       un1_reg_anterior_0_i[4]     11.511       -0.903
b2v_inst.data_a_escribir[5]     anda_plis|clk     SB_DFFE      D       un1_reg_anterior_0_i[5]     11.511       -0.903
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.616
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.511

    - Propagation time:                      13.560
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -2.050

    Number of logic level(s):                10
    Starting point:                          b2v_inst.state[15] / Q
    Ending point:                            b2v_inst.dir_mem[5] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
b2v_inst.state[15]                   SB_DFFR      Q        Out     0.540     0.540       -         
state[15]                            Net          -        -       1.599     -           11        
b2v_inst.state_17_rep1_RNI8RAF       SB_LUT4      I0       In      -         2.139       -         
b2v_inst.state_17_rep1_RNI8RAF       SB_LUT4      O        Out     0.449     2.588       -         
N_219                                Net          -        -       1.371     -           8         
b2v_inst.dir_mem_RNIGDS01[1]         SB_LUT4      I0       In      -         3.959       -         
b2v_inst.dir_mem_RNIGDS01[1]         SB_LUT4      O        Out     0.449     4.408       -         
un2_indice_axb_1                     Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNIAPQD1[1]         SB_LUT4      I1       In      -         5.779       -         
b2v_inst.dir_mem_RNIAPQD1[1]         SB_LUT4      O        Out     0.400     6.178       -         
dir_mem_RNIAPQD1[1]                  Net          -        -       0.905     -           2         
b2v_inst.state_fast_RNI68IL3[17]     SB_CARRY     I0       In      -         7.083       -         
b2v_inst.state_fast_RNI68IL3[17]     SB_CARRY     CO       Out     0.258     7.341       -         
un2_indice_cry_1                     Net          -        -       0.014     -           2         
b2v_inst.state_fast_RNI21TA5[17]     SB_CARRY     CI       In      -         7.355       -         
b2v_inst.state_fast_RNI21TA5[17]     SB_CARRY     CO       Out     0.126     7.481       -         
un2_indice_cry_2                     Net          -        -       0.014     -           2         
b2v_inst.state_fast_RNI0S707[17]     SB_CARRY     CI       In      -         7.495       -         
b2v_inst.state_fast_RNI0S707[17]     SB_CARRY     CO       Out     0.126     7.621       -         
un2_indice_cry_3                     Net          -        -       0.014     -           2         
b2v_inst.state_fast_RNIA71R8[17]     SB_CARRY     CI       In      -         7.635       -         
b2v_inst.state_fast_RNIA71R8[17]     SB_CARRY     CO       Out     0.126     7.761       -         
un2_indice_cry_4                     Net          -        -       0.386     -           2         
b2v_inst.dir_mem_RNO_3[5]            SB_LUT4      I3       In      -         8.147       -         
b2v_inst.dir_mem_RNO_3[5]            SB_LUT4      O        Out     0.316     8.463       -         
un2_indice_20[5]                     Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_0[5]            SB_LUT4      I0       In      -         9.834       -         
b2v_inst.dir_mem_RNO_0[5]            SB_LUT4      O        Out     0.449     10.283      -         
N_434                                Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO[5]              SB_LUT4      I1       In      -         11.654      -         
b2v_inst.dir_mem_RNO[5]              SB_LUT4      O        Out     0.400     12.054      -         
un2_indice_4_iv_0[5]                 Net          -        -       1.507     -           1         
b2v_inst.dir_mem[5]                  SB_DFF       D        In      -         13.560      -         
===================================================================================================
Total path delay (propagation time + setup) of 13.666 is 3.743(27.4%) logic and 9.923(72.6%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      11.616
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.511

    - Propagation time:                      13.547
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.036

    Number of logic level(s):                11
    Starting point:                          b2v_inst.state[15] / Q
    Ending point:                            b2v_inst.dir_mem[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
b2v_inst.state[15]                   SB_DFFR      Q        Out     0.540     0.540       -         
state[15]                            Net          -        -       1.599     -           11        
b2v_inst.state_17_rep1_RNI8RAF       SB_LUT4      I0       In      -         2.139       -         
b2v_inst.state_17_rep1_RNI8RAF       SB_LUT4      O        Out     0.449     2.588       -         
N_219                                Net          -        -       1.371     -           8         
b2v_inst.dir_mem_RNIGDS01[1]         SB_LUT4      I0       In      -         3.959       -         
b2v_inst.dir_mem_RNIGDS01[1]         SB_LUT4      O        Out     0.449     4.408       -         
un2_indice_axb_1                     Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNIAPQD1[1]         SB_LUT4      I1       In      -         5.779       -         
b2v_inst.dir_mem_RNIAPQD1[1]         SB_LUT4      O        Out     0.400     6.178       -         
dir_mem_RNIAPQD1[1]                  Net          -        -       0.905     -           2         
b2v_inst.state_fast_RNI68IL3[17]     SB_CARRY     I0       In      -         7.083       -         
b2v_inst.state_fast_RNI68IL3[17]     SB_CARRY     CO       Out     0.258     7.341       -         
un2_indice_cry_1                     Net          -        -       0.014     -           2         
b2v_inst.state_fast_RNI21TA5[17]     SB_CARRY     CI       In      -         7.355       -         
b2v_inst.state_fast_RNI21TA5[17]     SB_CARRY     CO       Out     0.126     7.481       -         
un2_indice_cry_2                     Net          -        -       0.014     -           2         
b2v_inst.state_fast_RNI0S707[17]     SB_CARRY     CI       In      -         7.495       -         
b2v_inst.state_fast_RNI0S707[17]     SB_CARRY     CO       Out     0.126     7.621       -         
un2_indice_cry_3                     Net          -        -       0.014     -           2         
b2v_inst.state_fast_RNIA71R8[17]     SB_CARRY     CI       In      -         7.635       -         
b2v_inst.state_fast_RNIA71R8[17]     SB_CARRY     CO       Out     0.126     7.761       -         
un2_indice_cry_4                     Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNO_9[6]            SB_CARRY     CI       In      -         7.775       -         
b2v_inst.dir_mem_RNO_9[6]            SB_CARRY     CO       Out     0.126     7.902       -         
un2_indice_cry_5                     Net          -        -       0.386     -           1         
b2v_inst.dir_mem_RNO_5[6]            SB_LUT4      I3       In      -         8.288       -         
b2v_inst.dir_mem_RNO_5[6]            SB_LUT4      O        Out     0.316     8.603       -         
un2_indice_20[6]                     Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_1[6]            SB_LUT4      I3       In      -         9.974       -         
b2v_inst.dir_mem_RNO_1[6]            SB_LUT4      O        Out     0.316     10.290      -         
un2_indice_4_iv_0_0[6]               Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO[6]              SB_LUT4      I2       In      -         11.661      -         
b2v_inst.dir_mem_RNO[6]              SB_LUT4      O        Out     0.379     12.040      -         
un2_indice_4_iv_0[6]                 Net          -        -       1.507     -           1         
b2v_inst.dir_mem[6]                  SB_DFF       D        In      -         13.547      -         
===================================================================================================
Total path delay (propagation time + setup) of 13.652 is 3.715(27.2%) logic and 9.937(72.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      11.616
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.511

    - Propagation time:                      13.511
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -2.001

    Number of logic level(s):                10
    Starting point:                          b2v_inst.state_17_rep1 / Q
    Ending point:                            b2v_inst.dir_mem[5] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
b2v_inst.state_17_rep1               SB_DFFS      Q        Out     0.540     0.540       -         
state_17_rep1                        Net          -        -       1.599     -           10        
b2v_inst.state_17_rep1_RNI8RAF       SB_LUT4      I1       In      -         2.139       -         
b2v_inst.state_17_rep1_RNI8RAF       SB_LUT4      O        Out     0.400     2.539       -         
N_219                                Net          -        -       1.371     -           8         
b2v_inst.dir_mem_RNIGDS01[1]         SB_LUT4      I0       In      -         3.910       -         
b2v_inst.dir_mem_RNIGDS01[1]         SB_LUT4      O        Out     0.449     4.359       -         
un2_indice_axb_1                     Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNIAPQD1[1]         SB_LUT4      I1       In      -         5.729       -         
b2v_inst.dir_mem_RNIAPQD1[1]         SB_LUT4      O        Out     0.400     6.129       -         
dir_mem_RNIAPQD1[1]                  Net          -        -       0.905     -           2         
b2v_inst.state_fast_RNI68IL3[17]     SB_CARRY     I0       In      -         7.034       -         
b2v_inst.state_fast_RNI68IL3[17]     SB_CARRY     CO       Out     0.258     7.292       -         
un2_indice_cry_1                     Net          -        -       0.014     -           2         
b2v_inst.state_fast_RNI21TA5[17]     SB_CARRY     CI       In      -         7.306       -         
b2v_inst.state_fast_RNI21TA5[17]     SB_CARRY     CO       Out     0.126     7.432       -         
un2_indice_cry_2                     Net          -        -       0.014     -           2         
b2v_inst.state_fast_RNI0S707[17]     SB_CARRY     CI       In      -         7.446       -         
b2v_inst.state_fast_RNI0S707[17]     SB_CARRY     CO       Out     0.126     7.572       -         
un2_indice_cry_3                     Net          -        -       0.014     -           2         
b2v_inst.state_fast_RNIA71R8[17]     SB_CARRY     CI       In      -         7.586       -         
b2v_inst.state_fast_RNIA71R8[17]     SB_CARRY     CO       Out     0.126     7.712       -         
un2_indice_cry_4                     Net          -        -       0.386     -           2         
b2v_inst.dir_mem_RNO_3[5]            SB_LUT4      I3       In      -         8.098       -         
b2v_inst.dir_mem_RNO_3[5]            SB_LUT4      O        Out     0.316     8.414       -         
un2_indice_20[5]                     Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_0[5]            SB_LUT4      I0       In      -         9.785       -         
b2v_inst.dir_mem_RNO_0[5]            SB_LUT4      O        Out     0.449     10.234      -         
N_434                                Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO[5]              SB_LUT4      I1       In      -         11.605      -         
b2v_inst.dir_mem_RNO[5]              SB_LUT4      O        Out     0.400     12.004      -         
un2_indice_4_iv_0[5]                 Net          -        -       1.507     -           1         
b2v_inst.dir_mem[5]                  SB_DFF       D        In      -         13.511      -         
===================================================================================================
Total path delay (propagation time + setup) of 13.617 is 3.694(27.1%) logic and 9.923(72.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      11.616
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.511

    - Propagation time:                      13.497
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.987

    Number of logic level(s):                11
    Starting point:                          b2v_inst.state_17_rep1 / Q
    Ending point:                            b2v_inst.dir_mem[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
b2v_inst.state_17_rep1               SB_DFFS      Q        Out     0.540     0.540       -         
state_17_rep1                        Net          -        -       1.599     -           10        
b2v_inst.state_17_rep1_RNI8RAF       SB_LUT4      I1       In      -         2.139       -         
b2v_inst.state_17_rep1_RNI8RAF       SB_LUT4      O        Out     0.400     2.539       -         
N_219                                Net          -        -       1.371     -           8         
b2v_inst.dir_mem_RNIGDS01[1]         SB_LUT4      I0       In      -         3.910       -         
b2v_inst.dir_mem_RNIGDS01[1]         SB_LUT4      O        Out     0.449     4.359       -         
un2_indice_axb_1                     Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNIAPQD1[1]         SB_LUT4      I1       In      -         5.729       -         
b2v_inst.dir_mem_RNIAPQD1[1]         SB_LUT4      O        Out     0.400     6.129       -         
dir_mem_RNIAPQD1[1]                  Net          -        -       0.905     -           2         
b2v_inst.state_fast_RNI68IL3[17]     SB_CARRY     I0       In      -         7.034       -         
b2v_inst.state_fast_RNI68IL3[17]     SB_CARRY     CO       Out     0.258     7.292       -         
un2_indice_cry_1                     Net          -        -       0.014     -           2         
b2v_inst.state_fast_RNI21TA5[17]     SB_CARRY     CI       In      -         7.306       -         
b2v_inst.state_fast_RNI21TA5[17]     SB_CARRY     CO       Out     0.126     7.432       -         
un2_indice_cry_2                     Net          -        -       0.014     -           2         
b2v_inst.state_fast_RNI0S707[17]     SB_CARRY     CI       In      -         7.446       -         
b2v_inst.state_fast_RNI0S707[17]     SB_CARRY     CO       Out     0.126     7.572       -         
un2_indice_cry_3                     Net          -        -       0.014     -           2         
b2v_inst.state_fast_RNIA71R8[17]     SB_CARRY     CI       In      -         7.586       -         
b2v_inst.state_fast_RNIA71R8[17]     SB_CARRY     CO       Out     0.126     7.712       -         
un2_indice_cry_4                     Net          -        -       0.014     -           2         
b2v_inst.dir_mem_RNO_9[6]            SB_CARRY     CI       In      -         7.726       -         
b2v_inst.dir_mem_RNO_9[6]            SB_CARRY     CO       Out     0.126     7.853       -         
un2_indice_cry_5                     Net          -        -       0.386     -           1         
b2v_inst.dir_mem_RNO_5[6]            SB_LUT4      I3       In      -         8.239       -         
b2v_inst.dir_mem_RNO_5[6]            SB_LUT4      O        Out     0.316     8.554       -         
un2_indice_20[6]                     Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_1[6]            SB_LUT4      I3       In      -         9.925       -         
b2v_inst.dir_mem_RNO_1[6]            SB_LUT4      O        Out     0.316     10.241      -         
un2_indice_4_iv_0_0[6]               Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO[6]              SB_LUT4      I2       In      -         11.612      -         
b2v_inst.dir_mem_RNO[6]              SB_LUT4      O        Out     0.379     11.990      -         
un2_indice_4_iv_0[6]                 Net          -        -       1.507     -           1         
b2v_inst.dir_mem[6]                  SB_DFF       D        In      -         13.497      -         
===================================================================================================
Total path delay (propagation time + setup) of 13.603 is 3.666(26.9%) logic and 9.937(73.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      11.616
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.511

    - Propagation time:                      13.420
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.910

    Number of logic level(s):                9
    Starting point:                          b2v_inst.state[15] / Q
    Ending point:                            b2v_inst.dir_mem[5] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                    Pin      Pin               Arrival     No. of    
Name                                 Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------
b2v_inst.state[15]                   SB_DFFR      Q        Out     0.540     0.540       -         
state[15]                            Net          -        -       1.599     -           11        
b2v_inst.state_17_rep1_RNI8RAF       SB_LUT4      I0       In      -         2.139       -         
b2v_inst.state_17_rep1_RNI8RAF       SB_LUT4      O        Out     0.449     2.588       -         
N_219                                Net          -        -       1.371     -           8         
b2v_inst.dir_mem_RNI81ER[2]          SB_LUT4      I0       In      -         3.959       -         
b2v_inst.dir_mem_RNI81ER[2]          SB_LUT4      O        Out     0.449     4.408       -         
un2_indice_axb_2                     Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNI2DC81[2]         SB_LUT4      I1       In      -         5.779       -         
b2v_inst.dir_mem_RNI2DC81[2]         SB_LUT4      O        Out     0.400     6.178       -         
dir_mem_RNI2DC81[2]                  Net          -        -       0.905     -           2         
b2v_inst.state_fast_RNI21TA5[17]     SB_CARRY     I0       In      -         7.083       -         
b2v_inst.state_fast_RNI21TA5[17]     SB_CARRY     CO       Out     0.258     7.341       -         
un2_indice_cry_2                     Net          -        -       0.014     -           2         
b2v_inst.state_fast_RNI0S707[17]     SB_CARRY     CI       In      -         7.355       -         
b2v_inst.state_fast_RNI0S707[17]     SB_CARRY     CO       Out     0.126     7.481       -         
un2_indice_cry_3                     Net          -        -       0.014     -           2         
b2v_inst.state_fast_RNIA71R8[17]     SB_CARRY     CI       In      -         7.495       -         
b2v_inst.state_fast_RNIA71R8[17]     SB_CARRY     CO       Out     0.126     7.621       -         
un2_indice_cry_4                     Net          -        -       0.386     -           2         
b2v_inst.dir_mem_RNO_3[5]            SB_LUT4      I3       In      -         8.007       -         
b2v_inst.dir_mem_RNO_3[5]            SB_LUT4      O        Out     0.316     8.323       -         
un2_indice_20[5]                     Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO_0[5]            SB_LUT4      I0       In      -         9.694       -         
b2v_inst.dir_mem_RNO_0[5]            SB_LUT4      O        Out     0.449     10.143      -         
N_434                                Net          -        -       1.371     -           1         
b2v_inst.dir_mem_RNO[5]              SB_LUT4      I1       In      -         11.514      -         
b2v_inst.dir_mem_RNO[5]              SB_LUT4      O        Out     0.400     11.913      -         
un2_indice_4_iv_0[5]                 Net          -        -       1.507     -           1         
b2v_inst.dir_mem[5]                  SB_DFF       D        In      -         13.420      -         
===================================================================================================
Total path delay (propagation time + setup) of 13.525 is 3.616(26.7%) logic and 9.909(73.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 169MB peak: 172MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 169MB peak: 172MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        93 uses
SB_DFF          35 uses
SB_DFFE         20 uses
SB_DFFER        79 uses
SB_DFFES        1 use
SB_DFFESR       8 uses
SB_DFFR         44 uses
SB_DFFS         7 uses
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         571 uses

I/O Register bits:                  0
Register bits not including I/Os:   214 (6%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 216

@S |Mapping Summary:
Total  LUTs: 571 (16%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 571 = 571 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 30MB peak: 172MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Thu Oct 03 11:47:42 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	571
    Number of DFFs      	:	214
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	93
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	44
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	19
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	8
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	71
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	643
    Number of DFFs      	:	214
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	93

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	202
        LUT, DFF and CARRY	:	12
    Combinational LogicCells
        Only LUT         	:	389
        CARRY Only       	:	41
        LUT with CARRY   	:	40
    LogicCells                  :	684/3520
    PLBs                        :	103/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.5 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 24.2 (sec)

Final Design Statistics
    Number of LUTs      	:	643
    Number of DFFs      	:	214
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	93
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	684/3520
    PLBs                        :	117/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 92.05 MHz | Target: 86.06 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 26.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2287
used logic cells: 684
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2287
used logic cells: 684
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 740 
I1212: Iteration  1 :   142 unrouted : 2 seconds
I1212: Iteration  2 :    14 unrouted : 0 seconds
I1212: Iteration  3 :     3 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 11:53:28 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 11:53:28 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 11:53:28 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 80MB)


Process completed successfully.
# Thu Oct 03 11:53:28 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 11:53:28 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 11:53:28 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 11:53:28 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 11:53:29 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 11:53:30 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     228  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 228 sequential elements including b2v_inst.dir_mem_1[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 11:53:30 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 11:53:30 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance dir_mem[6:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 150MB peak: 152MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.03ns		 475 /       200
   2		0h:00m:00s		    -3.03ns		 471 /       200
   3		0h:00m:00s		    -2.28ns		 471 /       200
   4		0h:00m:00s		    -2.28ns		 471 /       200
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[1] (in view: work.anda_plis(bdf_type)) with 22 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[2] (in view: work.anda_plis(bdf_type)) with 19 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[0] (in view: work.anda_plis(bdf_type)) with 20 loads 2 times to improve timing.
Timing driven replication report
Added 6 Registers via timing driven replication
Added 6 LUTs via timing driven replication

   5		0h:00m:00s		    -1.63ns		 507 /       206
   6		0h:00m:00s		    -1.63ns		 510 /       206
   7		0h:00m:00s		    -1.63ns		 510 /       206

@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[3] (in view: work.anda_plis(bdf_type)) with 21 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[4] (in view: work.anda_plis(bdf_type)) with 20 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 4 LUTs via timing driven replication

   8		0h:00m:00s		    -1.41ns		 518 /       210
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_reset_3_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_26 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_reset_2_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\anda_plis.vhd":115:0:115:7|Unbuffered I/O b2v_inst.un1_reset_inv_2_0_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_2_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_3_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_reset_3_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_26 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_reset_2_0_a2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\anda_plis.vhd":115:0:115:7|Unbuffered I/O b2v_inst.un1_reset_inv_2_0_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_2_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_3_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_90_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 153MB peak: 154MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 153MB peak: 154MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 212 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   212        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 125MB peak: 154MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 152MB peak: 154MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 153MB peak: 155MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 151MB peak: 155MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 10.84ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 11:53:32 2024
#


Top view:               anda_plis
Requested Frequency:    92.2 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.913

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      92.2 MHz      78.4 MHz      10.842        12.755        -1.913     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  10.842      -1.913  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                  Arrival           
Instance                    Reference         Type         Pin     Net                Time        Slack 
                            Clock                                                                       
--------------------------------------------------------------------------------------------------------
b2v_inst.state[5]           anda_plis|clk     SB_DFFR      Q       state[5]           0.540       -1.913
b2v_inst.state[6]           anda_plis|clk     SB_DFFR      Q       state[6]           0.540       -1.906
b2v_inst.state[8]           anda_plis|clk     SB_DFFR      Q       state[8]           0.540       -1.906
b2v_inst.state[9]           anda_plis|clk     SB_DFFR      Q       state[9]           0.540       -1.857
b2v_inst.reg_ancho_1[0]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[0]     0.540       -1.607
b2v_inst.reg_ancho_3[0]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[0]     0.540       -1.558
b2v_inst.reg_ancho_1[1]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[1]     0.540       -1.467
b2v_inst.reg_ancho_3[1]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[1]     0.540       -1.418
b2v_inst.reg_ancho_1[2]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[2]     0.540       -1.327
b2v_inst.reg_ancho_3[2]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[2]     0.540       -1.277
========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                                    Required           
Instance                        Reference         Type             Pin          Net                         Time         Slack 
                                Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[0]     addr_ram_1_0_i[0]           10.618       -1.913
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[5]     addr_ram_1_0_i[5]           10.618       -1.913
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[6]     addr_ram_1_0_i[6]           10.618       -1.913
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[0]     addr_ram_1_0_i[0]           10.639       -1.892
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[5]     addr_ram_1_0_i[5]           10.639       -1.892
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[6]     addr_ram_1_0_i[6]           10.639       -1.892
b2v_inst.data_a_escribir[0]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[0]     10.737       -1.607
b2v_inst.data_a_escribir[4]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[4]     10.737       -1.607
b2v_inst.cuenta[2]              anda_plis|clk     SB_DFFR          D            cuenta_0                    10.737       -0.420
b2v_inst.state[16]              anda_plis|clk     SB_DFFR          D            N_39_i                      10.737       -0.420
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.842
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.618

    - Propagation time:                      12.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.913

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[5] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[0]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[5]                  SB_DFFR          Q            Out     0.540     0.540       -         
state[5]                           Net              -            -       1.599     -           4         
b2v_inst.state_RNI7PTB[6]          SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNI7PTB[6]          SB_LUT4          O            Out     0.449     2.588       -         
N_78                               Net              -            -       1.371     -           14        
b2v_inst.dir_mem_3_RNI7JF01[0]     SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_3_RNI7JF01[0]     SB_LUT4          O            Out     0.386     4.345       -         
dir_mem_3_RNI7JF01[0]              Net              -            -       1.371     -           1         
b2v_inst.dir_mem_3_RNI42DC1[0]     SB_LUT4          I2           In      -         5.715       -         
b2v_inst.dir_mem_3_RNI42DC1[0]     SB_LUT4          O            Out     0.351     6.066       -         
addr_ram_1_iv_2[0]                 Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNI52U23[0]       SB_LUT4          I2           In      -         7.437       -         
b2v_inst.dir_mem_RNI52U23[0]       SB_LUT4          O            Out     0.379     7.816       -         
addr_ram_1_0_i[0]                  Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     WADDR[0]     In      -         12.531      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.755 is 2.328(18.3%) logic and 10.427(81.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.842
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.618

    - Propagation time:                      12.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.913

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[5] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[6]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[5]                  SB_DFFR          Q            Out     0.540     0.540       -         
state[5]                           Net              -            -       1.599     -           4         
b2v_inst.state_RNI7PTB[6]          SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNI7PTB[6]          SB_LUT4          O            Out     0.449     2.588       -         
N_78                               Net              -            -       1.371     -           14        
b2v_inst.dir_mem_3_RNILV331[6]     SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_3_RNILV331[6]     SB_LUT4          O            Out     0.386     4.345       -         
dir_mem_3_RNILV331[6]              Net              -            -       1.371     -           1         
b2v_inst.dir_mem_3_RNIIE1F1[6]     SB_LUT4          I2           In      -         5.715       -         
b2v_inst.dir_mem_3_RNIIE1F1[6]     SB_LUT4          O            Out     0.351     6.066       -         
addr_ram_1_iv_2[6]                 Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIIBL23[6]       SB_LUT4          I2           In      -         7.437       -         
b2v_inst.dir_mem_RNIIBL23[6]       SB_LUT4          O            Out     0.379     7.816       -         
addr_ram_1_0_i[6]                  Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     WADDR[6]     In      -         12.531      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.755 is 2.328(18.3%) logic and 10.427(81.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.842
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.618

    - Propagation time:                      12.531
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.913

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[5] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[5]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[5]                  SB_DFFR          Q            Out     0.540     0.540       -         
state[5]                           Net              -            -       1.599     -           4         
b2v_inst.state_RNI7PTB[6]          SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNI7PTB[6]          SB_LUT4          O            Out     0.449     2.588       -         
N_78                               Net              -            -       1.371     -           14        
b2v_inst.dir_mem_3_RNIJT331[5]     SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_3_RNIJT331[5]     SB_LUT4          O            Out     0.386     4.345       -         
dir_mem_3_RNIJT331[5]              Net              -            -       1.371     -           1         
b2v_inst.dir_mem_3_RNIGC1F1[5]     SB_LUT4          I2           In      -         5.715       -         
b2v_inst.dir_mem_3_RNIGC1F1[5]     SB_LUT4          O            Out     0.351     6.066       -         
addr_ram_1_iv_2[5]                 Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNID6L23[5]       SB_LUT4          I2           In      -         7.437       -         
b2v_inst.dir_mem_RNID6L23[5]       SB_LUT4          O            Out     0.379     7.816       -         
addr_ram_1_0_i[5]                  Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     WADDR[5]     In      -         12.531      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.755 is 2.328(18.3%) logic and 10.427(81.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.842
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.618

    - Propagation time:                      12.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.906

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[6] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[0]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[6]                  SB_DFFR          Q            Out     0.540     0.540       -         
state[6]                           Net              -            -       1.599     -           3         
b2v_inst.state_RNI7PTB[6]          SB_LUT4          I1           In      -         2.139       -         
b2v_inst.state_RNI7PTB[6]          SB_LUT4          O            Out     0.379     2.518       -         
N_78                               Net              -            -       1.371     -           14        
b2v_inst.dir_mem_3_RNI7JF01[0]     SB_LUT4          I0           In      -         3.889       -         
b2v_inst.dir_mem_3_RNI7JF01[0]     SB_LUT4          O            Out     0.449     4.338       -         
dir_mem_3_RNI7JF01[0]              Net              -            -       1.371     -           1         
b2v_inst.dir_mem_3_RNI42DC1[0]     SB_LUT4          I2           In      -         5.708       -         
b2v_inst.dir_mem_3_RNI42DC1[0]     SB_LUT4          O            Out     0.379     6.087       -         
addr_ram_1_iv_2[0]                 Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNI52U23[0]       SB_LUT4          I2           In      -         7.458       -         
b2v_inst.dir_mem_RNI52U23[0]       SB_LUT4          O            Out     0.351     7.809       -         
addr_ram_1_0_i[0]                  Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     WADDR[0]     In      -         12.524      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.748 is 2.321(18.2%) logic and 10.427(81.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.842
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.618

    - Propagation time:                      12.524
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.906

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[8] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[0]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[8]                  SB_DFFR          Q            Out     0.540     0.540       -         
state[8]                           Net              -            -       1.599     -           12        
b2v_inst.state_RNIDVTB[9]          SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIDVTB[9]          SB_LUT4          O            Out     0.449     2.588       -         
N_349_i_0                          Net              -            -       1.371     -           7         
b2v_inst.dir_mem_3_RNI7JF01[0]     SB_LUT4          I1           In      -         3.959       -         
b2v_inst.dir_mem_3_RNI7JF01[0]     SB_LUT4          O            Out     0.379     4.338       -         
dir_mem_3_RNI7JF01[0]              Net              -            -       1.371     -           1         
b2v_inst.dir_mem_3_RNI42DC1[0]     SB_LUT4          I2           In      -         5.708       -         
b2v_inst.dir_mem_3_RNI42DC1[0]     SB_LUT4          O            Out     0.351     6.059       -         
addr_ram_1_iv_2[0]                 Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNI52U23[0]       SB_LUT4          I2           In      -         7.430       -         
b2v_inst.dir_mem_RNI52U23[0]       SB_LUT4          O            Out     0.379     7.809       -         
addr_ram_1_0_i[0]                  Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     WADDR[0]     In      -         12.524      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.748 is 2.321(18.2%) logic and 10.427(81.8%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 152MB peak: 155MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 152MB peak: 155MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        105 uses
SB_DFF          29 uses
SB_DFFE         26 uses
SB_DFFER        71 uses
SB_DFFES        1 use
SB_DFFESR       8 uses
SB_DFFR         50 uses
SB_DFFS         5 uses
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         481 uses

I/O Register bits:                  0
Register bits not including I/Os:   210 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 212

@S |Mapping Summary:
Total  LUTs: 481 (13%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 481 = 481 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 29MB peak: 155MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 11:53:32 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	481
    Number of DFFs      	:	210
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	105
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	37
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	12
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	17
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	66
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	548
    Number of DFFs      	:	210
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	107

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	197
        LUT, DFF and CARRY	:	13
    Combinational LogicCells
        Only LUT         	:	287
        CARRY Only       	:	43
        LUT with CARRY   	:	51
    LogicCells                  :	591/3520
    PLBs                        :	89/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 26.2 (sec)

Final Design Statistics
    Number of LUTs      	:	548
    Number of DFFs      	:	210
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	107
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	591/3520
    PLBs                        :	108/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 93.36 MHz | Target: 92.25 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 27.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2008
used logic cells: 591
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2008
used logic cells: 591
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 654 
I1212: Iteration  1 :    84 unrouted : 1 seconds
I1212: Iteration  2 :    11 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 11:55:54 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 11:55:54 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 11:55:54 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[6:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 80MB)


Process completed successfully.
# Thu Oct 03 11:55:54 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 11:55:54 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 11:55:54 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 11:55:54 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 11:55:56 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 11:55:56 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     228  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 228 sequential elements including b2v_inst.dir_mem[6:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 11:55:56 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 11:55:56 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance dir_mem[6:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 142MB peak: 143MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 143MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 143MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 143MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 153MB peak: 155MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.03ns		 471 /       200
   2		0h:00m:00s		    -3.03ns		 466 /       200
   3		0h:00m:00s		    -2.28ns		 466 /       200
   4		0h:00m:00s		    -2.28ns		 465 /       200
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.state[17] (in view: work.anda_plis(bdf_type)) with 20 loads 2 times to improve timing.
Timing driven replication report
Added 2 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   5		0h:00m:00s		    -1.63ns		 484 /       202


   6		0h:00m:00s		    -1.63ns		 481 /       202
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_17_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_e_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_e_1[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_28_0_a5_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_28_0_a5_1_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_28_0_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_28 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_e[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_e[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_e[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_e[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_e[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_e[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_e[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_e_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_e_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_e_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_e_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_e_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_2_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_3_1_sqmuxa which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_17_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_e_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_e_1[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_28_0_a5_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_28_0_a5_1_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O G_28_0_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_28 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_e[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_e[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_e[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_e[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_e[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_e[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_e[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_e_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_e_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_e_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_e_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_e_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_2_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_3_1_sqmuxa which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_66_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 153MB peak: 155MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 153MB peak: 155MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 204 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   204        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 126MB peak: 155MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 151MB peak: 155MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 155MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 155MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 10.91ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 11:55:58 2024
#


Top view:               anda_plis
Requested Frequency:    91.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.926

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      91.6 MHz      77.9 MHz      10.913        12.839        -1.926     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  10.913      -1.926  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                  Arrival           
Instance                     Reference         Type         Pin     Net                Time        Slack 
                             Clock                                                                       
---------------------------------------------------------------------------------------------------------
b2v_inst.state[8]            anda_plis|clk     SB_DFFR      Q       state[8]           0.540       -1.926
b2v_inst.state[9]            anda_plis|clk     SB_DFFR      Q       state[9]           0.540       -1.877
b2v_inst1.r_Clk_Count[0]     anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[0]     0.540       -0.362
b2v_inst1.r_Clk_Count[1]     anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[1]     0.540       -0.313
b2v_inst1.r_Clk_Count[3]     anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[3]     0.540       -0.285
b2v_inst1.r_Clk_Count[2]     anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[2]     0.540       -0.264
b2v_inst1.r_Clk_Count[4]     anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[4]     0.540       -0.236
b2v_inst1.r_Clk_Count[5]     anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[5]     0.540       -0.215
b2v_inst.state[10]           anda_plis|clk     SB_DFFR      Q       state[10]          0.540       -0.183
b2v_inst.state[12]           anda_plis|clk     SB_DFFR      Q       state[12]          0.540       -0.155
=========================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                 Required           
Instance                      Reference         Type             Pin          Net                      Time         Slack 
                              Clock                                                                                       
--------------------------------------------------------------------------------------------------------------------------
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[0]     addr_ram_1_0_i[0]        10.689       -1.926
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[3]     addr_ram_1_0_i[3]        10.689       -1.926
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[5]     addr_ram_1_0_i[5]        10.689       -1.926
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[6]     addr_ram_1_0_i[6]        10.689       -1.926
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     RADDR[0]     addr_ram_1_0_i[0]        10.710       -1.905
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     RADDR[3]     addr_ram_1_0_i[3]        10.710       -1.905
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     RADDR[5]     addr_ram_1_0_i[5]        10.710       -1.905
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     RADDR[6]     addr_ram_1_0_i[6]        10.710       -1.905
b2v_inst1.r_Clk_Count[5]      anda_plis|clk     SB_DFFSR         D            r_Clk_Count_6_0_i[5]     10.808       -0.362
b2v_inst1.r_Clk_Count[1]      anda_plis|clk     SB_DFFSR         D            r_Clk_Count_6_0_i[1]     10.808       -0.313
==========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.913
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.689

    - Propagation time:                      12.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.926

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[8] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[0]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                     Pin          Pin               Arrival     No. of    
Name                              Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
b2v_inst.state[8]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[8]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIDVTB[9]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIDVTB[9]         SB_LUT4          O            Out     0.449     2.588       -         
N_348                             Net              -            -       1.371     -           7         
b2v_inst.dir_mem_3_RNIMHAT[0]     SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_3_RNIMHAT[0]     SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_0[0]                Net              -            -       1.371     -           1         
b2v_inst.state_RNI621F1[6]        SB_LUT4          I1           In      -         5.779       -         
b2v_inst.state_RNI621F1[6]        SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_2[0]                Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNI5QHB3[0]      SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNI5QHB3[0]      SB_LUT4          O            Out     0.351     7.900       -         
addr_ram_1_0_i[0]                 Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0         SB_RAM256x16     WADDR[0]     In      -         12.615      -         
========================================================================================================
Total path delay (propagation time + setup) of 12.839 is 2.412(18.8%) logic and 10.427(81.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.913
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.689

    - Propagation time:                      12.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.926

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[8] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[6]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                     Pin          Pin               Arrival     No. of    
Name                              Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
b2v_inst.state[8]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[8]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIDVTB[9]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIDVTB[9]         SB_LUT4          O            Out     0.449     2.588       -         
N_348                             Net              -            -       1.371     -           7         
b2v_inst.dir_mem_3_RNISNAT[6]     SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_3_RNISNAT[6]     SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_0[6]                Net              -            -       1.371     -           1         
b2v_inst.state_RNIIE1F1[6]        SB_LUT4          I1           In      -         5.779       -         
b2v_inst.state_RNIIE1F1[6]        SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_2[6]                Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNI3L093[6]      SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNI3L093[6]      SB_LUT4          O            Out     0.351     7.900       -         
addr_ram_1_0_i[6]                 Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0         SB_RAM256x16     WADDR[6]     In      -         12.615      -         
========================================================================================================
Total path delay (propagation time + setup) of 12.839 is 2.412(18.8%) logic and 10.427(81.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.913
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.689

    - Propagation time:                      12.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.926

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[8] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[3]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                     Pin          Pin               Arrival     No. of    
Name                              Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
b2v_inst.state[8]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[8]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIDVTB[9]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIDVTB[9]         SB_LUT4          O            Out     0.449     2.588       -         
N_348                             Net              -            -       1.371     -           7         
b2v_inst.dir_mem_3_RNIPKAT[3]     SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_3_RNIPKAT[3]     SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_0[3]                Net              -            -       1.371     -           1         
b2v_inst.state_RNI2QI91[6]        SB_LUT4          I1           In      -         5.779       -         
b2v_inst.state_RNI2QI91[6]        SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_2[3]                Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIANH33[3]      SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNIANH33[3]      SB_LUT4          O            Out     0.351     7.900       -         
addr_ram_1_0_i[3]                 Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0         SB_RAM256x16     WADDR[3]     In      -         12.615      -         
========================================================================================================
Total path delay (propagation time + setup) of 12.839 is 2.412(18.8%) logic and 10.427(81.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.913
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.689

    - Propagation time:                      12.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.926

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[8] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[5]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                     Pin          Pin               Arrival     No. of    
Name                              Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
b2v_inst.state[8]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[8]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIDVTB[9]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIDVTB[9]         SB_LUT4          O            Out     0.449     2.588       -         
N_348                             Net              -            -       1.371     -           7         
b2v_inst.dir_mem_3_RNIRMAT[5]     SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_3_RNIRMAT[5]     SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_0[5]                Net              -            -       1.371     -           1         
b2v_inst.state_RNIGC1F1[6]        SB_LUT4          I1           In      -         5.779       -         
b2v_inst.state_RNIGC1F1[6]        SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_2[5]                Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIUF093[5]      SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNIUF093[5]      SB_LUT4          O            Out     0.351     7.900       -         
addr_ram_1_0_i[5]                 Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0         SB_RAM256x16     WADDR[5]     In      -         12.615      -         
========================================================================================================
Total path delay (propagation time + setup) of 12.839 is 2.412(18.8%) logic and 10.427(81.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.913
    - Setup time:                            0.203
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.710

    - Propagation time:                      12.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.905

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[8] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / RADDR[0]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin RCLK

Instance / Net                                     Pin          Pin               Arrival     No. of    
Name                              Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
b2v_inst.state[8]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[8]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIDVTB[9]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIDVTB[9]         SB_LUT4          O            Out     0.449     2.588       -         
N_348                             Net              -            -       1.371     -           7         
b2v_inst.dir_mem_3_RNIMHAT[0]     SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_3_RNIMHAT[0]     SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_0[0]                Net              -            -       1.371     -           1         
b2v_inst.state_RNI621F1[6]        SB_LUT4          I1           In      -         5.779       -         
b2v_inst.state_RNI621F1[6]        SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_2[0]                Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNI5QHB3[0]      SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNI5QHB3[0]      SB_LUT4          O            Out     0.351     7.900       -         
addr_ram_1_0_i[0]                 Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0         SB_RAM256x16     RADDR[0]     In      -         12.615      -         
========================================================================================================
Total path delay (propagation time + setup) of 12.818 is 2.391(18.7%) logic and 10.427(81.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 155MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 155MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        104 uses
SB_DFF          35 uses
SB_DFFE         20 uses
SB_DFFER        72 uses
SB_DFFES        1 use
SB_DFFESR       8 uses
SB_DFFR         41 uses
SB_DFFS         5 uses
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         438 uses

I/O Register bits:                  0
Register bits not including I/Os:   202 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 204

@S |Mapping Summary:
Total  LUTs: 438 (12%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 438 = 438 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 29MB peak: 155MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 11:55:58 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	438
    Number of DFFs      	:	202
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	104
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	37
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	2
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	12
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	6
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	57
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	496
    Number of DFFs      	:	202
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	106

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	188
        LUT, DFF and CARRY	:	14
    Combinational LogicCells
        Only LUT         	:	247
        CARRY Only       	:	45
        LUT with CARRY   	:	47
    LogicCells                  :	541/3520
    PLBs                        :	80/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 18.0 (sec)

Final Design Statistics
    Number of LUTs      	:	496
    Number of DFFs      	:	202
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	106
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	541/3520
    PLBs                        :	89/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 102.60 MHz | Target: 91.66 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 19.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1709
used logic cells: 541
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1709
used logic cells: 541
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 592 
I1212: Iteration  1 :    96 unrouted : 1 seconds
I1212: Iteration  2 :    12 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 11:59:32 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 11:59:32 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 11:59:32 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 80MB)


Process completed successfully.
# Thu Oct 03 11:59:33 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 11:59:33 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 11:59:33 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 11:59:33 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 11:59:34 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 11:59:34 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     235  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 235 sequential elements including b2v_inst.dir_mem_2[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 137MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 137MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 11:59:34 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 11:59:34 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance dir_mem[7:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: MO160 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Register bit cuenta[7] (in view view:work.algo_3(rtl)) is always 0. To keep the instance, apply syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 136MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 143MB peak: 144MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 144MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 144MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 144MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 144MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 144MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 144MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 151MB peak: 153MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.03ns		 461 /       206
   2		0h:00m:00s		    -3.03ns		 458 /       206
   3		0h:00m:00s		    -1.63ns		 457 /       206
   4		0h:00m:00s		    -1.63ns		 457 /       206
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[1] (in view: work.anda_plis(bdf_type)) with 16 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[2] (in view: work.anda_plis(bdf_type)) with 13 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[0] (in view: work.anda_plis(bdf_type)) with 17 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[3] (in view: work.anda_plis(bdf_type)) with 14 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.cuenta[4] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.cuenta[6] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
Timing driven replication report
Added 6 Registers via timing driven replication
Added 4 LUTs via timing driven replication

   5		0h:00m:01s		    -1.63ns		 467 /       212
   6		0h:00m:01s		    -1.63ns		 467 /       212

@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.cuenta[0] (in view: work.anda_plis(bdf_type)) with 15 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   7		0h:00m:01s		    -1.63ns		 471 /       213
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_reset_2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_reset_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_31 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts_1[0] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.m1_e which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_3_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.m81 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_reset_2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_reset_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_31 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts_1[0] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.m1_e which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_3_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.m81 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net b2v_inst.N_335_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 153MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 153MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 215 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   215        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 125MB peak: 153MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 153MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 154MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 154MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 9.61ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 11:59:36 2024
#


Top view:               anda_plis
Requested Frequency:    104.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.697

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      104.0 MHz     88.4 MHz      9.614         11.311        -1.697     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  9.614       -1.697  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                  Arrival           
Instance                     Reference         Type         Pin     Net                Time        Slack 
                             Clock                                                                       
---------------------------------------------------------------------------------------------------------
b2v_inst.cuenta[1]           anda_plis|clk     SB_DFFER     Q       cuenta[1]          0.540       -1.697
b2v_inst.cuenta[0]           anda_plis|clk     SB_DFFS      Q       cuenta[0]          0.540       -1.648
b2v_inst.cuenta_fast[0]      anda_plis|clk     SB_DFFS      Q       cuenta_fast[0]     0.540       -1.648
b2v_inst1.r_Clk_Count[0]     anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[0]     0.540       -1.634
b2v_inst.cuenta[2]           anda_plis|clk     SB_DFFER     Q       cuenta[2]          0.540       -1.613
b2v_inst1.r_Clk_Count[1]     anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[1]     0.540       -1.584
b2v_inst.cuenta[3]           anda_plis|clk     SB_DFFER     Q       cuenta[3]          0.540       -1.563
b2v_inst1.r_Clk_Count[2]     anda_plis|clk     SB_DFFSR     Q       r_Clk_Count[2]     0.540       -1.563
b2v_inst.cuenta_fast[4]      anda_plis|clk     SB_DFFER     Q       cuenta_fast[4]     0.540       -1.542
b2v_inst.cuenta[4]           anda_plis|clk     SB_DFFER     Q       cuenta[4]          0.540       -1.535
=========================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                                                  Required           
Instance                      Reference         Type             Pin          Net                       Time         Slack 
                              Clock                                                                                        
---------------------------------------------------------------------------------------------------------------------------
b2v_inst.cuenta_fast[0]       anda_plis|clk     SB_DFFS          D            cuenta_fast               9.509        -1.697
b2v_inst.cuenta[0]            anda_plis|clk     SB_DFFS          D            cuenta                    9.509        -1.676
b2v_inst1.r_Clk_Count[4]      anda_plis|clk     SB_DFFSR         D            r_Clk_Count_6_0_i[4]      9.509        -1.634
b2v_inst1.r_Clk_Count[5]      anda_plis|clk     SB_DFFSR         D            r_Clk_Count_6_0_i[5]      9.509        -1.634
b2v_inst1.r_Clk_Count[1]      anda_plis|clk     SB_DFFSR         D            r_Clk_Count_6_0_i[1]      9.509        -1.584
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WCLKE        SYNTHESIZED_WIRE_4        9.348        -1.525
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[0]     dir_mem_1_RNIKCK23[0]     9.390        -1.489
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[3]     addr_ram_1_0_i[3]         9.390        -1.489
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[5]     addr_ram_1_0_i[5]         9.390        -1.489
b2v_inst2.mem_0_mem_0_0_0     anda_plis|clk     SB_RAM256x16     WADDR[6]     dir_mem_1_RNIIBL23[6]     9.390        -1.489
===========================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      9.614
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.509

    - Propagation time:                      11.206
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.697

    Number of logic level(s):                5
    Starting point:                          b2v_inst.cuenta[1] / Q
    Ending point:                            b2v_inst.cuenta_fast[0] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
b2v_inst.cuenta[1]                  SB_DFFER     Q        Out     0.540     0.540       -         
cuenta[1]                           Net          -        -       1.599     -           10        
b2v_inst.cuenta_fast_RNI84GG[0]     SB_LUT4      I0       In      -         2.139       -         
b2v_inst.cuenta_fast_RNI84GG[0]     SB_LUT4      O        Out     0.449     2.588       -         
un4_cuenta_c2                       Net          -        -       1.371     -           6         
b2v_inst.cuenta_RNIC7O91[5]         SB_LUT4      I0       In      -         3.959       -         
b2v_inst.cuenta_RNIC7O91[5]         SB_LUT4      O        Out     0.449     4.408       -         
cuenta_RNIC7O91[5]                  Net          -        -       1.371     -           2         
b2v_inst.cuenta_RNIR27G3[1]         SB_LUT4      I1       In      -         5.779       -         
b2v_inst.cuenta_RNIR27G3[1]         SB_LUT4      O        Out     0.400     6.178       -         
cuenta_0_sqmuxa_1                   Net          -        -       1.371     -           4         
b2v_inst.cuenta_RNISEIQ8[0]         SB_LUT4      I2       In      -         7.549       -         
b2v_inst.cuenta_RNISEIQ8[0]         SB_LUT4      O        Out     0.379     7.928       -         
cuenta_5_0[0]                       Net          -        -       1.371     -           2         
b2v_inst.cuenta_fast_RNO[0]         SB_LUT4      I1       In      -         9.299       -         
b2v_inst.cuenta_fast_RNO[0]         SB_LUT4      O        Out     0.400     9.699       -         
cuenta_fast                         Net          -        -       1.507     -           1         
b2v_inst.cuenta_fast[0]             SB_DFFS      D        In      -         11.206      -         
==================================================================================================
Total path delay (propagation time + setup) of 11.311 is 2.721(24.1%) logic and 8.590(75.9%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      9.614
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.509

    - Propagation time:                      11.185
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.676

    Number of logic level(s):                5
    Starting point:                          b2v_inst.cuenta[1] / Q
    Ending point:                            b2v_inst.cuenta[0] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                   Pin      Pin               Arrival     No. of    
Name                                Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------
b2v_inst.cuenta[1]                  SB_DFFER     Q        Out     0.540     0.540       -         
cuenta[1]                           Net          -        -       1.599     -           10        
b2v_inst.cuenta_fast_RNI84GG[0]     SB_LUT4      I0       In      -         2.139       -         
b2v_inst.cuenta_fast_RNI84GG[0]     SB_LUT4      O        Out     0.449     2.588       -         
un4_cuenta_c2                       Net          -        -       1.371     -           6         
b2v_inst.cuenta_RNIC7O91[5]         SB_LUT4      I0       In      -         3.959       -         
b2v_inst.cuenta_RNIC7O91[5]         SB_LUT4      O        Out     0.449     4.408       -         
cuenta_RNIC7O91[5]                  Net          -        -       1.371     -           2         
b2v_inst.cuenta_RNIR27G3[1]         SB_LUT4      I1       In      -         5.779       -         
b2v_inst.cuenta_RNIR27G3[1]         SB_LUT4      O        Out     0.400     6.178       -         
cuenta_0_sqmuxa_1                   Net          -        -       1.371     -           4         
b2v_inst.cuenta_RNISEIQ8[0]         SB_LUT4      I2       In      -         7.549       -         
b2v_inst.cuenta_RNISEIQ8[0]         SB_LUT4      O        Out     0.379     7.928       -         
cuenta_5_0[0]                       Net          -        -       1.371     -           2         
b2v_inst.cuenta_RNO[0]              SB_LUT4      I2       In      -         9.299       -         
b2v_inst.cuenta_RNO[0]              SB_LUT4      O        Out     0.379     9.678       -         
cuenta                              Net          -        -       1.507     -           1         
b2v_inst.cuenta[0]                  SB_DFFS      D        In      -         11.185      -         
==================================================================================================
Total path delay (propagation time + setup) of 11.290 is 2.700(23.9%) logic and 8.590(76.1%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      9.614
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.509

    - Propagation time:                      11.157
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.647

    Number of logic level(s):                5
    Starting point:                          b2v_inst.cuenta[0] / Q
    Ending point:                            b2v_inst.cuenta_fast[0] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                              Pin      Pin               Arrival     No. of    
Name                            Type        Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------
b2v_inst.cuenta[0]              SB_DFFS     Q        Out     0.540     0.540       -         
cuenta[0]                       Net         -        -       1.599     -           12        
b2v_inst.cuenta_RNIR66K[4]      SB_LUT4     I0       In      -         2.139       -         
b2v_inst.cuenta_RNIR66K[4]      SB_LUT4     O        Out     0.449     2.588       -         
cuenta_RNIR66K[4]               Net         -        -       1.371     -           1         
b2v_inst.cuenta_RNISD9U[4]      SB_LUT4     I2       In      -         3.959       -         
b2v_inst.cuenta_RNISD9U[4]      SB_LUT4     O        Out     0.351     4.309       -         
cuenta_RNISD9U[4]               Net         -        -       1.371     -           3         
b2v_inst.cuenta_RNIR27G3[1]     SB_LUT4     I0       In      -         5.680       -         
b2v_inst.cuenta_RNIR27G3[1]     SB_LUT4     O        Out     0.449     6.129       -         
cuenta_0_sqmuxa_1               Net         -        -       1.371     -           4         
b2v_inst.cuenta_RNISEIQ8[0]     SB_LUT4     I2       In      -         7.500       -         
b2v_inst.cuenta_RNISEIQ8[0]     SB_LUT4     O        Out     0.379     7.879       -         
cuenta_5_0[0]                   Net         -        -       1.371     -           2         
b2v_inst.cuenta_fast_RNO[0]     SB_LUT4     I1       In      -         9.250       -         
b2v_inst.cuenta_fast_RNO[0]     SB_LUT4     O        Out     0.400     9.650       -         
cuenta_fast                     Net         -        -       1.507     -           1         
b2v_inst.cuenta_fast[0]         SB_DFFS     D        In      -         11.157      -         
=============================================================================================
Total path delay (propagation time + setup) of 11.262 is 2.672(23.7%) logic and 8.590(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      9.614
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.509

    - Propagation time:                      11.157
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.647

    Number of logic level(s):                5
    Starting point:                          b2v_inst.cuenta_fast[0] / Q
    Ending point:                            b2v_inst.cuenta_fast[0] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                  Pin      Pin               Arrival     No. of    
Name                                Type        Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------
b2v_inst.cuenta_fast[0]             SB_DFFS     Q        Out     0.540     0.540       -         
cuenta_fast[0]                      Net         -        -       1.599     -           4         
b2v_inst.cuenta_fast_RNI84GG[0]     SB_LUT4     I1       In      -         2.139       -         
b2v_inst.cuenta_fast_RNI84GG[0]     SB_LUT4     O        Out     0.400     2.539       -         
un4_cuenta_c2                       Net         -        -       1.371     -           6         
b2v_inst.cuenta_RNIC7O91[5]         SB_LUT4     I0       In      -         3.910       -         
b2v_inst.cuenta_RNIC7O91[5]         SB_LUT4     O        Out     0.449     4.359       -         
cuenta_RNIC7O91[5]                  Net         -        -       1.371     -           2         
b2v_inst.cuenta_RNIR27G3[1]         SB_LUT4     I1       In      -         5.729       -         
b2v_inst.cuenta_RNIR27G3[1]         SB_LUT4     O        Out     0.400     6.129       -         
cuenta_0_sqmuxa_1                   Net         -        -       1.371     -           4         
b2v_inst.cuenta_RNISEIQ8[0]         SB_LUT4     I2       In      -         7.500       -         
b2v_inst.cuenta_RNISEIQ8[0]         SB_LUT4     O        Out     0.379     7.879       -         
cuenta_5_0[0]                       Net         -        -       1.371     -           2         
b2v_inst.cuenta_fast_RNO[0]         SB_LUT4     I1       In      -         9.250       -         
b2v_inst.cuenta_fast_RNO[0]         SB_LUT4     O        Out     0.400     9.650       -         
cuenta_fast                         Net         -        -       1.507     -           1         
b2v_inst.cuenta_fast[0]             SB_DFFS     D        In      -         11.157      -         
=================================================================================================
Total path delay (propagation time + setup) of 11.262 is 2.672(23.7%) logic and 8.590(76.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      9.614
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         9.509

    - Propagation time:                      11.143
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.633

    Number of logic level(s):                5
    Starting point:                          b2v_inst1.r_Clk_Count[0] / Q
    Ending point:                            b2v_inst1.r_Clk_Count[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
b2v_inst1.r_Clk_Count[0]              SB_DFFSR     Q        Out     0.540     0.540       -         
r_Clk_Count[0]                        Net          -        -       1.599     -           5         
b2v_inst1.r_SM_Main_ns_2_0_.m10       SB_LUT4      I0       In      -         2.139       -         
b2v_inst1.r_SM_Main_ns_2_0_.m10       SB_LUT4      O        Out     0.449     2.588       -         
N_11                                  Net          -        -       1.371     -           2         
b2v_inst1.r_Clk_Count_RNI2JJ83[6]     SB_LUT4      I2       In      -         3.959       -         
b2v_inst1.r_Clk_Count_RNI2JJ83[6]     SB_LUT4      O        Out     0.351     4.309       -         
r_Clk_Count_RNI2JJ83[6]               Net          -        -       1.371     -           1         
b2v_inst1.r_SM_Main_RNI5RKF6[1]       SB_LUT4      I0       In      -         5.680       -         
b2v_inst1.r_SM_Main_RNI5RKF6[1]       SB_LUT4      O        Out     0.449     6.129       -         
un1_r_SM_Main_1_sqmuxa_0              Net          -        -       1.371     -           9         
b2v_inst1.r_Clk_Count_RNO_0[4]        SB_LUT4      I3       In      -         7.500       -         
b2v_inst1.r_Clk_Count_RNO_0[4]        SB_LUT4      O        Out     0.316     7.816       -         
r_Clk_Count_RNO_0[4]                  Net          -        -       1.371     -           1         
b2v_inst1.r_Clk_Count_RNO[4]          SB_LUT4      I0       In      -         9.187       -         
b2v_inst1.r_Clk_Count_RNO[4]          SB_LUT4      O        Out     0.449     9.636       -         
r_Clk_Count_6_0_i[4]                  Net          -        -       1.507     -           1         
b2v_inst1.r_Clk_Count[4]              SB_DFFSR     D        In      -         11.143      -         
====================================================================================================
Total path delay (propagation time + setup) of 11.248 is 2.658(23.6%) logic and 8.590(76.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 154MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 151MB peak: 154MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        115 uses
SB_DFF          11 uses
SB_DFFE         48 uses
SB_DFFER        88 uses
SB_DFFES        3 uses
SB_DFFESR       8 uses
SB_DFFR         32 uses
SB_DFFS         3 uses
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         437 uses

I/O Register bits:                  0
Register bits not including I/Os:   213 (6%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 215

@S |Mapping Summary:
Total  LUTs: 437 (12%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 437 = 437 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 29MB peak: 154MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 11:59:36 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	437
    Number of DFFs      	:	213
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	115
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	44
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	16
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	11
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	71
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	509
    Number of DFFs      	:	213
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	131

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	191
        LUT, DFF and CARRY	:	22
    Combinational LogicCells
        Only LUT         	:	245
        CARRY Only       	:	58
        LUT with CARRY   	:	51
    LogicCells                  :	567/3520
    PLBs                        :	97/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 22.5 (sec)

Final Design Statistics
    Number of LUTs      	:	509
    Number of DFFs      	:	213
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	131
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	567/3520
    PLBs                        :	105/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 94.37 MHz | Target: 104.06 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 24.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2127
used logic cells: 567
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2127
used logic cells: 567
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 618 
I1212: Iteration  1 :    86 unrouted : 2 seconds
I1212: Iteration  2 :     7 unrouted : 0 seconds
I1212: Iteration  3 :     5 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 12:03:21 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 12:03:21 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 12:03:21 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 80MB)


Process completed successfully.
# Thu Oct 03 12:03:21 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 12:03:21 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 12:03:21 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 12:03:21 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 12:03:22 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 12:03:22 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     235  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 235 sequential elements including b2v_inst.dir_mem[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 12:03:23 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 12:03:23 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance dir_mem[7:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 140MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 151MB peak: 153MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.96ns		 451 /       207
   2		0h:00m:00s		    -2.96ns		 445 /       207
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[2] (in view: work.anda_plis(bdf_type)) with 16 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[3] (in view: work.anda_plis(bdf_type)) with 14 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[1] (in view: work.anda_plis(bdf_type)) with 19 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[4] (in view: work.anda_plis(bdf_type)) with 14 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[0] (in view: work.anda_plis(bdf_type)) with 14 loads 1 time to improve timing.
Timing driven replication report
Added 9 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   3		0h:00m:00s		    -2.96ns		 478 /       216
   4		0h:00m:00s		    -1.78ns		 486 /       216
   5		0h:00m:00s		    -1.78ns		 483 /       216
   6		0h:00m:00s		    -1.78ns		 487 /       216


   7		0h:00m:00s		    -1.78ns		 486 /       216
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_1_iv_0_a2_1_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_21 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.un10_dir_mem_c8_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_meme_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.m111 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.m112 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.m113 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.m1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_1_iv_0_a2_1_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_21 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.un10_dir_mem_c8_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_meme_0_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.m111 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.m112 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.m113 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.m1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_140.
@N: FX1017 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|SB_GB inserted on the net b2v_inst.state[2].

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 153MB peak: 155MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 154MB peak: 155MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 218 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   218        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 127MB peak: 155MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 152MB peak: 155MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 155MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 152MB peak: 155MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 10.91ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 12:03:25 2024
#


Top view:               anda_plis
Requested Frequency:    91.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.926

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      91.6 MHz      77.9 MHz      10.913        12.839        -1.926     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  10.913      -1.926  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                  Arrival           
Instance                    Reference         Type         Pin     Net                Time        Slack 
                            Clock                                                                       
--------------------------------------------------------------------------------------------------------
b2v_inst.state[8]           anda_plis|clk     SB_DFFR      Q       state[8]           0.540       -1.926
b2v_inst.state[12]          anda_plis|clk     SB_DFFR      Q       state[12]          0.540       -1.926
b2v_inst.state[9]           anda_plis|clk     SB_DFFR      Q       state[9]           0.540       -1.877
b2v_inst.state[13]          anda_plis|clk     SB_DFFR      Q       state[13]          0.540       -1.877
b2v_inst.reg_ancho_1[0]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[0]     0.540       -1.493
b2v_inst.reg_ancho_3[0]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[0]     0.540       -1.444
b2v_inst.reg_ancho_1[1]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[1]     0.540       -1.353
b2v_inst.reg_ancho_3[1]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[1]     0.540       -1.304
b2v_inst.reg_ancho_1[2]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[2]     0.540       -1.213
b2v_inst.reg_ancho_3[2]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[2]     0.540       -1.164
========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                                    Required           
Instance                        Reference         Type             Pin          Net                         Time         Slack 
                                Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[0]     addr_ram_1_0_i[0]           10.689       -1.926
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[3]     addr_ram_1_0_i[3]           10.689       -1.926
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[5]     addr_ram_1_0_i[5]           10.689       -1.926
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[6]     addr_ram_1_0_i[6]           10.689       -1.926
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[0]     addr_ram_1_0_i[0]           10.710       -1.905
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[3]     addr_ram_1_0_i[3]           10.710       -1.905
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[5]     addr_ram_1_0_i[5]           10.710       -1.905
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[6]     addr_ram_1_0_i[6]           10.710       -1.905
b2v_inst.data_a_escribir[0]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[0]     10.808       -1.493
b2v_inst1.r_Clk_Count[5]        anda_plis|clk     SB_DFFSR         D            r_Clk_Count_6_0_i[5]        10.808       -0.236
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.913
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.689

    - Propagation time:                      12.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.926

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[8] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[3]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                     Pin          Pin               Arrival     No. of    
Name                              Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
b2v_inst.state[8]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[8]                          Net              -            -       1.599     -           13        
b2v_inst.state_RNIDVTB[9]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIDVTB[9]         SB_LUT4          O            Out     0.449     2.588       -         
N_361                             Net              -            -       1.371     -           8         
b2v_inst.dir_mem_3_RNIPKAT[3]     SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_3_RNIPKAT[3]     SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_0[3]                Net              -            -       1.371     -           1         
b2v_inst.state_RNIC81F1[6]        SB_LUT4          I1           In      -         5.779       -         
b2v_inst.state_RNIC81F1[6]        SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_2[3]                Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNI3SK23[3]      SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNI3SK23[3]      SB_LUT4          O            Out     0.351     7.900       -         
addr_ram_1_0_i[3]                 Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0         SB_RAM256x16     WADDR[3]     In      -         12.615      -         
========================================================================================================
Total path delay (propagation time + setup) of 12.839 is 2.412(18.8%) logic and 10.427(81.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.913
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.689

    - Propagation time:                      12.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.926

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[12] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[0]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                     Pin          Pin               Arrival     No. of    
Name                              Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
b2v_inst.state[12]                SB_DFFR          Q            Out     0.540     0.540       -         
state[12]                         Net              -            -       1.599     -           13        
b2v_inst.state_RNI3SA9[13]        SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNI3SA9[13]        SB_LUT4          O            Out     0.449     2.588       -         
N_363                             Net              -            -       1.371     -           8         
b2v_inst.dir_mem_1_RNIA8HO[0]     SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_1_RNIA8HO[0]     SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_0[0]                Net              -            -       1.371     -           1         
b2v_inst.state_RNIQO7A1[6]        SB_LUT4          I1           In      -         5.779       -         
b2v_inst.state_RNIQO7A1[6]        SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_2[0]                Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIKCK23[0]      SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNIKCK23[0]      SB_LUT4          O            Out     0.351     7.900       -         
addr_ram_1_0_i[0]                 Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0         SB_RAM256x16     WADDR[0]     In      -         12.615      -         
========================================================================================================
Total path delay (propagation time + setup) of 12.839 is 2.412(18.8%) logic and 10.427(81.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.913
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.689

    - Propagation time:                      12.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.926

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[12] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[6]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                     Pin          Pin               Arrival     No. of    
Name                              Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
b2v_inst.state[12]                SB_DFFR          Q            Out     0.540     0.540       -         
state[12]                         Net              -            -       1.599     -           13        
b2v_inst.state_RNI3SA9[13]        SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNI3SA9[13]        SB_LUT4          O            Out     0.449     2.588       -         
N_363                             Net              -            -       1.371     -           8         
b2v_inst.dir_mem_1_RNIGEHO[6]     SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_1_RNIGEHO[6]     SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_0[6]                Net              -            -       1.371     -           1         
b2v_inst.state_RNI658A1[6]        SB_LUT4          I1           In      -         5.779       -         
b2v_inst.state_RNI658A1[6]        SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_2[6]                Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIIBL23[6]      SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNIIBL23[6]      SB_LUT4          O            Out     0.351     7.900       -         
addr_ram_1_0_i[6]                 Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0         SB_RAM256x16     WADDR[6]     In      -         12.615      -         
========================================================================================================
Total path delay (propagation time + setup) of 12.839 is 2.412(18.8%) logic and 10.427(81.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.913
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.689

    - Propagation time:                      12.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.926

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[12] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[5]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                     Pin          Pin               Arrival     No. of    
Name                              Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
b2v_inst.state[12]                SB_DFFR          Q            Out     0.540     0.540       -         
state[12]                         Net              -            -       1.599     -           13        
b2v_inst.state_RNI3SA9[13]        SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNI3SA9[13]        SB_LUT4          O            Out     0.449     2.588       -         
N_363                             Net              -            -       1.371     -           8         
b2v_inst.dir_mem_1_RNIFDHO[5]     SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_1_RNIFDHO[5]     SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_0[5]                Net              -            -       1.371     -           1         
b2v_inst.state_RNI438A1[6]        SB_LUT4          I1           In      -         5.779       -         
b2v_inst.state_RNI438A1[6]        SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_2[5]                Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNID6L23[5]      SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNID6L23[5]      SB_LUT4          O            Out     0.351     7.900       -         
addr_ram_1_0_i[5]                 Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0         SB_RAM256x16     WADDR[5]     In      -         12.615      -         
========================================================================================================
Total path delay (propagation time + setup) of 12.839 is 2.412(18.8%) logic and 10.427(81.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.913
    - Setup time:                            0.203
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.710

    - Propagation time:                      12.615
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.905

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[8] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / RADDR[3]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin RCLK

Instance / Net                                     Pin          Pin               Arrival     No. of    
Name                              Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
b2v_inst.state[8]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[8]                          Net              -            -       1.599     -           13        
b2v_inst.state_RNIDVTB[9]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIDVTB[9]         SB_LUT4          O            Out     0.449     2.588       -         
N_361                             Net              -            -       1.371     -           8         
b2v_inst.dir_mem_3_RNIPKAT[3]     SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_3_RNIPKAT[3]     SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_0[3]                Net              -            -       1.371     -           1         
b2v_inst.state_RNIC81F1[6]        SB_LUT4          I1           In      -         5.779       -         
b2v_inst.state_RNIC81F1[6]        SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_2[3]                Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNI3SK23[3]      SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNI3SK23[3]      SB_LUT4          O            Out     0.351     7.900       -         
addr_ram_1_0_i[3]                 Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0         SB_RAM256x16     RADDR[3]     In      -         12.615      -         
========================================================================================================
Total path delay (propagation time + setup) of 12.818 is 2.391(18.7%) logic and 10.427(81.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 155MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 155MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        108 uses
SB_DFF          19 uses
SB_DFFE         40 uses
SB_DFFER        90 uses
SB_DFFES        5 uses
SB_DFFESR       8 uses
SB_DFFR         33 uses
SB_DFFS         1 use
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           3 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         457 uses

I/O Register bits:                  0
Register bits not including I/Os:   216 (6%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 218

@S |Mapping Summary:
Total  LUTs: 457 (12%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 457 = 457 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 155MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 12:03:25 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	457
    Number of DFFs      	:	216
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	108
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	36
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	7
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	15
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	18
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	76
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	534
    Number of DFFs      	:	216
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	108

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	197
        LUT, DFF and CARRY	:	19
    Combinational LogicCells
        Only LUT         	:	269
        CARRY Only       	:	40
        LUT with CARRY   	:	49
    LogicCells                  :	574/3520
    PLBs                        :	84/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 23.2 (sec)

Final Design Statistics
    Number of LUTs      	:	534
    Number of DFFs      	:	216
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	108
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	574/3520
    PLBs                        :	104/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 96.14 MHz | Target: 91.66 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 25.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2072
used logic cells: 574
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2072
used logic cells: 574
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 638 
I1212: Iteration  1 :   124 unrouted : 1 seconds
I1212: Iteration  2 :     9 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 12:06:36 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 12:06:36 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 12:06:36 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 80MB)


Process completed successfully.
# Thu Oct 03 12:06:36 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 12:06:36 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 12:06:36 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 12:06:36 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 12:06:38 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 12:06:38 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     235  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 235 sequential elements including b2v_inst.dir_mem_1[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 12:06:38 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 12:06:38 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance dir_mem[7:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 140MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 148MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.94ns		 467 /       207
   2		0h:00m:00s		    -2.94ns		 466 /       207
   3		0h:00m:00s		    -1.54ns		 465 /       207
   4		0h:00m:00s		    -1.54ns		 464 /       207

   5		0h:00m:00s		    -1.54ns		 467 /       207


   6		0h:00m:00s		    -1.54ns		 461 /       207
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_reset_2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_reset_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_25 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_meme_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_2_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_3_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_reset_2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_reset_3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_25 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_meme_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_2_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_3_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net b2v_inst.N_314_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 148MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 148MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 209 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   209        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 120MB peak: 148MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 148MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 147MB peak: 149MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 149MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 10.60ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 12:06:40 2024
#


Top view:               anda_plis
Requested Frequency:    94.3 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.871

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      94.3 MHz      80.2 MHz      10.599        12.470        -1.871     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  10.599      -1.871  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                   Arrival           
Instance                     Reference         Type         Pin     Net                 Time        Slack 
                             Clock                                                                        
----------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[0]      0.540       -1.871
b2v_inst.reg_ancho_1[0]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[0]      0.540       -1.857
b2v_inst.reg_anterior[0]     anda_plis|clk     SB_DFFER     Q       reg_anterior[0]     0.540       -1.857
b2v_inst.reg_ancho_3[1]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[1]      0.540       -1.730
b2v_inst.reg_ancho_1[1]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[1]      0.540       -1.716
b2v_inst.reg_anterior[1]     anda_plis|clk     SB_DFFER     Q       reg_anterior[1]     0.540       -1.716
b2v_inst.reg_ancho_3[2]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[2]      0.540       -1.590
b2v_inst.reg_ancho_1[2]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[2]      0.540       -1.576
b2v_inst.reg_anterior[2]     anda_plis|clk     SB_DFFER     Q       reg_anterior[2]     0.540       -1.576
b2v_inst.reg_ancho_3[3]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[3]      0.540       -1.450
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                           Required           
Instance                        Reference         Type         Pin     Net                         Time         Slack 
                                Clock                                                                                 
----------------------------------------------------------------------------------------------------------------------
b2v_inst.data_a_escribir[0]     anda_plis|clk     SB_DFFE      D       un1_reg_anterior_0_i[0]     10.494       -1.871
b2v_inst.data_a_escribir[1]     anda_plis|clk     SB_DFFE      D       un1_reg_anterior_0_i[1]     10.494       -1.871
b2v_inst.data_a_escribir[2]     anda_plis|clk     SB_DFFE      D       un1_reg_anterior_0_i[2]     10.494       -1.871
b2v_inst.data_a_escribir[3]     anda_plis|clk     SB_DFFE      D       un1_reg_anterior_0_i[3]     10.494       -1.871
b2v_inst.data_a_escribir[5]     anda_plis|clk     SB_DFFE      D       un1_reg_anterior_0_i[5]     10.494       -1.871
b2v_inst.data_a_escribir[7]     anda_plis|clk     SB_DFFE      D       un1_reg_anterior_0_i[7]     10.494       -1.871
b2v_inst.data_a_escribir[4]     anda_plis|clk     SB_DFFE      D       un1_reg_anterior_0_i[4]     10.494       -1.857
b2v_inst1.r_Clk_Count[5]        anda_plis|clk     SB_DFFSR     D       r_Clk_Count_6_0_i[5]        10.494       -0.648
b2v_inst1.r_Clk_Count[1]        anda_plis|clk     SB_DFFSR     D       r_Clk_Count_6_0_i[1]        10.494       -0.599
b2v_inst1.r_Clk_Count[4]        anda_plis|clk     SB_DFFSR     D       r_Clk_Count_6_0_i[4]        10.494       -0.599
======================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.599
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.494

    - Propagation time:                      12.365
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.870

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[0] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.379     5.496       -         
N_33                                                               Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIGMES2         SB_LUT4      I0       In      -         6.867       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIGMES2         SB_LUT4      O        Out     0.449     7.316       -         
N_134                                                              Net          -        -       1.371     -           7         
b2v_inst.data_a_escribir_RNO_0[0]                                  SB_LUT4      I0       In      -         8.687       -         
b2v_inst.data_a_escribir_RNO_0[0]                                  SB_LUT4      O        Out     0.449     9.136       -         
un1_reg_anterior_0_i_1[0]                                          Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[0]                                    SB_LUT4      I2       In      -         10.507      -         
b2v_inst.data_a_escribir_RNO[0]                                    SB_LUT4      O        Out     0.351     10.858      -         
un1_reg_anterior_0_i[0]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[0]                                        SB_DFFE      D        In      -         12.365      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.470 is 3.862(31.0%) logic and 8.608(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.599
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.494

    - Propagation time:                      12.365
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.870

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[7] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.379     5.496       -         
N_33                                                               Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIGMES2         SB_LUT4      I0       In      -         6.867       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIGMES2         SB_LUT4      O        Out     0.449     7.316       -         
N_134                                                              Net          -        -       1.371     -           7         
b2v_inst.data_a_escribir_RNO_0[7]                                  SB_LUT4      I0       In      -         8.687       -         
b2v_inst.data_a_escribir_RNO_0[7]                                  SB_LUT4      O        Out     0.449     9.136       -         
un1_reg_anterior_0_i_1[7]                                          Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[7]                                    SB_LUT4      I2       In      -         10.507      -         
b2v_inst.data_a_escribir_RNO[7]                                    SB_LUT4      O        Out     0.351     10.858      -         
un1_reg_anterior_0_i[7]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[7]                                        SB_DFFE      D        In      -         12.365      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.470 is 3.862(31.0%) logic and 8.608(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.599
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.494

    - Propagation time:                      12.365
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.870

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[5] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.379     5.496       -         
N_33                                                               Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIGMES2         SB_LUT4      I0       In      -         6.867       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIGMES2         SB_LUT4      O        Out     0.449     7.316       -         
N_134                                                              Net          -        -       1.371     -           7         
b2v_inst.data_a_escribir_RNO_0[5]                                  SB_LUT4      I0       In      -         8.687       -         
b2v_inst.data_a_escribir_RNO_0[5]                                  SB_LUT4      O        Out     0.449     9.136       -         
un1_reg_anterior_0_i_1[5]                                          Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[5]                                    SB_LUT4      I2       In      -         10.507      -         
b2v_inst.data_a_escribir_RNO[5]                                    SB_LUT4      O        Out     0.351     10.858      -         
un1_reg_anterior_0_i[5]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[5]                                        SB_DFFE      D        In      -         12.365      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.470 is 3.862(31.0%) logic and 8.608(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.599
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.494

    - Propagation time:                      12.365
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.870

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[3] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.379     5.496       -         
N_33                                                               Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIGMES2         SB_LUT4      I0       In      -         6.867       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIGMES2         SB_LUT4      O        Out     0.449     7.316       -         
N_134                                                              Net          -        -       1.371     -           7         
b2v_inst.data_a_escribir_RNO_0[3]                                  SB_LUT4      I0       In      -         8.687       -         
b2v_inst.data_a_escribir_RNO_0[3]                                  SB_LUT4      O        Out     0.449     9.136       -         
un1_reg_anterior_0_i_1[3]                                          Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[3]                                    SB_LUT4      I2       In      -         10.507      -         
b2v_inst.data_a_escribir_RNO[3]                                    SB_LUT4      O        Out     0.351     10.858      -         
un1_reg_anterior_0_i[3]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[3]                                        SB_DFFE      D        In      -         12.365      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.470 is 3.862(31.0%) logic and 8.608(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.599
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.494

    - Propagation time:                      12.365
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.870

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[2] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.379     5.496       -         
N_33                                                               Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIGMES2         SB_LUT4      I0       In      -         6.867       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIGMES2         SB_LUT4      O        Out     0.449     7.316       -         
N_134                                                              Net          -        -       1.371     -           7         
b2v_inst.data_a_escribir_RNO_0[2]                                  SB_LUT4      I0       In      -         8.687       -         
b2v_inst.data_a_escribir_RNO_0[2]                                  SB_LUT4      O        Out     0.449     9.136       -         
un1_reg_anterior_0_i_1[2]                                          Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[2]                                    SB_LUT4      I2       In      -         10.507      -         
b2v_inst.data_a_escribir_RNO[2]                                    SB_LUT4      O        Out     0.351     10.858      -         
un1_reg_anterior_0_i[2]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[2]                                        SB_DFFE      D        In      -         12.365      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.470 is 3.862(31.0%) logic and 8.608(69.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 149MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 146MB peak: 149MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        122 uses
SB_DFF          19 uses
SB_DFFE         40 uses
SB_DFFER        83 uses
SB_DFFES        4 uses
SB_DFFESR       8 uses
SB_DFFR         32 uses
SB_DFFS         1 use
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         417 uses

I/O Register bits:                  0
Register bits not including I/Os:   207 (5%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 209

@S |Mapping Summary:
Total  LUTs: 417 (11%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 417 = 417 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 29MB peak: 149MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 12:06:40 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	417
    Number of DFFs      	:	207
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	122
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	37
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	4
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	14
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	20
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	75
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	493
    Number of DFFs      	:	207
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	125

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	186
        LUT, DFF and CARRY	:	21
    Combinational LogicCells
        Only LUT         	:	226
        CARRY Only       	:	44
        LUT with CARRY   	:	60
    LogicCells                  :	537/3520
    PLBs                        :	83/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 21.2 (sec)

Final Design Statistics
    Number of LUTs      	:	493
    Number of DFFs      	:	207
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	125
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	537/3520
    PLBs                        :	106/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 87.66 MHz | Target: 94.34 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 22.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1838
used logic cells: 537
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1838
used logic cells: 537
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 601 
I1212: Iteration  1 :    84 unrouted : 1 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 12:08:55 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 12:08:55 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 12:08:55 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 80MB)


Process completed successfully.
# Thu Oct 03 12:08:56 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 12:08:56 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 12:08:56 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 12:08:56 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 12:08:57 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 12:08:57 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     235  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 235 sequential elements including b2v_inst.dir_mem[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 12:08:57 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 12:08:57 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance dir_mem[7:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 159MB peak: 161MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.03ns		 500 /       207
   2		0h:00m:00s		    -3.03ns		 484 /       207
   3		0h:00m:00s		    -2.28ns		 484 /       207
   4		0h:00m:00s		    -2.28ns		 483 /       207
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.cuenta[1] (in view: work.anda_plis(bdf_type)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.cuenta[2] (in view: work.anda_plis(bdf_type)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[3] (in view: work.anda_plis(bdf_type)) with 25 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[4] (in view: work.anda_plis(bdf_type)) with 24 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.cuenta[5] (in view: work.anda_plis(bdf_type)) with 14 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[1] (in view: work.anda_plis(bdf_type)) with 38 loads 2 times to improve timing.
Timing driven replication report
Added 9 Registers via timing driven replication
Added 5 LUTs via timing driven replication

   5		0h:00m:00s		    -1.63ns		 525 /       216
   6		0h:00m:00s		    -1.63ns		 527 /       216


   7		0h:00m:01s		    -1.63ns		 526 /       216
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_18 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g1_1_a3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_1_a3_0_4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_127_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_dir_mem_4_i_o2_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa_i_i_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_6 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_71_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_3_1_sqmuxa_i_i_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_18 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g1_1_a3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_1_a3_0_4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_127_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_dir_mem_4_i_o2_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa_i_i_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_6 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_71_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_3_1_sqmuxa_i_i_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_244_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 161MB peak: 162MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 161MB peak: 162MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 218 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   218        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 162MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 162MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 160MB peak: 162MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 162MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 10.94ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 12:09:00 2024
#


Top view:               anda_plis
Requested Frequency:    91.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.930

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      91.4 MHz      77.7 MHz      10.937        12.867        -1.930     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  10.937      -1.930  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                   Arrival           
Instance                     Reference         Type         Pin     Net                 Time        Slack 
                             Clock                                                                        
----------------------------------------------------------------------------------------------------------
b2v_inst.state[10]           anda_plis|clk     SB_DFFR      Q       state[10]           0.540       -1.930
b2v_inst.state[11]           anda_plis|clk     SB_DFFR      Q       state[11]           0.540       -1.881
b2v_inst.reg_ancho_3[0]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[0]      0.540       -1.589
b2v_inst.reg_anterior[0]     anda_plis|clk     SB_DFFER     Q       reg_anterior[0]     0.540       -1.540
b2v_inst.reg_ancho_1[0]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[0]      0.540       -1.504
b2v_inst.reg_ancho_3[1]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[1]      0.540       -1.448
b2v_inst.reg_anterior[1]     anda_plis|clk     SB_DFFER     Q       reg_anterior[1]     0.540       -1.399
b2v_inst.reg_ancho_1[1]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[1]      0.540       -1.364
b2v_inst.reg_ancho_3[2]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[2]      0.540       -1.308
b2v_inst.reg_anterior[2]     anda_plis|clk     SB_DFFER     Q       reg_anterior[2]     0.540       -1.259
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                                    Required           
Instance                        Reference         Type             Pin          Net                         Time         Slack 
                                Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[0]     N_161                       10.713       -1.930
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[3]     N_157                       10.713       -1.930
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[5]     N_159                       10.713       -1.930
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[6]     N_155                       10.713       -1.930
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[0]     N_161                       10.734       -1.909
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[3]     N_157                       10.734       -1.909
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[5]     N_159                       10.734       -1.909
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[6]     N_155                       10.734       -1.909
b2v_inst.data_a_escribir[0]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[0]     10.832       -1.589
b2v_inst.data_a_escribir[2]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[2]     10.832       -1.589
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.937
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.713

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.930

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[0]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]         SB_LUT4          O            Out     0.449     2.588       -         
N_228                              Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNI77KP[0]      SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNI77KP[0]      SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[0]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_1_RNIK0861[0]     SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_1_RNIK0861[0]     SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[0]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIKCK23[0]       SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNIKCK23[0]       SB_LUT4          O            Out     0.379     7.928       -         
N_161                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     WADDR[0]     In      -         12.643      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.867 is 2.440(19.0%) logic and 10.427(81.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.937
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.713

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.930

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[6]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]         SB_LUT4          O            Out     0.449     2.588       -         
N_228                              Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNIDDKP[6]      SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNIDDKP[6]      SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[6]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_1_RNI0D861[6]     SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_1_RNI0D861[6]     SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[6]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIIBL23[6]       SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNIIBL23[6]       SB_LUT4          O            Out     0.379     7.928       -         
N_155                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     WADDR[6]     In      -         12.643      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.867 is 2.440(19.0%) logic and 10.427(81.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.937
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.713

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.930

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[5]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]         SB_LUT4          O            Out     0.449     2.588       -         
N_228                              Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNICCKP[5]      SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNICCKP[5]      SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[5]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_1_RNIUA861[5]     SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_1_RNIUA861[5]     SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[5]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNID6L23[5]       SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNID6L23[5]       SB_LUT4          O            Out     0.379     7.928       -         
N_159                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     WADDR[5]     In      -         12.643      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.867 is 2.440(19.0%) logic and 10.427(81.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.937
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.713

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.930

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[3]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]         SB_LUT4          O            Out     0.449     2.588       -         
N_228                              Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNIAAKP[3]      SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNIAAKP[3]      SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[3]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_1_RNIQ6861[3]     SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_1_RNIQ6861[3]     SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[3]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNI3SK23[3]       SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNI3SK23[3]       SB_LUT4          O            Out     0.379     7.928       -         
N_157                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     WADDR[3]     In      -         12.643      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.867 is 2.440(19.0%) logic and 10.427(81.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.937
    - Setup time:                            0.203
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.734

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.909

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / RADDR[0]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin RCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]         SB_LUT4          O            Out     0.449     2.588       -         
N_228                              Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNI77KP[0]      SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNI77KP[0]      SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[0]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_1_RNIK0861[0]     SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_1_RNIK0861[0]     SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[0]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIKCK23[0]       SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNIKCK23[0]       SB_LUT4          O            Out     0.379     7.928       -         
N_161                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     RADDR[0]     In      -         12.643      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.846 is 2.419(18.8%) logic and 10.427(81.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 162MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 162MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        95 uses
SB_DFF          19 uses
SB_DFFE         40 uses
SB_DFFER        92 uses
SB_DFFES        4 uses
SB_DFFESR       8 uses
SB_DFFR         32 uses
SB_DFFS         1 use
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         497 uses

I/O Register bits:                  0
Register bits not including I/Os:   216 (6%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 218

@S |Mapping Summary:
Total  LUTs: 497 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 497 = 497 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 162MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Thu Oct 03 12:09:00 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	497
    Number of DFFs      	:	216
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	95
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	37
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	18
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	13
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	68
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	566
    Number of DFFs      	:	216
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	97

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	203
        LUT, DFF and CARRY	:	13
    Combinational LogicCells
        Only LUT         	:	307
        CARRY Only       	:	41
        LUT with CARRY   	:	43
    LogicCells                  :	607/3520
    PLBs                        :	91/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 22.6 (sec)

Final Design Statistics
    Number of LUTs      	:	566
    Number of DFFs      	:	216
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	97
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	607/3520
    PLBs                        :	113/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 84.14 MHz | Target: 91.41 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 24.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2045
used logic cells: 607
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2045
used logic cells: 607
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 6
I1209: Started routing
I1223: Total Nets : 650 
I1212: Iteration  1 :   119 unrouted : 1 seconds
I1212: Iteration  2 :     7 unrouted : 1 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 12:13:39 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 12:13:39 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 12:13:39 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 80MB)


Process completed successfully.
# Thu Oct 03 12:13:39 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 12:13:39 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 12:13:39 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 12:13:39 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 12:13:41 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 12:13:41 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     235  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 235 sequential elements including b2v_inst.dir_mem[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 12:13:41 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 12:13:41 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance dir_mem[7:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 159MB peak: 161MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.03ns		 491 /       207
   2		0h:00m:00s		    -3.03ns		 481 /       207
   3		0h:00m:00s		    -3.03ns		 481 /       207
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[2] (in view: work.anda_plis(bdf_type)) with 25 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[0] (in view: work.anda_plis(bdf_type)) with 29 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Replicating instance b2v_inst1.r_Clk_Count[3] (in view: work.anda_plis(bdf_type)) with 15 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.cuenta[2] (in view: work.anda_plis(bdf_type)) with 8 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[1] (in view: work.anda_plis(bdf_type)) with 33 loads 3 times to improve timing.
Timing driven replication report
Added 10 Registers via timing driven replication
Added 10 LUTs via timing driven replication

   4		0h:00m:01s		    -1.63ns		 534 /       217
   5		0h:00m:01s		    -1.63ns		 538 /       217


   6		0h:00m:01s		    -1.63ns		 535 /       217
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_4_iv_i_a2_1_0[6] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_18 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_4_iv_i_a2_0_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_4_iv_i_a2_0_0[6] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m20_0_o4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_1_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_135_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m2_e_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_dir_mem_4_i_o2_0[7] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_129_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m2_e which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_131_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_133_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_2_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_2_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_4_iv_i_a2_1_0[6] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_18 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_4_iv_i_a2_0_0[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_4_iv_i_a2_0_0[6] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m20_0_o4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_1_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_135_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m2_e_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_dir_mem_4_i_o2_0[7] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_129_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O m2_e which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_131_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_133_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_2_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_232_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 162MB peak: 163MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 162MB peak: 163MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 219 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   219        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 163MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 160MB peak: 163MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 161MB peak: 163MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 160MB peak: 163MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 10.94ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 12:13:43 2024
#


Top view:               anda_plis
Requested Frequency:    91.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.930

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      91.4 MHz      77.7 MHz      10.937        12.867        -1.930     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  10.937      -1.930  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                   Arrival           
Instance                     Reference         Type         Pin     Net                 Time        Slack 
                             Clock                                                                        
----------------------------------------------------------------------------------------------------------
b2v_inst.state[10]           anda_plis|clk     SB_DFFR      Q       state[10]           0.540       -1.930
b2v_inst.state[11]           anda_plis|clk     SB_DFFR      Q       state[11]           0.540       -1.881
b2v_inst.reg_ancho_3[0]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[0]      0.540       -1.589
b2v_inst.reg_anterior[0]     anda_plis|clk     SB_DFFER     Q       reg_anterior[0]     0.540       -1.540
b2v_inst.reg_ancho_1[0]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[0]      0.540       -1.504
b2v_inst.reg_ancho_3[1]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[1]      0.540       -1.448
b2v_inst.reg_anterior[1]     anda_plis|clk     SB_DFFER     Q       reg_anterior[1]     0.540       -1.399
b2v_inst.reg_ancho_1[1]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[1]      0.540       -1.364
b2v_inst.reg_ancho_3[2]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[2]      0.540       -1.308
b2v_inst.reg_anterior[2]     anda_plis|clk     SB_DFFER     Q       reg_anterior[2]     0.540       -1.259
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                                    Required           
Instance                        Reference         Type             Pin          Net                         Time         Slack 
                                Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[0]     N_107                       10.713       -1.930
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[3]     N_105                       10.713       -1.930
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[5]     N_99                        10.713       -1.930
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[6]     N_95                        10.713       -1.930
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[0]     N_107                       10.734       -1.909
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[3]     N_105                       10.734       -1.909
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[5]     N_99                        10.734       -1.909
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[6]     N_95                        10.734       -1.909
b2v_inst.data_a_escribir[1]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[1]     10.832       -1.589
b2v_inst.data_a_escribir[2]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[2]     10.832       -1.589
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.937
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.713

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.930

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[0]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                     Pin          Pin               Arrival     No. of    
Name                              Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                         Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]        SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]        SB_LUT4          O            Out     0.449     2.588       -         
N_215                             Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNI77KP[0]     SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNI77KP[0]     SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[0]              Net              -            -       1.371     -           1         
b2v_inst.state_RNINNAB1[6]        SB_LUT4          I1           In      -         5.779       -         
b2v_inst.state_RNINNAB1[6]        SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[0]              Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIKCK23[0]      SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNIKCK23[0]      SB_LUT4          O            Out     0.379     7.928       -         
N_107                             Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0         SB_RAM256x16     WADDR[0]     In      -         12.643      -         
========================================================================================================
Total path delay (propagation time + setup) of 12.867 is 2.440(19.0%) logic and 10.427(81.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.937
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.713

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.930

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[3]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                     Pin          Pin               Arrival     No. of    
Name                              Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                         Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]        SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]        SB_LUT4          O            Out     0.449     2.588       -         
N_215                             Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNIAAKP[3]     SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNIAAKP[3]     SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[3]              Net              -            -       1.371     -           1         
b2v_inst.state_RNITTAB1[6]        SB_LUT4          I1           In      -         5.779       -         
b2v_inst.state_RNITTAB1[6]        SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[3]              Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNI3SK23[3]      SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNI3SK23[3]      SB_LUT4          O            Out     0.379     7.928       -         
N_105                             Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0         SB_RAM256x16     WADDR[3]     In      -         12.643      -         
========================================================================================================
Total path delay (propagation time + setup) of 12.867 is 2.440(19.0%) logic and 10.427(81.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.937
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.713

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.930

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[5]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                     Pin          Pin               Arrival     No. of    
Name                              Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                         Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]        SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]        SB_LUT4          O            Out     0.449     2.588       -         
N_215                             Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNICCKP[5]     SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNICCKP[5]     SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[5]              Net              -            -       1.371     -           1         
b2v_inst.state_RNI12BB1[6]        SB_LUT4          I1           In      -         5.779       -         
b2v_inst.state_RNI12BB1[6]        SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[5]              Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNID6L23[5]      SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNID6L23[5]      SB_LUT4          O            Out     0.379     7.928       -         
N_99                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0         SB_RAM256x16     WADDR[5]     In      -         12.643      -         
========================================================================================================
Total path delay (propagation time + setup) of 12.867 is 2.440(19.0%) logic and 10.427(81.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.937
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.713

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.930

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[6]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                     Pin          Pin               Arrival     No. of    
Name                              Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                         Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]        SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]        SB_LUT4          O            Out     0.449     2.588       -         
N_215                             Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNIDDKP[6]     SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNIDDKP[6]     SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[6]              Net              -            -       1.371     -           1         
b2v_inst.state_RNI34BB1[6]        SB_LUT4          I1           In      -         5.779       -         
b2v_inst.state_RNI34BB1[6]        SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[6]              Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIIBL23[6]      SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNIIBL23[6]      SB_LUT4          O            Out     0.379     7.928       -         
N_95                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0         SB_RAM256x16     WADDR[6]     In      -         12.643      -         
========================================================================================================
Total path delay (propagation time + setup) of 12.867 is 2.440(19.0%) logic and 10.427(81.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.937
    - Setup time:                            0.203
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.734

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.909

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / RADDR[0]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin RCLK

Instance / Net                                     Pin          Pin               Arrival     No. of    
Name                              Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                         Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]        SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]        SB_LUT4          O            Out     0.449     2.588       -         
N_215                             Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNI77KP[0]     SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNI77KP[0]     SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[0]              Net              -            -       1.371     -           1         
b2v_inst.state_RNINNAB1[6]        SB_LUT4          I1           In      -         5.779       -         
b2v_inst.state_RNINNAB1[6]        SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[0]              Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIKCK23[0]      SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNIKCK23[0]      SB_LUT4          O            Out     0.379     7.928       -         
N_107                             Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0         SB_RAM256x16     RADDR[0]     In      -         12.643      -         
========================================================================================================
Total path delay (propagation time + setup) of 12.846 is 2.419(18.8%) logic and 10.427(81.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 160MB peak: 163MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 160MB peak: 163MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        95 uses
SB_DFF          19 uses
SB_DFFE         40 uses
SB_DFFER        89 uses
SB_DFFES        6 uses
SB_DFFESR       8 uses
SB_DFFR         32 uses
SB_DFFS         1 use
SB_DFFSR        21 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         505 uses

I/O Register bits:                  0
Register bits not including I/Os:   217 (6%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 219

@S |Mapping Summary:
Total  LUTs: 505 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 505 = 505 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 163MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Thu Oct 03 12:13:43 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	505
    Number of DFFs      	:	217
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	95
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	37
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	14
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	11
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	62
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	568
    Number of DFFs      	:	217
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	97

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	204
        LUT, DFF and CARRY	:	13
    Combinational LogicCells
        Only LUT         	:	308
        CARRY Only       	:	41
        LUT with CARRY   	:	43
    LogicCells                  :	609/3520
    PLBs                        :	91/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 24.0 (sec)

Final Design Statistics
    Number of LUTs      	:	568
    Number of DFFs      	:	217
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	97
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	609/3520
    PLBs                        :	102/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 82.99 MHz | Target: 91.41 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 25.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1765
used logic cells: 609
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 1765
used logic cells: 609
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 1
I1202: Reading Architecture of device iCE40HX4K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 664 
I1212: Iteration  1 :   119 unrouted : 1 seconds
I1212: Iteration  2 :     8 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 13:14:53 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 13:14:54 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 13:14:54 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 80MB)


Process completed successfully.
# Thu Oct 03 13:14:54 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 13:14:54 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 13:14:55 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 13:14:55 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 13:14:56 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 13:14:56 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     235  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 235 sequential elements including b2v_inst.dir_mem[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 13:14:56 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 13:14:56 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance dir_mem[7:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 141MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 161MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -3.03ns		 500 /       207
   2		0h:00m:01s		    -3.03ns		 484 /       207
   3		0h:00m:01s		    -2.28ns		 484 /       207
   4		0h:00m:01s		    -2.28ns		 483 /       207
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.cuenta[1] (in view: work.anda_plis(bdf_type)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.cuenta[2] (in view: work.anda_plis(bdf_type)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[3] (in view: work.anda_plis(bdf_type)) with 25 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[4] (in view: work.anda_plis(bdf_type)) with 24 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.cuenta[5] (in view: work.anda_plis(bdf_type)) with 14 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[1] (in view: work.anda_plis(bdf_type)) with 38 loads 2 times to improve timing.
Timing driven replication report
Added 9 Registers via timing driven replication
Added 5 LUTs via timing driven replication

   5		0h:00m:01s		    -1.63ns		 525 /       216
   6		0h:00m:01s		    -1.63ns		 527 /       216


   7		0h:00m:01s		    -1.63ns		 526 /       216
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_18 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g1_1_a3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_1_a3_0_4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_127_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_dir_mem_4_i_o2_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa_i_i_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_6 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_71_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_3_1_sqmuxa_i_i_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_18 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g1_1_a3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_1_a3_0_4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_127_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_dir_mem_4_i_o2_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa_i_i_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_6 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_71_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_3_1_sqmuxa_i_i_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_244_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 161MB peak: 162MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 161MB peak: 162MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 218 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   218        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 162MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 162MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 160MB peak: 162MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 162MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 10.94ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 13:14:59 2024
#


Top view:               anda_plis
Requested Frequency:    91.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.930

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      91.4 MHz      77.7 MHz      10.937        12.867        -1.930     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  10.937      -1.930  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                   Arrival           
Instance                     Reference         Type         Pin     Net                 Time        Slack 
                             Clock                                                                        
----------------------------------------------------------------------------------------------------------
b2v_inst.state[10]           anda_plis|clk     SB_DFFR      Q       state[10]           0.540       -1.930
b2v_inst.state[11]           anda_plis|clk     SB_DFFR      Q       state[11]           0.540       -1.881
b2v_inst.reg_ancho_3[0]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[0]      0.540       -1.589
b2v_inst.reg_anterior[0]     anda_plis|clk     SB_DFFER     Q       reg_anterior[0]     0.540       -1.540
b2v_inst.reg_ancho_1[0]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[0]      0.540       -1.504
b2v_inst.reg_ancho_3[1]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[1]      0.540       -1.448
b2v_inst.reg_anterior[1]     anda_plis|clk     SB_DFFER     Q       reg_anterior[1]     0.540       -1.399
b2v_inst.reg_ancho_1[1]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[1]      0.540       -1.364
b2v_inst.reg_ancho_3[2]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[2]      0.540       -1.308
b2v_inst.reg_anterior[2]     anda_plis|clk     SB_DFFER     Q       reg_anterior[2]     0.540       -1.259
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                                    Required           
Instance                        Reference         Type             Pin          Net                         Time         Slack 
                                Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[0]     N_161                       10.713       -1.930
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[3]     N_157                       10.713       -1.930
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[5]     N_159                       10.713       -1.930
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[6]     N_155                       10.713       -1.930
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[0]     N_161                       10.734       -1.909
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[3]     N_157                       10.734       -1.909
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[5]     N_159                       10.734       -1.909
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[6]     N_155                       10.734       -1.909
b2v_inst.data_a_escribir[0]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[0]     10.832       -1.589
b2v_inst.data_a_escribir[2]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[2]     10.832       -1.589
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.937
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.713

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.930

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[0]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]         SB_LUT4          O            Out     0.449     2.588       -         
N_228                              Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNI77KP[0]      SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNI77KP[0]      SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[0]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_1_RNIK0861[0]     SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_1_RNIK0861[0]     SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[0]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIKCK23[0]       SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNIKCK23[0]       SB_LUT4          O            Out     0.379     7.928       -         
N_161                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     WADDR[0]     In      -         12.643      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.867 is 2.440(19.0%) logic and 10.427(81.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.937
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.713

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.930

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[6]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]         SB_LUT4          O            Out     0.449     2.588       -         
N_228                              Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNIDDKP[6]      SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNIDDKP[6]      SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[6]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_1_RNI0D861[6]     SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_1_RNI0D861[6]     SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[6]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIIBL23[6]       SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNIIBL23[6]       SB_LUT4          O            Out     0.379     7.928       -         
N_155                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     WADDR[6]     In      -         12.643      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.867 is 2.440(19.0%) logic and 10.427(81.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.937
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.713

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.930

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[5]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]         SB_LUT4          O            Out     0.449     2.588       -         
N_228                              Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNICCKP[5]      SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNICCKP[5]      SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[5]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_1_RNIUA861[5]     SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_1_RNIUA861[5]     SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[5]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNID6L23[5]       SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNID6L23[5]       SB_LUT4          O            Out     0.379     7.928       -         
N_159                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     WADDR[5]     In      -         12.643      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.867 is 2.440(19.0%) logic and 10.427(81.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.937
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.713

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.930

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[3]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]         SB_LUT4          O            Out     0.449     2.588       -         
N_228                              Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNIAAKP[3]      SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNIAAKP[3]      SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[3]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_1_RNIQ6861[3]     SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_1_RNIQ6861[3]     SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[3]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNI3SK23[3]       SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNI3SK23[3]       SB_LUT4          O            Out     0.379     7.928       -         
N_157                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     WADDR[3]     In      -         12.643      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.867 is 2.440(19.0%) logic and 10.427(81.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.937
    - Setup time:                            0.203
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.734

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.909

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / RADDR[0]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin RCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]         SB_LUT4          O            Out     0.449     2.588       -         
N_228                              Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNI77KP[0]      SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNI77KP[0]      SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[0]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_1_RNIK0861[0]     SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_1_RNIK0861[0]     SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[0]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIKCK23[0]       SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNIKCK23[0]       SB_LUT4          O            Out     0.379     7.928       -         
N_161                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     RADDR[0]     In      -         12.643      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.846 is 2.419(18.8%) logic and 10.427(81.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 162MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 162MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        95 uses
SB_DFF          19 uses
SB_DFFE         40 uses
SB_DFFER        92 uses
SB_DFFES        4 uses
SB_DFFESR       8 uses
SB_DFFR         32 uses
SB_DFFS         1 use
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         497 uses

I/O Register bits:                  0
Register bits not including I/Os:   216 (6%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 218

@S |Mapping Summary:
Total  LUTs: 497 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 497 = 497 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 162MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Thu Oct 03 13:14:59 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	497
    Number of DFFs      	:	216
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	95
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	37
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	18
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	13
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	68
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	566
    Number of DFFs      	:	216
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	97

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	203
        LUT, DFF and CARRY	:	13
    Combinational LogicCells
        Only LUT         	:	307
        CARRY Only       	:	41
        LUT with CARRY   	:	43
    LogicCells                  :	607/3520
    PLBs                        :	91/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 22.7 (sec)

Final Design Statistics
    Number of LUTs      	:	566
    Number of DFFs      	:	216
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	97
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	607/3520
    PLBs                        :	113/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 84.14 MHz | Target: 91.41 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 24.5 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2045
used logic cells: 607
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2045
used logic cells: 607
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 650 
I1212: Iteration  1 :   119 unrouted : 1 seconds
I1212: Iteration  2 :     7 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 13:17:54 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 13:17:54 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 13:17:54 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 80MB)


Process completed successfully.
# Thu Oct 03 13:17:54 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 13:17:54 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 13:17:55 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 13:17:55 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 13:17:56 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 13:17:56 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     235  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 235 sequential elements including b2v_inst.dir_mem[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 13:17:56 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 13:17:56 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance dir_mem[7:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 165MB peak: 168MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -2.95ns		 503 /       207
   2		0h:00m:00s		    -2.95ns		 498 /       207
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[0] (in view: work.anda_plis(bdf_type)) with 36 loads 3 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[3] (in view: work.anda_plis(bdf_type)) with 29 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[4] (in view: work.anda_plis(bdf_type)) with 32 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[1] (in view: work.anda_plis(bdf_type)) with 38 loads 2 times to improve timing.
Timing driven replication report
Added 9 Registers via timing driven replication
Added 7 LUTs via timing driven replication

   3		0h:00m:01s		    -1.55ns		 529 /       216

@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.state[8] (in view: work.anda_plis(bdf_type)) with 12 loads 1 time to improve timing.
Timing driven replication report
Added 1 Registers via timing driven replication
Added 1 LUTs via timing driven replication

   4		0h:00m:01s		    -1.32ns		 526 /       217
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_0_rep2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_265_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_0_a3_0_4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_27 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_4_iv_0_i_0_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g1_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_meme_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_dir_mem_4_i_o2_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_76_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_77_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_89_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_0_rep2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state_fast[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_265_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_0_a3_0_4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_27 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_4_iv_0_i_0_0[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g1_0_a3 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_meme_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_dir_mem_4_i_o2_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_76_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_77_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_89_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_75_i.
@N: FX1017 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|SB_GB inserted on the net b2v_inst.state[2].

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 168MB peak: 169MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 168MB peak: 169MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 219 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   219        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 169MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 166MB peak: 169MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 167MB peak: 169MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 166MB peak: 169MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 10.53ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 13:17:59 2024
#


Top view:               anda_plis
Requested Frequency:    94.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.859

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      94.9 MHz      80.7 MHz      10.534        12.393        -1.859     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  10.534      -1.859  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                   Arrival           
Instance                     Reference         Type         Pin     Net                 Time        Slack 
                             Clock                                                                        
----------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[0]      0.540       -1.859
b2v_inst.reg_anterior[0]     anda_plis|clk     SB_DFFER     Q       reg_anterior[0]     0.540       -1.810
b2v_inst.reg_ancho_1[0]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[0]      0.540       -1.775
b2v_inst.reg_ancho_3[1]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[1]      0.540       -1.719
b2v_inst.reg_anterior[1]     anda_plis|clk     SB_DFFER     Q       reg_anterior[1]     0.540       -1.670
b2v_inst.reg_ancho_1[1]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[1]      0.540       -1.656
b2v_inst.reg_ancho_1[2]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[2]      0.540       -1.635
b2v_inst.reg_ancho_3[2]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[2]      0.540       -1.579
b2v_inst.reg_ancho_1[3]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[3]      0.540       -1.571
b2v_inst.reg_ancho_1[4]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[4]      0.540       -1.565
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                                    Required           
Instance                        Reference         Type             Pin          Net                         Time         Slack 
                                Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------
b2v_inst.data_a_escribir[0]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[0]     10.429       -1.859
b2v_inst.data_a_escribir[1]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[1]     10.429       -1.859
b2v_inst.data_a_escribir[2]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[2]     10.429       -1.859
b2v_inst.data_a_escribir[3]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[3]     10.429       -1.859
b2v_inst.data_a_escribir[4]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[4]     10.429       -1.859
b2v_inst.data_a_escribir[5]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[5]     10.429       -1.859
b2v_inst.data_a_escribir[6]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[6]     10.429       -1.859
b2v_inst.data_a_escribir[7]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[7]     10.429       -1.859
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[6]     dir_mem_1_RNIGQRF3[6]       10.309       -0.633
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[6]     dir_mem_1_RNIGQRF3[6]       10.331       -0.612
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.429

    - Propagation time:                      12.288
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.859

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[0] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.400     5.517       -         
N_326                                                              Net          -        -       1.371     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNILKD23         SB_LUT4      I0       In      -         6.888       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNILKD23         SB_LUT4      O        Out     0.449     7.337       -         
data_a_escribir_0_sqmuxa_2                                         Net          -        -       1.371     -           8         
b2v_inst.data_a_escribir_RNO_1[0]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_1[0]                                  SB_LUT4      O        Out     0.386     9.094       -         
un1_reg_anterior_iv_0[0]                                           Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[0]                                    SB_LUT4      I3       In      -         10.465      -         
b2v_inst.data_a_escribir_RNO[0]                                    SB_LUT4      O        Out     0.316     10.781      -         
un1_reg_anterior_0_i[0]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[0]                                        SB_DFFE      D        In      -         12.288      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.393 is 3.785(30.5%) logic and 8.608(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.429

    - Propagation time:                      12.288
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.859

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[1] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.400     5.517       -         
N_326                                                              Net          -        -       1.371     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNILKD23         SB_LUT4      I0       In      -         6.888       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNILKD23         SB_LUT4      O        Out     0.449     7.337       -         
data_a_escribir_0_sqmuxa_2                                         Net          -        -       1.371     -           8         
b2v_inst.data_a_escribir_RNO_1[1]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_1[1]                                  SB_LUT4      O        Out     0.386     9.094       -         
un1_reg_anterior_iv_0[1]                                           Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[1]                                    SB_LUT4      I3       In      -         10.465      -         
b2v_inst.data_a_escribir_RNO[1]                                    SB_LUT4      O        Out     0.316     10.781      -         
un1_reg_anterior_0_i[1]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[1]                                        SB_DFFE      D        In      -         12.288      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.393 is 3.785(30.5%) logic and 8.608(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.429

    - Propagation time:                      12.288
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.859

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.400     5.517       -         
N_326                                                              Net          -        -       1.371     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNILKD23         SB_LUT4      I0       In      -         6.888       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNILKD23         SB_LUT4      O        Out     0.449     7.337       -         
data_a_escribir_0_sqmuxa_2                                         Net          -        -       1.371     -           8         
b2v_inst.data_a_escribir_RNO_1[6]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_1[6]                                  SB_LUT4      O        Out     0.386     9.094       -         
un1_reg_anterior_iv_0[6]                                           Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[6]                                    SB_LUT4      I3       In      -         10.465      -         
b2v_inst.data_a_escribir_RNO[6]                                    SB_LUT4      O        Out     0.316     10.781      -         
un1_reg_anterior_0_i[6]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[6]                                        SB_DFFE      D        In      -         12.288      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.393 is 3.785(30.5%) logic and 8.608(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.429

    - Propagation time:                      12.288
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.859

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[5] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.400     5.517       -         
N_326                                                              Net          -        -       1.371     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNILKD23         SB_LUT4      I0       In      -         6.888       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNILKD23         SB_LUT4      O        Out     0.449     7.337       -         
data_a_escribir_0_sqmuxa_2                                         Net          -        -       1.371     -           8         
b2v_inst.data_a_escribir_RNO_1[5]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_1[5]                                  SB_LUT4      O        Out     0.386     9.094       -         
un1_reg_anterior_iv_0[5]                                           Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[5]                                    SB_LUT4      I3       In      -         10.465      -         
b2v_inst.data_a_escribir_RNO[5]                                    SB_LUT4      O        Out     0.316     10.781      -         
un1_reg_anterior_0_i[5]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[5]                                        SB_DFFE      D        In      -         12.288      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.393 is 3.785(30.5%) logic and 8.608(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.534
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.429

    - Propagation time:                      12.288
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.859

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.400     5.517       -         
N_326                                                              Net          -        -       1.371     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNILKD23         SB_LUT4      I0       In      -         6.888       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNILKD23         SB_LUT4      O        Out     0.449     7.337       -         
data_a_escribir_0_sqmuxa_2                                         Net          -        -       1.371     -           8         
b2v_inst.data_a_escribir_RNO_1[4]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_1[4]                                  SB_LUT4      O        Out     0.386     9.094       -         
un1_reg_anterior_iv_0[4]                                           Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[4]                                    SB_LUT4      I3       In      -         10.465      -         
b2v_inst.data_a_escribir_RNO[4]                                    SB_LUT4      O        Out     0.316     10.781      -         
un1_reg_anterior_0_i[4]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[4]                                        SB_DFFE      D        In      -         12.288      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.393 is 3.785(30.5%) logic and 8.608(69.5%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 166MB peak: 169MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 166MB peak: 169MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        89 uses
SB_DFF          19 uses
SB_DFFE         40 uses
SB_DFFER        89 uses
SB_DFFES        6 uses
SB_DFFESR       8 uses
SB_DFFR         34 uses
SB_DFFS         1 use
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           3 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         504 uses

I/O Register bits:                  0
Register bits not including I/Os:   217 (6%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 219

@S |Mapping Summary:
Total  LUTs: 504 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 504 = 504 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 169MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Thu Oct 03 13:17:59 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	504
    Number of DFFs      	:	217
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	89
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	36
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	14
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	6
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	56
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	561
    Number of DFFs      	:	217
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	89

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	205
        LUT, DFF and CARRY	:	12
    Combinational LogicCells
        Only LUT         	:	306
        CARRY Only       	:	39
        LUT with CARRY   	:	38
    LogicCells                  :	600/3520
    PLBs                        :	90/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 21.2 (sec)

Final Design Statistics
    Number of LUTs      	:	561
    Number of DFFs      	:	217
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	89
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	3
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	600/3520
    PLBs                        :	110/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 95.91 MHz | Target: 94.97 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 23.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2075
used logic cells: 600
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2075
used logic cells: 600
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 647 
I1212: Iteration  1 :   110 unrouted : 1 seconds
I1212: Iteration  2 :     2 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 13:20:32 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 13:20:32 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 13:20:32 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 80MB)


Process completed successfully.
# Thu Oct 03 13:20:32 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 13:20:33 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 13:20:33 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 13:20:33 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 13:20:34 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 13:20:34 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     235  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 235 sequential elements including b2v_inst.dir_mem[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 13:20:34 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 13:20:34 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance dir_mem[7:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 142MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 142MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 160MB peak: 161MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.45ns		 499 /       207
   2		0h:00m:00s		    -3.45ns		 488 /       207
   3		0h:00m:00s		    -2.27ns		 488 /       207
   4		0h:00m:00s		    -2.27ns		 488 /       207
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[1] (in view: work.anda_plis(bdf_type)) with 34 loads 3 times to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   5		0h:00m:01s		    -0.87ns		 543 /       210
   6		0h:00m:01s		    -0.87ns		 543 /       210

@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[4] (in view: work.anda_plis(bdf_type)) with 23 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[3] (in view: work.anda_plis(bdf_type)) with 25 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   7		0h:00m:01s		    -0.65ns		 541 /       214
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_135_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_18 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_dir_mem_4_i_o2_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_129_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_131_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_133_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_135_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_18 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_dir_mem_4_i_o2_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_129_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_131_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_133_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_232_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 162MB peak: 163MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 163MB peak: 163MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 216 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   216        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 163MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 160MB peak: 163MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 161MB peak: 163MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 163MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 10.58ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 13:20:37 2024
#


Top view:               anda_plis
Requested Frequency:    94.6 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.866

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      94.6 MHz      80.4 MHz      10.576        12.442        -1.866     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  10.576      -1.866  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                  Arrival           
Instance                    Reference         Type         Pin     Net                Time        Slack 
                            Clock                                                                       
--------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[0]     0.540       -1.866
b2v_inst.reg_ancho_3[0]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[0]     0.540       -1.817
b2v_inst.reg_ancho_1[1]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[1]     0.540       -1.810
b2v_inst.reg_ancho_1[2]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[2]     0.540       -1.789
b2v_inst.reg_ancho_1[3]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[3]     0.540       -1.726
b2v_inst.reg_ancho_1[4]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[4]     0.540       -1.719
b2v_inst.reg_ancho_3[1]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[1]     0.540       -1.677
b2v_inst.reg_ancho_1[5]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[5]     0.540       -1.670
b2v_inst.reg_ancho_1[6]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[6]     0.540       -1.649
b2v_inst.reg_ancho_1[7]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[7]     0.540       -1.586
========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                                    Required           
Instance                        Reference         Type             Pin          Net                         Time         Slack 
                                Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------
b2v_inst.data_a_escribir[2]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[2]     10.470       -1.866
b2v_inst.data_a_escribir[4]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[4]     10.470       -1.866
b2v_inst.data_a_escribir[5]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[5]     10.470       -1.866
b2v_inst.data_a_escribir[7]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[7]     10.470       -1.866
b2v_inst.data_a_escribir[6]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[6]     10.470       -1.859
b2v_inst1.r_Clk_Count[1]        anda_plis|clk     SB_DFFSR         D            r_Clk_Count_6_0_i[1]        10.470       -0.672
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[0]     N_107                       10.351       -0.542
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[1]     N_101                       10.351       -0.542
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[2]     N_103                       10.351       -0.542
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[3]     N_105                       10.351       -0.542
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.576
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.470

    - Propagation time:                      12.337
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.866

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_1[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[2] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_1[0]                                                     Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_1_i[0]                                                   Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un3_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un3_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un3_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un3_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un3_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un3_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un3_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un3_valor_max1                                                     Net          -        -       0.386     -           11        
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      O        Out     0.449     5.566       -         
un1_m3_0_m3_ns_1                                                   Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      I3       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      O        Out     0.316     7.253       -         
N_249                                                              Net          -        -       1.371     -           22        
b2v_inst.data_a_escribir_RNO_0[2]                                  SB_LUT4      I0       In      -         8.624       -         
b2v_inst.data_a_escribir_RNO_0[2]                                  SB_LUT4      O        Out     0.449     9.073       -         
N_364                                                              Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[2]                                    SB_LUT4      I0       In      -         10.444      -         
b2v_inst.data_a_escribir_RNO[2]                                    SB_LUT4      O        Out     0.386     10.830      -         
un1_reg_anterior_0_i[2]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[2]                                        SB_DFFE      D        In      -         12.337      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.442 is 3.834(30.8%) logic and 8.608(69.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.576
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.470

    - Propagation time:                      12.337
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.866

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_1[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[7] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_1[0]                                                     Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_1_i[0]                                                   Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un3_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un3_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un3_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un3_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un3_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un3_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un3_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un3_valor_max1                                                     Net          -        -       0.386     -           11        
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      O        Out     0.449     5.566       -         
un1_m3_0_m3_ns_1                                                   Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      I3       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      O        Out     0.316     7.253       -         
N_249                                                              Net          -        -       1.371     -           22        
b2v_inst.data_a_escribir_RNO_0[7]                                  SB_LUT4      I0       In      -         8.624       -         
b2v_inst.data_a_escribir_RNO_0[7]                                  SB_LUT4      O        Out     0.449     9.073       -         
N_349                                                              Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[7]                                    SB_LUT4      I0       In      -         10.444      -         
b2v_inst.data_a_escribir_RNO[7]                                    SB_LUT4      O        Out     0.386     10.830      -         
un1_reg_anterior_0_i[7]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[7]                                        SB_DFFE      D        In      -         12.337      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.442 is 3.834(30.8%) logic and 8.608(69.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.576
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.470

    - Propagation time:                      12.337
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.866

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_1[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[5] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_1[0]                                                     Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_1_i[0]                                                   Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un3_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un3_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un3_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un3_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un3_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un3_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un3_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un3_valor_max1                                                     Net          -        -       0.386     -           11        
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      O        Out     0.449     5.566       -         
un1_m3_0_m3_ns_1                                                   Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      I3       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      O        Out     0.316     7.253       -         
N_249                                                              Net          -        -       1.371     -           22        
b2v_inst.data_a_escribir_RNO_0[5]                                  SB_LUT4      I0       In      -         8.624       -         
b2v_inst.data_a_escribir_RNO_0[5]                                  SB_LUT4      O        Out     0.449     9.073       -         
N_339                                                              Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[5]                                    SB_LUT4      I0       In      -         10.444      -         
b2v_inst.data_a_escribir_RNO[5]                                    SB_LUT4      O        Out     0.386     10.830      -         
un1_reg_anterior_0_i[5]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[5]                                        SB_DFFE      D        In      -         12.337      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.442 is 3.834(30.8%) logic and 8.608(69.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.576
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.470

    - Propagation time:                      12.337
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.866

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_1[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_1[0]                                                     Net          -        -       1.599     -           7         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_1_i[0]                                                   Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un3_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un3_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un3_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un3_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un3_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un3_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un3_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un3_valor_max1                                                     Net          -        -       0.386     -           11        
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      O        Out     0.449     5.566       -         
un1_m3_0_m3_ns_1                                                   Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      I3       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      O        Out     0.316     7.253       -         
N_249                                                              Net          -        -       1.371     -           22        
b2v_inst.data_a_escribir_RNO_0[4]                                  SB_LUT4      I0       In      -         8.624       -         
b2v_inst.data_a_escribir_RNO_0[4]                                  SB_LUT4      O        Out     0.449     9.073       -         
N_334                                                              Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[4]                                    SB_LUT4      I0       In      -         10.444      -         
b2v_inst.data_a_escribir_RNO[4]                                    SB_LUT4      O        Out     0.386     10.830      -         
un1_reg_anterior_0_i[4]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[4]                                        SB_DFFE      D        In      -         12.337      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.442 is 3.834(30.8%) logic and 8.608(69.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.576
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.470

    - Propagation time:                      12.330
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.859

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_1[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[6] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]               SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_1[0]                        Net          -        -       1.599     -           7         
b2v_inst.data_a_escribir9_0_c_RNO     SB_LUT4      I0       In      -         2.139       -         
b2v_inst.data_a_escribir9_0_c_RNO     SB_LUT4      O        Out     0.449     2.588       -         
data_a_escribir9_0_and                Net          -        -       0.905     -           1         
b2v_inst.data_a_escribir9_0_c         SB_CARRY     I0       In      -         3.493       -         
b2v_inst.data_a_escribir9_0_c         SB_CARRY     CO       Out     0.258     3.750       -         
data_a_escribir9_0                    Net          -        -       0.014     -           1         
b2v_inst.data_a_escribir9_1_c         SB_CARRY     CI       In      -         3.764       -         
b2v_inst.data_a_escribir9_1_c         SB_CARRY     CO       Out     0.126     3.890       -         
data_a_escribir9_1                    Net          -        -       0.014     -           1         
b2v_inst.data_a_escribir9_2_c         SB_CARRY     CI       In      -         3.905       -         
b2v_inst.data_a_escribir9_2_c         SB_CARRY     CO       Out     0.126     4.031       -         
data_a_escribir9_2                    Net          -        -       0.014     -           1         
b2v_inst.data_a_escribir9_3_c         SB_CARRY     CI       In      -         4.045       -         
b2v_inst.data_a_escribir9_3_c         SB_CARRY     CO       Out     0.126     4.171       -         
data_a_escribir9_3                    Net          -        -       0.014     -           1         
b2v_inst.data_a_escribir9_4_c         SB_CARRY     CI       In      -         4.185       -         
b2v_inst.data_a_escribir9_4_c         SB_CARRY     CO       Out     0.126     4.311       -         
data_a_escribir9_4                    Net          -        -       0.014     -           1         
b2v_inst.data_a_escribir9_5_c         SB_CARRY     CI       In      -         4.325       -         
b2v_inst.data_a_escribir9_5_c         SB_CARRY     CO       Out     0.126     4.451       -         
data_a_escribir9_5                    Net          -        -       0.014     -           1         
b2v_inst.data_a_escribir9_6_c         SB_CARRY     CI       In      -         4.465       -         
b2v_inst.data_a_escribir9_6_c         SB_CARRY     CO       Out     0.126     4.591       -         
data_a_escribir9_6                    Net          -        -       0.014     -           1         
b2v_inst.data_a_escribir9_7_c         SB_CARRY     CI       In      -         4.606       -         
b2v_inst.data_a_escribir9_7_c         SB_CARRY     CO       Out     0.126     4.732       -         
data_a_escribir10                     Net          -        -       0.386     -           28        
b2v_inst.eventos_RNI0E8B1[6]          SB_LUT4      I0       In      -         5.118       -         
b2v_inst.eventos_RNI0E8B1[6]          SB_LUT4      O        Out     0.449     5.566       -         
un1_reg_anterior_iv_0_1_1[6]          Net          -        -       1.371     -           2         
b2v_inst.data_a_escribir_RNO_3[6]     SB_LUT4      I0       In      -         6.938       -         
b2v_inst.data_a_escribir_RNO_3[6]     SB_LUT4      O        Out     0.449     7.386       -         
un1_reg_anterior_iv_0_3_1[6]          Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO_1[6]     SB_LUT4      I3       In      -         8.757       -         
b2v_inst.data_a_escribir_RNO_1[6]     SB_LUT4      O        Out     0.316     9.073       -         
un1_reg_anterior_iv_0_3[6]            Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[6]       SB_LUT4      I2       In      -         10.444      -         
b2v_inst.data_a_escribir_RNO[6]       SB_LUT4      O        Out     0.379     10.823      -         
un1_reg_anterior_0_i[6]               Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[6]           SB_DFFE      D        In      -         12.330      -         
====================================================================================================
Total path delay (propagation time + setup) of 12.435 is 3.827(30.8%) logic and 8.608(69.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 160MB peak: 163MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 160MB peak: 163MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        95 uses
SB_DFF          19 uses
SB_DFFE         40 uses
SB_DFFER        91 uses
SB_DFFES        3 uses
SB_DFFESR       8 uses
SB_DFFR         32 uses
SB_DFFS         1 use
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         513 uses

I/O Register bits:                  0
Register bits not including I/Os:   214 (6%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 216

@S |Mapping Summary:
Total  LUTs: 513 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 513 = 513 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 163MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Thu Oct 03 13:20:37 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	513
    Number of DFFs      	:	214
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	95
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	37
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	19
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	11
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	67
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	581
    Number of DFFs      	:	214
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	97

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	201
        LUT, DFF and CARRY	:	13
    Combinational LogicCells
        Only LUT         	:	324
        CARRY Only       	:	41
        LUT with CARRY   	:	43
    LogicCells                  :	622/3520
    PLBs                        :	93/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 22.0 (sec)

Final Design Statistics
    Number of LUTs      	:	581
    Number of DFFs      	:	214
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	97
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	622/3520
    PLBs                        :	124/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 84.01 MHz | Target: 94.52 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 23.9 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2172
used logic cells: 622
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2172
used logic cells: 622
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 674 
I1212: Iteration  1 :   143 unrouted : 1 seconds
I1212: Iteration  2 :     4 unrouted : 1 seconds
I1212: Iteration  3 :     2 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 13:23:03 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 13:23:03 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 13:23:03 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 80MB)


Process completed successfully.
# Thu Oct 03 13:23:03 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 13:23:03 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 13:23:03 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 13:23:03 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 13:23:04 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 13:23:04 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     235  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 235 sequential elements including b2v_inst.dir_mem[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 13:23:05 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 13:23:05 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance dir_mem[7:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 161MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -3.03ns		 500 /       207
   2		0h:00m:01s		    -3.03ns		 484 /       207
   3		0h:00m:01s		    -2.28ns		 484 /       207
   4		0h:00m:01s		    -2.28ns		 483 /       207
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.cuenta[1] (in view: work.anda_plis(bdf_type)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.cuenta[2] (in view: work.anda_plis(bdf_type)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[3] (in view: work.anda_plis(bdf_type)) with 25 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[4] (in view: work.anda_plis(bdf_type)) with 24 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.cuenta[5] (in view: work.anda_plis(bdf_type)) with 14 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[1] (in view: work.anda_plis(bdf_type)) with 38 loads 2 times to improve timing.
Timing driven replication report
Added 9 Registers via timing driven replication
Added 5 LUTs via timing driven replication

   5		0h:00m:01s		    -1.63ns		 525 /       216
   6		0h:00m:01s		    -1.63ns		 527 /       216


   7		0h:00m:01s		    -1.63ns		 526 /       216
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_18 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g1_1_a3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_1_a3_0_4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_127_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_dir_mem_4_i_o2_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa_i_i_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_6 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_71_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_3_1_sqmuxa_i_i_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_18 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g1_1_a3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_1_a3_0_4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_127_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_dir_mem_4_i_o2_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa_i_i_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_6 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_71_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_3_1_sqmuxa_i_i_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_244_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 161MB peak: 162MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 161MB peak: 162MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 218 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   218        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 162MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 162MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 160MB peak: 162MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 162MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 10.94ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 13:23:07 2024
#


Top view:               anda_plis
Requested Frequency:    91.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.930

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      91.4 MHz      77.7 MHz      10.937        12.867        -1.930     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  10.937      -1.930  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                   Arrival           
Instance                     Reference         Type         Pin     Net                 Time        Slack 
                             Clock                                                                        
----------------------------------------------------------------------------------------------------------
b2v_inst.state[10]           anda_plis|clk     SB_DFFR      Q       state[10]           0.540       -1.930
b2v_inst.state[11]           anda_plis|clk     SB_DFFR      Q       state[11]           0.540       -1.881
b2v_inst.reg_ancho_3[0]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[0]      0.540       -1.589
b2v_inst.reg_anterior[0]     anda_plis|clk     SB_DFFER     Q       reg_anterior[0]     0.540       -1.540
b2v_inst.reg_ancho_1[0]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[0]      0.540       -1.504
b2v_inst.reg_ancho_3[1]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[1]      0.540       -1.448
b2v_inst.reg_anterior[1]     anda_plis|clk     SB_DFFER     Q       reg_anterior[1]     0.540       -1.399
b2v_inst.reg_ancho_1[1]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[1]      0.540       -1.364
b2v_inst.reg_ancho_3[2]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[2]      0.540       -1.308
b2v_inst.reg_anterior[2]     anda_plis|clk     SB_DFFER     Q       reg_anterior[2]     0.540       -1.259
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                                    Required           
Instance                        Reference         Type             Pin          Net                         Time         Slack 
                                Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[0]     N_161                       10.713       -1.930
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[3]     N_157                       10.713       -1.930
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[5]     N_159                       10.713       -1.930
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[6]     N_155                       10.713       -1.930
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[0]     N_161                       10.734       -1.909
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[3]     N_157                       10.734       -1.909
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[5]     N_159                       10.734       -1.909
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[6]     N_155                       10.734       -1.909
b2v_inst.data_a_escribir[0]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[0]     10.832       -1.589
b2v_inst.data_a_escribir[2]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[2]     10.832       -1.589
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.937
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.713

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.930

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[0]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]         SB_LUT4          O            Out     0.449     2.588       -         
N_228                              Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNI77KP[0]      SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNI77KP[0]      SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[0]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_1_RNIK0861[0]     SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_1_RNIK0861[0]     SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[0]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIKCK23[0]       SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNIKCK23[0]       SB_LUT4          O            Out     0.379     7.928       -         
N_161                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     WADDR[0]     In      -         12.643      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.867 is 2.440(19.0%) logic and 10.427(81.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.937
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.713

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.930

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[6]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]         SB_LUT4          O            Out     0.449     2.588       -         
N_228                              Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNIDDKP[6]      SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNIDDKP[6]      SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[6]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_1_RNI0D861[6]     SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_1_RNI0D861[6]     SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[6]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIIBL23[6]       SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNIIBL23[6]       SB_LUT4          O            Out     0.379     7.928       -         
N_155                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     WADDR[6]     In      -         12.643      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.867 is 2.440(19.0%) logic and 10.427(81.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.937
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.713

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.930

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[5]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]         SB_LUT4          O            Out     0.449     2.588       -         
N_228                              Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNICCKP[5]      SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNICCKP[5]      SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[5]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_1_RNIUA861[5]     SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_1_RNIUA861[5]     SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[5]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNID6L23[5]       SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNID6L23[5]       SB_LUT4          O            Out     0.379     7.928       -         
N_159                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     WADDR[5]     In      -         12.643      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.867 is 2.440(19.0%) logic and 10.427(81.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.937
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.713

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.930

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[3]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]         SB_LUT4          O            Out     0.449     2.588       -         
N_228                              Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNIAAKP[3]      SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNIAAKP[3]      SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[3]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_1_RNIQ6861[3]     SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_1_RNIQ6861[3]     SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[3]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNI3SK23[3]       SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNI3SK23[3]       SB_LUT4          O            Out     0.379     7.928       -         
N_157                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     WADDR[3]     In      -         12.643      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.867 is 2.440(19.0%) logic and 10.427(81.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.937
    - Setup time:                            0.203
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.734

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.909

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / RADDR[0]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin RCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]         SB_LUT4          O            Out     0.449     2.588       -         
N_228                              Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNI77KP[0]      SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNI77KP[0]      SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[0]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_1_RNIK0861[0]     SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_1_RNIK0861[0]     SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[0]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIKCK23[0]       SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNIKCK23[0]       SB_LUT4          O            Out     0.379     7.928       -         
N_161                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     RADDR[0]     In      -         12.643      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.846 is 2.419(18.8%) logic and 10.427(81.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 162MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 162MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        95 uses
SB_DFF          19 uses
SB_DFFE         40 uses
SB_DFFER        93 uses
SB_DFFES        3 uses
SB_DFFESR       8 uses
SB_DFFR         32 uses
SB_DFFS         1 use
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         497 uses

I/O Register bits:                  0
Register bits not including I/Os:   216 (6%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 218

@S |Mapping Summary:
Total  LUTs: 497 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 497 = 497 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 162MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Thu Oct 03 13:23:07 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	497
    Number of DFFs      	:	216
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	95
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	37
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	18
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	13
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	68
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	566
    Number of DFFs      	:	216
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	97

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	203
        LUT, DFF and CARRY	:	13
    Combinational LogicCells
        Only LUT         	:	307
        CARRY Only       	:	41
        LUT with CARRY   	:	43
    LogicCells                  :	607/3520
    PLBs                        :	91/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 21.5 (sec)

Final Design Statistics
    Number of LUTs      	:	566
    Number of DFFs      	:	216
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	97
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	607/3520
    PLBs                        :	113/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 84.14 MHz | Target: 91.41 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 23.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2045
used logic cells: 607
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2045
used logic cells: 607
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 650 
I1212: Iteration  1 :   119 unrouted : 2 seconds
I1212: Iteration  2 :     7 unrouted : 0 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 13:31:41 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 13:31:41 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 13:31:41 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 80MB)


Process completed successfully.
# Thu Oct 03 13:31:41 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 13:31:41 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 13:31:42 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 13:31:42 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 13:31:43 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 13:31:43 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     235  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 235 sequential elements including b2v_inst.dir_mem[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 13:31:43 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 13:31:43 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance dir_mem[7:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":113:8:113:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 155MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -3.03ns		 487 /       207
   2		0h:00m:01s		    -3.03ns		 479 /       207
   3		0h:00m:01s		    -3.03ns		 479 /       207

   4		0h:00m:01s		    -1.63ns		 525 /       207

@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[3] (in view: work.anda_plis(bdf_type)) with 20 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[1] (in view: work.anda_plis(bdf_type)) with 26 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[4] (in view: work.anda_plis(bdf_type)) with 22 loads 2 times to improve timing.
Timing driven replication report
Added 5 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   5		0h:00m:01s		    -1.41ns		 523 /       212
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_25 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_2_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_3_1_sqmuxa which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_25 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_2_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_3_1_sqmuxa which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_160_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 156MB peak: 157MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 156MB peak: 157MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 214 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   214        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 128MB peak: 157MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 157MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 154MB peak: 157MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 157MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 10.65ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 13:31:45 2024
#


Top view:               anda_plis
Requested Frequency:    93.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.879

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      93.9 MHz      79.8 MHz      10.647        12.526        -1.879     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  10.647      -1.879  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                   Arrival           
Instance                     Reference         Type         Pin     Net                 Time        Slack 
                             Clock                                                                        
----------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[0]      0.540       -1.879
b2v_inst.reg_anterior[0]     anda_plis|clk     SB_DFFER     Q       reg_anterior[0]     0.540       -1.830
b2v_inst.reg_ancho_1[0]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[0]      0.540       -1.795
b2v_inst.reg_ancho_3[1]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[1]      0.540       -1.739
b2v_inst.reg_anterior[1]     anda_plis|clk     SB_DFFER     Q       reg_anterior[1]     0.540       -1.690
b2v_inst.reg_ancho_1[1]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[1]      0.540       -1.655
b2v_inst.reg_ancho_3[2]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[2]      0.540       -1.599
b2v_inst.reg_anterior[2]     anda_plis|clk     SB_DFFER     Q       reg_anterior[2]     0.540       -1.549
b2v_inst.reg_ancho_1[2]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[2]      0.540       -1.514
b2v_inst.reg_ancho_3[3]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[3]      0.540       -1.458
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                                    Required           
Instance                        Reference         Type             Pin          Net                         Time         Slack 
                                Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------
b2v_inst.data_a_escribir[0]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[0]     10.542       -1.879
b2v_inst.data_a_escribir[2]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[2]     10.542       -1.879
b2v_inst.data_a_escribir[4]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[4]     10.542       -1.879
b2v_inst.data_a_escribir[5]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[5]     10.542       -1.879
b2v_inst.data_a_escribir[7]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[7]     10.542       -1.879
b2v_inst1.r_Clk_Count[1]        anda_plis|clk     SB_DFFSR         D            r_Clk_Count_6_0_i[1]        10.542       -0.601
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[0]     addr_ram_1_0_i[0]           10.423       -0.450
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[1]     addr_ram_1_0_i[1]           10.423       -0.450
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[2]     addr_ram_1_0_i[2]           10.423       -0.450
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[3]     addr_ram_1_0_i[3]           10.423       -0.450
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.647
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.542

    - Propagation time:                      12.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.879

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[0] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.400     5.517       -         
valor_max_final5_0_cry_7_c_RNINCQA1                                Net          -        -       1.371     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      I0       In      -         6.888       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      O        Out     0.449     7.337       -         
un3_valor_max2_cry_7_c_RNIUGTD2                                    Net          -        -       1.371     -           18        
b2v_inst.data_a_escribir_RNO_0[0]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_0[0]                                  SB_LUT4      O        Out     0.449     9.157       -         
N_203                                                              Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[0]                                    SB_LUT4      I0       In      -         10.528      -         
b2v_inst.data_a_escribir_RNO[0]                                    SB_LUT4      O        Out     0.386     10.914      -         
un1_reg_anterior_0_i[0]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[0]                                        SB_DFFE      D        In      -         12.421      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.526 is 3.918(31.3%) logic and 8.608(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.647
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.542

    - Propagation time:                      12.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.879

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[5] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.400     5.517       -         
valor_max_final5_0_cry_7_c_RNINCQA1                                Net          -        -       1.371     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      I0       In      -         6.888       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      O        Out     0.449     7.337       -         
un3_valor_max2_cry_7_c_RNIUGTD2                                    Net          -        -       1.371     -           18        
b2v_inst.data_a_escribir_RNO_0[5]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_0[5]                                  SB_LUT4      O        Out     0.449     9.157       -         
N_193                                                              Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[5]                                    SB_LUT4      I0       In      -         10.528      -         
b2v_inst.data_a_escribir_RNO[5]                                    SB_LUT4      O        Out     0.386     10.914      -         
un1_reg_anterior_0_i[5]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[5]                                        SB_DFFE      D        In      -         12.421      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.526 is 3.918(31.3%) logic and 8.608(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.647
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.542

    - Propagation time:                      12.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.879

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[7] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.400     5.517       -         
valor_max_final5_0_cry_7_c_RNINCQA1                                Net          -        -       1.371     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      I0       In      -         6.888       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      O        Out     0.449     7.337       -         
un3_valor_max2_cry_7_c_RNIUGTD2                                    Net          -        -       1.371     -           18        
b2v_inst.data_a_escribir_RNO_0[7]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_0[7]                                  SB_LUT4      O        Out     0.449     9.157       -         
N_183                                                              Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[7]                                    SB_LUT4      I0       In      -         10.528      -         
b2v_inst.data_a_escribir_RNO[7]                                    SB_LUT4      O        Out     0.386     10.914      -         
un1_reg_anterior_0_i[7]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[7]                                        SB_DFFE      D        In      -         12.421      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.526 is 3.918(31.3%) logic and 8.608(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.647
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.542

    - Propagation time:                      12.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.879

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.400     5.517       -         
valor_max_final5_0_cry_7_c_RNINCQA1                                Net          -        -       1.371     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      I0       In      -         6.888       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      O        Out     0.449     7.337       -         
un3_valor_max2_cry_7_c_RNIUGTD2                                    Net          -        -       1.371     -           18        
b2v_inst.data_a_escribir_RNO_0[4]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_0[4]                                  SB_LUT4      O        Out     0.449     9.157       -         
data_a_escribir_RNO_0[4]                                           Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[4]                                    SB_LUT4      I0       In      -         10.528      -         
b2v_inst.data_a_escribir_RNO[4]                                    SB_LUT4      O        Out     0.386     10.914      -         
un1_reg_anterior_0_i[4]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[4]                                        SB_DFFE      D        In      -         12.421      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.526 is 3.918(31.3%) logic and 8.608(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.647
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.542

    - Propagation time:                      12.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.879

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[2] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.400     5.517       -         
valor_max_final5_0_cry_7_c_RNINCQA1                                Net          -        -       1.371     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      I0       In      -         6.888       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      O        Out     0.449     7.337       -         
un3_valor_max2_cry_7_c_RNIUGTD2                                    Net          -        -       1.371     -           18        
b2v_inst.data_a_escribir_RNO_0[2]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_0[2]                                  SB_LUT4      O        Out     0.449     9.157       -         
N_173                                                              Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[2]                                    SB_LUT4      I0       In      -         10.528      -         
b2v_inst.data_a_escribir_RNO[2]                                    SB_LUT4      O        Out     0.386     10.914      -         
un1_reg_anterior_0_i[2]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[2]                                        SB_DFFE      D        In      -         12.421      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.526 is 3.918(31.3%) logic and 8.608(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 157MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 153MB peak: 157MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        102 uses
SB_DFF          19 uses
SB_DFFE         32 uses
SB_DFFER        95 uses
SB_DFFES        3 uses
SB_DFFESR       8 uses
SB_DFFR         34 uses
SB_DFFS         1 use
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         481 uses

I/O Register bits:                  0
Register bits not including I/Os:   212 (6%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 214

@S |Mapping Summary:
Total  LUTs: 481 (13%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 481 = 481 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 29MB peak: 157MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Thu Oct 03 13:31:45 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	481
    Number of DFFs      	:	212
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	102
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	35
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	15
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	14
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	64
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	546
    Number of DFFs      	:	212
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	111

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	195
        LUT, DFF and CARRY	:	17
    Combinational LogicCells
        Only LUT         	:	291
        CARRY Only       	:	51
        LUT with CARRY   	:	43
    LogicCells                  :	597/3520
    PLBs                        :	88/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 26.9 (sec)

Final Design Statistics
    Number of LUTs      	:	546
    Number of DFFs      	:	212
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	111
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	597/3520
    PLBs                        :	99/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 81.91 MHz | Target: 93.90 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 28.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2024
used logic cells: 597
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2024
used logic cells: 597
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 640 
I1212: Iteration  1 :   102 unrouted : 1 seconds
I1212: Iteration  2 :    13 unrouted : 0 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 7 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 2 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 13:36:47 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 13:36:47 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 13:36:47 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 80MB)


Process completed successfully.
# Thu Oct 03 13:36:47 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 13:36:47 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 13:36:47 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 13:36:47 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 13:36:48 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 13:36:48 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     235  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 235 sequential elements including b2v_inst.dir_mem[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 13:36:49 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 13:36:49 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance dir_mem[7:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":113:8:113:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 155MB peak: 157MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -3.03ns		 489 /       207
   2		0h:00m:01s		    -3.03ns		 482 /       207
   3		0h:00m:01s		    -3.03ns		 482 /       207

   4		0h:00m:01s		    -1.63ns		 527 /       207

@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[3] (in view: work.anda_plis(bdf_type)) with 20 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[1] (in view: work.anda_plis(bdf_type)) with 25 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[4] (in view: work.anda_plis(bdf_type)) with 21 loads 2 times to improve timing.
Timing driven replication report
Added 5 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   5		0h:00m:01s		    -1.41ns		 524 /       212
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_25 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_2_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_3_1_sqmuxa which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":380:2:380:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_25 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_2_1_sqmuxa which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_3_1_sqmuxa which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_160_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 158MB peak: 159MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 158MB peak: 159MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 214 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   214        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 130MB peak: 159MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 155MB peak: 159MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 156MB peak: 159MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 155MB peak: 159MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 10.65ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 13:36:51 2024
#


Top view:               anda_plis
Requested Frequency:    93.9 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.879

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      93.9 MHz      79.8 MHz      10.647        12.526        -1.879     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  10.647      -1.879  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                   Arrival           
Instance                     Reference         Type         Pin     Net                 Time        Slack 
                             Clock                                                                        
----------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[0]      0.540       -1.879
b2v_inst.reg_anterior[0]     anda_plis|clk     SB_DFFER     Q       reg_anterior[0]     0.540       -1.830
b2v_inst.reg_ancho_1[0]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[0]      0.540       -1.795
b2v_inst.reg_ancho_3[1]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[1]      0.540       -1.739
b2v_inst.reg_anterior[1]     anda_plis|clk     SB_DFFER     Q       reg_anterior[1]     0.540       -1.690
b2v_inst.reg_ancho_1[1]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[1]      0.540       -1.655
b2v_inst.reg_ancho_3[2]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[2]      0.540       -1.599
b2v_inst.reg_anterior[2]     anda_plis|clk     SB_DFFER     Q       reg_anterior[2]     0.540       -1.549
b2v_inst.reg_ancho_1[2]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[2]      0.540       -1.514
b2v_inst.reg_ancho_3[3]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[3]      0.540       -1.458
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                                    Required           
Instance                        Reference         Type             Pin          Net                         Time         Slack 
                                Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------
b2v_inst.data_a_escribir[0]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[0]     10.542       -1.879
b2v_inst.data_a_escribir[2]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[2]     10.542       -1.879
b2v_inst.data_a_escribir[4]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[4]     10.542       -1.879
b2v_inst.data_a_escribir[5]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[5]     10.542       -1.879
b2v_inst.data_a_escribir[7]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[7]     10.542       -1.879
b2v_inst1.r_Clk_Count[1]        anda_plis|clk     SB_DFFSR         D            r_Clk_Count_6_0_i[1]        10.542       -0.601
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[0]     addr_ram_1_0_i[0]           10.423       -0.450
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[1]     addr_ram_1_0_i[1]           10.423       -0.450
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[2]     addr_ram_1_0_i[2]           10.423       -0.450
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[3]     addr_ram_1_0_i[3]           10.423       -0.450
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.647
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.542

    - Propagation time:                      12.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.879

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[0] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.400     5.517       -         
valor_max_final5_0_cry_7_c_RNINCQA1                                Net          -        -       1.371     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      I0       In      -         6.888       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      O        Out     0.449     7.337       -         
un3_valor_max2_cry_7_c_RNIUGTD2                                    Net          -        -       1.371     -           18        
b2v_inst.data_a_escribir_RNO_0[0]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_0[0]                                  SB_LUT4      O        Out     0.449     9.157       -         
N_203                                                              Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[0]                                    SB_LUT4      I0       In      -         10.528      -         
b2v_inst.data_a_escribir_RNO[0]                                    SB_LUT4      O        Out     0.386     10.914      -         
un1_reg_anterior_0_i[0]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[0]                                        SB_DFFE      D        In      -         12.421      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.526 is 3.918(31.3%) logic and 8.608(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.647
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.542

    - Propagation time:                      12.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.879

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[5] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.400     5.517       -         
valor_max_final5_0_cry_7_c_RNINCQA1                                Net          -        -       1.371     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      I0       In      -         6.888       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      O        Out     0.449     7.337       -         
un3_valor_max2_cry_7_c_RNIUGTD2                                    Net          -        -       1.371     -           18        
b2v_inst.data_a_escribir_RNO_0[5]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_0[5]                                  SB_LUT4      O        Out     0.449     9.157       -         
N_193                                                              Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[5]                                    SB_LUT4      I0       In      -         10.528      -         
b2v_inst.data_a_escribir_RNO[5]                                    SB_LUT4      O        Out     0.386     10.914      -         
un1_reg_anterior_0_i[5]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[5]                                        SB_DFFE      D        In      -         12.421      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.526 is 3.918(31.3%) logic and 8.608(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.647
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.542

    - Propagation time:                      12.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.879

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[7] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.400     5.517       -         
valor_max_final5_0_cry_7_c_RNINCQA1                                Net          -        -       1.371     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      I0       In      -         6.888       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      O        Out     0.449     7.337       -         
un3_valor_max2_cry_7_c_RNIUGTD2                                    Net          -        -       1.371     -           18        
b2v_inst.data_a_escribir_RNO_0[7]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_0[7]                                  SB_LUT4      O        Out     0.449     9.157       -         
N_183                                                              Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[7]                                    SB_LUT4      I0       In      -         10.528      -         
b2v_inst.data_a_escribir_RNO[7]                                    SB_LUT4      O        Out     0.386     10.914      -         
un1_reg_anterior_0_i[7]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[7]                                        SB_DFFE      D        In      -         12.421      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.526 is 3.918(31.3%) logic and 8.608(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.647
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.542

    - Propagation time:                      12.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.879

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.400     5.517       -         
valor_max_final5_0_cry_7_c_RNINCQA1                                Net          -        -       1.371     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      I0       In      -         6.888       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      O        Out     0.449     7.337       -         
un3_valor_max2_cry_7_c_RNIUGTD2                                    Net          -        -       1.371     -           18        
b2v_inst.data_a_escribir_RNO_0[4]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_0[4]                                  SB_LUT4      O        Out     0.449     9.157       -         
data_a_escribir_RNO_0[4]                                           Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[4]                                    SB_LUT4      I0       In      -         10.528      -         
b2v_inst.data_a_escribir_RNO[4]                                    SB_LUT4      O        Out     0.386     10.914      -         
un1_reg_anterior_0_i[4]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[4]                                        SB_DFFE      D        In      -         12.421      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.526 is 3.918(31.3%) logic and 8.608(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.647
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.542

    - Propagation time:                      12.421
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.879

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_3[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[2] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_3[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_3[0]                                                     Net          -        -       1.599     -           3         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c_inv          SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_3_i[0]                                                   Net          -        -       0.905     -           4         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_0_c              SB_CARRY     CO       Out     0.258     3.750       -         
valor_max_final5_0_cry_0                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_1_c              SB_CARRY     CO       Out     0.126     3.890       -         
valor_max_final5_0_cry_1                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_2_c              SB_CARRY     CO       Out     0.126     4.031       -         
valor_max_final5_0_cry_2                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_3_c              SB_CARRY     CO       Out     0.126     4.171       -         
valor_max_final5_0_cry_3                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_4_c              SB_CARRY     CO       Out     0.126     4.311       -         
valor_max_final5_0_cry_4                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_5_c              SB_CARRY     CO       Out     0.126     4.451       -         
valor_max_final5_0_cry_5                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_6_c              SB_CARRY     CO       Out     0.126     4.591       -         
valor_max_final5_0_cry_6                                           Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c              SB_CARRY     CO       Out     0.126     4.732       -         
valor_max_final50                                                  Net          -        -       0.386     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      I1       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNINCQA1     SB_LUT4      O        Out     0.400     5.517       -         
valor_max_final5_0_cry_7_c_RNINCQA1                                Net          -        -       1.371     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      I0       In      -         6.888       -         
b2v_inst.encontrar_maximo\.un3_valor_max2_cry_7_c_RNIUGTD2         SB_LUT4      O        Out     0.449     7.337       -         
un3_valor_max2_cry_7_c_RNIUGTD2                                    Net          -        -       1.371     -           18        
b2v_inst.data_a_escribir_RNO_0[2]                                  SB_LUT4      I0       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_0[2]                                  SB_LUT4      O        Out     0.449     9.157       -         
N_173                                                              Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[2]                                    SB_LUT4      I0       In      -         10.528      -         
b2v_inst.data_a_escribir_RNO[2]                                    SB_LUT4      O        Out     0.386     10.914      -         
un1_reg_anterior_0_i[2]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[2]                                        SB_DFFE      D        In      -         12.421      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.526 is 3.918(31.3%) logic and 8.608(68.7%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 155MB peak: 159MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 155MB peak: 159MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        102 uses
SB_DFF          19 uses
SB_DFFE         32 uses
SB_DFFER        96 uses
SB_DFFES        2 uses
SB_DFFESR       8 uses
SB_DFFR         34 uses
SB_DFFS         1 use
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         482 uses

I/O Register bits:                  0
Register bits not including I/Os:   212 (6%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 214

@S |Mapping Summary:
Total  LUTs: 482 (13%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 482 = 482 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 29MB peak: 159MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Thu Oct 03 13:36:51 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 1 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	482
    Number of DFFs      	:	212
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	102
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	35
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	18
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	14
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	67
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	550
    Number of DFFs      	:	212
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	111

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	196
        LUT, DFF and CARRY	:	16
    Combinational LogicCells
        Only LUT         	:	294
        CARRY Only       	:	51
        LUT with CARRY   	:	44
    LogicCells                  :	601/3520
    PLBs                        :	89/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 27.5 (sec)

Final Design Statistics
    Number of LUTs      	:	550
    Number of DFFs      	:	212
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	111
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	601/3520
    PLBs                        :	101/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 91.04 MHz | Target: 93.90 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 29.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2149
used logic cells: 601
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2149
used logic cells: 601
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 642 
I1212: Iteration  1 :   118 unrouted : 1 seconds
I1212: Iteration  2 :    15 unrouted : 0 seconds
I1212: Iteration  3 :    10 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     2 unrouted : 0 seconds
I1212: Iteration  9 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 13:40:12 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 13:40:12 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 13:40:12 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 80MB)


Process completed successfully.
# Thu Oct 03 13:40:12 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 13:40:13 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 13:40:13 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 13:40:13 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 13:40:14 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 13:40:14 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     235  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 235 sequential elements including b2v_inst.dir_mem[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 13:40:14 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 13:40:14 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance dir_mem[7:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 140MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 161MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -3.03ns		 500 /       207
   2		0h:00m:01s		    -3.03ns		 484 /       207
   3		0h:00m:01s		    -2.28ns		 484 /       207
   4		0h:00m:01s		    -2.28ns		 483 /       207
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.cuenta[1] (in view: work.anda_plis(bdf_type)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.cuenta[2] (in view: work.anda_plis(bdf_type)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[3] (in view: work.anda_plis(bdf_type)) with 25 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[4] (in view: work.anda_plis(bdf_type)) with 24 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.cuenta[5] (in view: work.anda_plis(bdf_type)) with 14 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[1] (in view: work.anda_plis(bdf_type)) with 38 loads 2 times to improve timing.
Timing driven replication report
Added 9 Registers via timing driven replication
Added 5 LUTs via timing driven replication

   5		0h:00m:01s		    -1.63ns		 525 /       216
   6		0h:00m:01s		    -1.63ns		 527 /       216


   7		0h:00m:01s		    -1.63ns		 526 /       216
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_18 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g1_1_a3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_1_a3_0_4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_127_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_dir_mem_4_i_o2_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa_i_i_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_6 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_71_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_3_1_sqmuxa_i_i_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_18 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g1_1_a3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_1_a3_0_4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_127_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_dir_mem_4_i_o2_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa_i_i_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_6 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_71_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_3_1_sqmuxa_i_i_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_244_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 161MB peak: 162MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 161MB peak: 162MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 218 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   218        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 162MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 162MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 160MB peak: 162MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 162MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 10.94ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 13:40:17 2024
#


Top view:               anda_plis
Requested Frequency:    91.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.930

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      91.4 MHz      77.7 MHz      10.937        12.867        -1.930     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  10.937      -1.930  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                   Arrival           
Instance                     Reference         Type         Pin     Net                 Time        Slack 
                             Clock                                                                        
----------------------------------------------------------------------------------------------------------
b2v_inst.state[10]           anda_plis|clk     SB_DFFR      Q       state[10]           0.540       -1.930
b2v_inst.state[11]           anda_plis|clk     SB_DFFR      Q       state[11]           0.540       -1.881
b2v_inst.reg_ancho_3[0]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[0]      0.540       -1.589
b2v_inst.reg_anterior[0]     anda_plis|clk     SB_DFFER     Q       reg_anterior[0]     0.540       -1.540
b2v_inst.reg_ancho_1[0]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[0]      0.540       -1.504
b2v_inst.reg_ancho_3[1]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[1]      0.540       -1.448
b2v_inst.reg_anterior[1]     anda_plis|clk     SB_DFFER     Q       reg_anterior[1]     0.540       -1.399
b2v_inst.reg_ancho_1[1]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[1]      0.540       -1.364
b2v_inst.reg_ancho_3[2]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[2]      0.540       -1.308
b2v_inst.reg_anterior[2]     anda_plis|clk     SB_DFFER     Q       reg_anterior[2]     0.540       -1.259
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                                    Required           
Instance                        Reference         Type             Pin          Net                         Time         Slack 
                                Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[0]     N_161                       10.713       -1.930
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[3]     N_157                       10.713       -1.930
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[5]     N_159                       10.713       -1.930
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[6]     N_155                       10.713       -1.930
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[0]     N_161                       10.734       -1.909
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[3]     N_157                       10.734       -1.909
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[5]     N_159                       10.734       -1.909
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[6]     N_155                       10.734       -1.909
b2v_inst.data_a_escribir[0]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[0]     10.832       -1.589
b2v_inst.data_a_escribir[2]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[2]     10.832       -1.589
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.937
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.713

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.930

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[0]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]         SB_LUT4          O            Out     0.449     2.588       -         
N_228                              Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNI77KP[0]      SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNI77KP[0]      SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[0]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_1_RNIK0861[0]     SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_1_RNIK0861[0]     SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[0]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIKCK23[0]       SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNIKCK23[0]       SB_LUT4          O            Out     0.379     7.928       -         
N_161                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     WADDR[0]     In      -         12.643      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.867 is 2.440(19.0%) logic and 10.427(81.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.937
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.713

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.930

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[6]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]         SB_LUT4          O            Out     0.449     2.588       -         
N_228                              Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNIDDKP[6]      SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNIDDKP[6]      SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[6]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_1_RNI0D861[6]     SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_1_RNI0D861[6]     SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[6]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIIBL23[6]       SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNIIBL23[6]       SB_LUT4          O            Out     0.379     7.928       -         
N_155                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     WADDR[6]     In      -         12.643      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.867 is 2.440(19.0%) logic and 10.427(81.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.937
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.713

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.930

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[5]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]         SB_LUT4          O            Out     0.449     2.588       -         
N_228                              Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNICCKP[5]      SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNICCKP[5]      SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[5]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_1_RNIUA861[5]     SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_1_RNIUA861[5]     SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[5]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNID6L23[5]       SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNID6L23[5]       SB_LUT4          O            Out     0.379     7.928       -         
N_159                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     WADDR[5]     In      -         12.643      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.867 is 2.440(19.0%) logic and 10.427(81.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.937
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.713

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.930

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[3]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]         SB_LUT4          O            Out     0.449     2.588       -         
N_228                              Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNIAAKP[3]      SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNIAAKP[3]      SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[3]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_1_RNIQ6861[3]     SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_1_RNIQ6861[3]     SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[3]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNI3SK23[3]       SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNI3SK23[3]       SB_LUT4          O            Out     0.379     7.928       -         
N_157                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     WADDR[3]     In      -         12.643      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.867 is 2.440(19.0%) logic and 10.427(81.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.937
    - Setup time:                            0.203
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.734

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.909

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / RADDR[0]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin RCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]         SB_LUT4          O            Out     0.449     2.588       -         
N_228                              Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNI77KP[0]      SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNI77KP[0]      SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[0]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_1_RNIK0861[0]     SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_1_RNIK0861[0]     SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[0]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIKCK23[0]       SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNIKCK23[0]       SB_LUT4          O            Out     0.379     7.928       -         
N_161                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     RADDR[0]     In      -         12.643      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.846 is 2.419(18.8%) logic and 10.427(81.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 159MB peak: 162MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 159MB peak: 162MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        95 uses
SB_DFF          19 uses
SB_DFFE         40 uses
SB_DFFER        93 uses
SB_DFFES        3 uses
SB_DFFESR       8 uses
SB_DFFR         32 uses
SB_DFFS         1 use
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         497 uses

I/O Register bits:                  0
Register bits not including I/Os:   216 (6%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 218

@S |Mapping Summary:
Total  LUTs: 497 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 497 = 497 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 30MB peak: 162MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Thu Oct 03 13:40:17 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	497
    Number of DFFs      	:	216
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	95
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	37
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	18
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	13
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	68
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	566
    Number of DFFs      	:	216
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	97

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	203
        LUT, DFF and CARRY	:	13
    Combinational LogicCells
        Only LUT         	:	307
        CARRY Only       	:	41
        LUT with CARRY   	:	43
    LogicCells                  :	607/3520
    PLBs                        :	91/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 21.6 (sec)

Final Design Statistics
    Number of LUTs      	:	566
    Number of DFFs      	:	216
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	97
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	607/3520
    PLBs                        :	113/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 84.14 MHz | Target: 91.41 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 23.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2045
used logic cells: 607
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2045
used logic cells: 607
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 650 
I1212: Iteration  1 :   119 unrouted : 1 seconds
I1212: Iteration  2 :     7 unrouted : 1 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 13:47:17 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 13:47:17 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 13:47:17 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 80MB)


Process completed successfully.
# Thu Oct 03 13:47:17 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 13:47:17 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 13:47:17 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 13:47:18 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 13:47:19 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 13:47:19 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     235  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 235 sequential elements including b2v_inst.dir_mem[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 13:47:19 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 13:47:19 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance dir_mem[7:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 141MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 161MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -3.03ns		 500 /       207
   2		0h:00m:01s		    -3.03ns		 484 /       207
   3		0h:00m:01s		    -2.28ns		 484 /       207
   4		0h:00m:01s		    -2.28ns		 483 /       207
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.cuenta[1] (in view: work.anda_plis(bdf_type)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.cuenta[2] (in view: work.anda_plis(bdf_type)) with 10 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[3] (in view: work.anda_plis(bdf_type)) with 25 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[4] (in view: work.anda_plis(bdf_type)) with 24 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.cuenta[5] (in view: work.anda_plis(bdf_type)) with 14 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[1] (in view: work.anda_plis(bdf_type)) with 38 loads 2 times to improve timing.
Timing driven replication report
Added 9 Registers via timing driven replication
Added 5 LUTs via timing driven replication

   5		0h:00m:01s		    -1.63ns		 525 /       216
   6		0h:00m:01s		    -1.63ns		 527 /       216


   7		0h:00m:01s		    -1.63ns		 526 /       216
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_18 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g1_1_a3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_1_a3_0_4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_127_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_dir_mem_4_i_o2_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa_i_i_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_6 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_71_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_3_1_sqmuxa_i_i_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_fast[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_18 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.g1_1_a3 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_1 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_1_a3_0_4 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_127_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_dir_mem_4_i_o2_0[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_1_1_sqmuxa_i_i_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_4 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst.g1_i_6 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_71_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":34:8:34:12|Unbuffered I/O b2v_inst.dir_mem_3_1_sqmuxa_i_i_a2 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_244_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 161MB peak: 162MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 161MB peak: 162MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 218 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   218        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 162MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 162MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 160MB peak: 162MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 162MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 10.94ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 13:47:21 2024
#


Top view:               anda_plis
Requested Frequency:    91.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.930

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      91.4 MHz      77.7 MHz      10.937        12.867        -1.930     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  10.937      -1.930  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                             Starting                                                   Arrival           
Instance                     Reference         Type         Pin     Net                 Time        Slack 
                             Clock                                                                        
----------------------------------------------------------------------------------------------------------
b2v_inst.state[10]           anda_plis|clk     SB_DFFR      Q       state[10]           0.540       -1.930
b2v_inst.state[11]           anda_plis|clk     SB_DFFR      Q       state[11]           0.540       -1.881
b2v_inst.reg_ancho_3[0]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[0]      0.540       -1.589
b2v_inst.reg_anterior[0]     anda_plis|clk     SB_DFFER     Q       reg_anterior[0]     0.540       -1.540
b2v_inst.reg_ancho_1[0]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[0]      0.540       -1.504
b2v_inst.reg_ancho_3[1]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[1]      0.540       -1.448
b2v_inst.reg_anterior[1]     anda_plis|clk     SB_DFFER     Q       reg_anterior[1]     0.540       -1.399
b2v_inst.reg_ancho_1[1]      anda_plis|clk     SB_DFFER     Q       reg_ancho_1[1]      0.540       -1.364
b2v_inst.reg_ancho_3[2]      anda_plis|clk     SB_DFFER     Q       reg_ancho_3[2]      0.540       -1.308
b2v_inst.reg_anterior[2]     anda_plis|clk     SB_DFFER     Q       reg_anterior[2]     0.540       -1.259
==========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                                    Required           
Instance                        Reference         Type             Pin          Net                         Time         Slack 
                                Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[0]     N_161                       10.713       -1.930
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[3]     N_157                       10.713       -1.930
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[5]     N_159                       10.713       -1.930
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[6]     N_155                       10.713       -1.930
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[0]     N_161                       10.734       -1.909
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[3]     N_157                       10.734       -1.909
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[5]     N_159                       10.734       -1.909
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[6]     N_155                       10.734       -1.909
b2v_inst.data_a_escribir[0]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[0]     10.832       -1.589
b2v_inst.data_a_escribir[2]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[2]     10.832       -1.589
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.937
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.713

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.930

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[0]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]         SB_LUT4          O            Out     0.449     2.588       -         
N_228                              Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNI77KP[0]      SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNI77KP[0]      SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[0]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_1_RNIK0861[0]     SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_1_RNIK0861[0]     SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[0]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIKCK23[0]       SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNIKCK23[0]       SB_LUT4          O            Out     0.379     7.928       -         
N_161                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     WADDR[0]     In      -         12.643      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.867 is 2.440(19.0%) logic and 10.427(81.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.937
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.713

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.930

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[6]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]         SB_LUT4          O            Out     0.449     2.588       -         
N_228                              Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNIDDKP[6]      SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNIDDKP[6]      SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[6]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_1_RNI0D861[6]     SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_1_RNI0D861[6]     SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[6]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIIBL23[6]       SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNIIBL23[6]       SB_LUT4          O            Out     0.379     7.928       -         
N_155                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     WADDR[6]     In      -         12.643      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.867 is 2.440(19.0%) logic and 10.427(81.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.937
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.713

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.930

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[5]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]         SB_LUT4          O            Out     0.449     2.588       -         
N_228                              Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNICCKP[5]      SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNICCKP[5]      SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[5]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_1_RNIUA861[5]     SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_1_RNIUA861[5]     SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[5]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNID6L23[5]       SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNID6L23[5]       SB_LUT4          O            Out     0.379     7.928       -         
N_159                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     WADDR[5]     In      -         12.643      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.867 is 2.440(19.0%) logic and 10.427(81.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.937
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.713

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.930

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[3]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]         SB_LUT4          O            Out     0.449     2.588       -         
N_228                              Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNIAAKP[3]      SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNIAAKP[3]      SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[3]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_1_RNIQ6861[3]     SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_1_RNIQ6861[3]     SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[3]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNI3SK23[3]       SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNI3SK23[3]       SB_LUT4          O            Out     0.379     7.928       -         
N_157                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     WADDR[3]     In      -         12.643      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.867 is 2.440(19.0%) logic and 10.427(81.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.937
    - Setup time:                            0.203
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.734

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.909

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[10] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / RADDR[0]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin RCLK

Instance / Net                                      Pin          Pin               Arrival     No. of    
Name                               Type             Name         Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------
b2v_inst.state[10]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[10]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIVNA9[11]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIVNA9[11]         SB_LUT4          O            Out     0.449     2.588       -         
N_228                              Net              -            -       1.371     -           10        
b2v_inst.dir_mem_2_RNI77KP[0]      SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_2_RNI77KP[0]      SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[0]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_1_RNIK0861[0]     SB_LUT4          I1           In      -         5.779       -         
b2v_inst.dir_mem_1_RNIK0861[0]     SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[0]               Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIKCK23[0]       SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNIKCK23[0]       SB_LUT4          O            Out     0.379     7.928       -         
N_161                              Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0          SB_RAM256x16     RADDR[0]     In      -         12.643      -         
=========================================================================================================
Total path delay (propagation time + setup) of 12.846 is 2.419(18.8%) logic and 10.427(81.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 162MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 162MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        95 uses
SB_DFF          19 uses
SB_DFFE         40 uses
SB_DFFER        92 uses
SB_DFFES        4 uses
SB_DFFESR       8 uses
SB_DFFR         32 uses
SB_DFFS         1 use
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         497 uses

I/O Register bits:                  0
Register bits not including I/Os:   216 (6%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 218

@S |Mapping Summary:
Total  LUTs: 497 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 497 = 497 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 162MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Thu Oct 03 13:47:21 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	497
    Number of DFFs      	:	216
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	95
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	37
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	18
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	13
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	68
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	566
    Number of DFFs      	:	216
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	97

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	203
        LUT, DFF and CARRY	:	13
    Combinational LogicCells
        Only LUT         	:	307
        CARRY Only       	:	41
        LUT with CARRY   	:	43
    LogicCells                  :	607/3520
    PLBs                        :	91/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 21.5 (sec)

Final Design Statistics
    Number of LUTs      	:	566
    Number of DFFs      	:	216
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	97
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	607/3520
    PLBs                        :	113/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 84.14 MHz | Target: 91.41 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 23.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2045
used logic cells: 607
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2045
used logic cells: 607
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 0
I1202: Reading Architecture of device iCE40HX4K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 650 
I1212: Iteration  1 :   119 unrouted : 1 seconds
I1212: Iteration  2 :     7 unrouted : 1 seconds
I1212: Iteration  3 :     4 unrouted : 0 seconds
I1212: Iteration  4 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 4 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 13:56:54 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 13:56:55 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 13:56:55 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 77MB peak: 80MB)


Process completed successfully.
# Thu Oct 03 13:56:55 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 13:56:55 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 13:56:55 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 13:56:55 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 13:56:56 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 13:56:56 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     235  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 235 sequential elements including b2v_inst.dir_mem[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 13:56:56 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 13:56:57 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance dir_mem[7:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 140MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 141MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 141MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 141MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 141MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 159MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.54ns		 505 /       207
   2		0h:00m:01s		    -2.54ns		 495 /       207
   3		0h:00m:01s		    -2.54ns		 494 /       207
   4		0h:00m:01s		    -2.54ns		 494 /       207
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Replicating instance b2v_inst1.r_Clk_Count[3] (in view: work.anda_plis(bdf_type)) with 12 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[1] (in view: work.anda_plis(bdf_type)) with 32 loads 3 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 4 LUTs via timing driven replication

   5		0h:00m:01s		    -2.54ns		 523 /       211
   6		0h:00m:01s		    -2.54ns		 524 /       211

@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[3] (in view: work.anda_plis(bdf_type)) with 20 loads 1 time to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[4] (in view: work.anda_plis(bdf_type)) with 26 loads 2 times to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 0 LUTs via timing driven replication

   7		0h:00m:01s		    -2.32ns		 524 /       214
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_m4_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_4_iv_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_2_0_tz_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_25 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_meme_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_dir_mem_4_a0_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_91_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_92_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_93_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_reset_3_i_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_4_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_m4_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_4_iv_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_2_0_tz_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_25 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_meme_0_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_dir_mem_4_a0_0[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_91_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_92_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_93_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_reset_3_i_0 which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_108_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 160MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 159MB peak: 160MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 216 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   216        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 131MB peak: 160MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 160MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 158MB peak: 160MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 160MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 10.55ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 13:56:59 2024
#


Top view:               anda_plis
Requested Frequency:    94.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.861

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      94.8 MHz      80.6 MHz      10.546        12.407        -1.861     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  10.546      -1.861  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                  Arrival           
Instance                    Reference         Type         Pin     Net                Time        Slack 
                            Clock                                                                       
--------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[0]     0.540       -1.861
b2v_inst.reg_ancho_3[0]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[0]     0.540       -1.812
b2v_inst.reg_ancho_1[1]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[1]     0.540       -1.721
b2v_inst.reg_ancho_3[1]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[1]     0.540       -1.672
b2v_inst.reg_ancho_1[2]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[2]     0.540       -1.581
b2v_inst.reg_ancho_3[2]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[2]     0.540       -1.532
b2v_inst.reg_ancho_1[3]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[3]     0.540       -1.440
b2v_inst.reg_ancho_3[3]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[3]     0.540       -1.391
b2v_inst.reg_ancho_1[4]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[4]     0.540       -1.300
b2v_inst.reg_ancho_3[4]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[4]     0.540       -1.251
========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                          Required           
Instance                        Reference         Type        Pin     Net                         Time         Slack 
                                Clock                                                                                
---------------------------------------------------------------------------------------------------------------------
b2v_inst.data_a_escribir[0]     anda_plis|clk     SB_DFFE     D       un1_reg_anterior_0_i[0]     10.441       -1.861
b2v_inst.data_a_escribir[1]     anda_plis|clk     SB_DFFE     D       un1_reg_anterior_0_i[1]     10.441       -1.861
b2v_inst.data_a_escribir[2]     anda_plis|clk     SB_DFFE     D       un1_reg_anterior_0_i[2]     10.441       -1.861
b2v_inst.data_a_escribir[3]     anda_plis|clk     SB_DFFE     D       un1_reg_anterior_0_i[3]     10.441       -1.861
b2v_inst.data_a_escribir[4]     anda_plis|clk     SB_DFFE     D       un1_reg_anterior_0_i[4]     10.441       -1.861
b2v_inst.data_a_escribir[5]     anda_plis|clk     SB_DFFE     D       un1_reg_anterior_0_i[5]     10.441       -1.861
b2v_inst.data_a_escribir[6]     anda_plis|clk     SB_DFFE     D       un1_reg_anterior_0_i[6]     10.441       -1.861
b2v_inst.data_a_escribir[7]     anda_plis|clk     SB_DFFE     D       un1_reg_anterior_0_i[7]     10.441       -1.861
b2v_inst.state[8]               anda_plis|clk     SB_DFFR     D       N_383_i                     10.441       -0.751
b2v_inst.state[10]              anda_plis|clk     SB_DFFR     D       N_381_i                     10.441       -0.751
=====================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.546
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.441

    - Propagation time:                      12.302
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.861

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_1[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[0] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_1[0]                                                     Net          -        -       1.599     -           6         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_1_i[0]                                                   Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un3_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un3_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un3_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un3_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un3_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un3_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un3_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un3_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5                                                   Net          -        -       1.371     -           8         
b2v_inst.data_a_escribir_RNO_0[0]                                  SB_LUT4      I1       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_0[0]                                  SB_LUT4      O        Out     0.400     9.108       -         
un1_reg_anterior_0_i_1[0]                                          Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[0]                                    SB_LUT4      I3       In      -         10.479      -         
b2v_inst.data_a_escribir_RNO[0]                                    SB_LUT4      O        Out     0.316     10.794      -         
un1_reg_anterior_0_i[0]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[0]                                        SB_DFFE      D        In      -         12.302      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.407 is 3.799(30.6%) logic and 8.608(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.546
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.441

    - Propagation time:                      12.302
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.861

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_1[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[1] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_1[0]                                                     Net          -        -       1.599     -           6         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_1_i[0]                                                   Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un3_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un3_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un3_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un3_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un3_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un3_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un3_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un3_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5                                                   Net          -        -       1.371     -           8         
b2v_inst.data_a_escribir_RNO_0[1]                                  SB_LUT4      I1       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_0[1]                                  SB_LUT4      O        Out     0.400     9.108       -         
un1_reg_anterior_0_i_1[1]                                          Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[1]                                    SB_LUT4      I3       In      -         10.479      -         
b2v_inst.data_a_escribir_RNO[1]                                    SB_LUT4      O        Out     0.316     10.794      -         
un1_reg_anterior_0_i[1]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[1]                                        SB_DFFE      D        In      -         12.302      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.407 is 3.799(30.6%) logic and 8.608(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.546
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.441

    - Propagation time:                      12.302
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.861

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_1[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[2] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_1[0]                                                     Net          -        -       1.599     -           6         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_1_i[0]                                                   Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un3_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un3_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un3_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un3_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un3_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un3_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un3_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un3_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5                                                   Net          -        -       1.371     -           8         
b2v_inst.data_a_escribir_RNO_0[2]                                  SB_LUT4      I1       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_0[2]                                  SB_LUT4      O        Out     0.400     9.108       -         
un1_reg_anterior_0_i_1[2]                                          Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[2]                                    SB_LUT4      I3       In      -         10.479      -         
b2v_inst.data_a_escribir_RNO[2]                                    SB_LUT4      O        Out     0.316     10.794      -         
un1_reg_anterior_0_i[2]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[2]                                        SB_DFFE      D        In      -         12.302      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.407 is 3.799(30.6%) logic and 8.608(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.546
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.441

    - Propagation time:                      12.302
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.861

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_1[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[3] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_1[0]                                                     Net          -        -       1.599     -           6         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_1_i[0]                                                   Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un3_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un3_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un3_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un3_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un3_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un3_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un3_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un3_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5                                                   Net          -        -       1.371     -           8         
b2v_inst.data_a_escribir_RNO_0[3]                                  SB_LUT4      I1       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_0[3]                                  SB_LUT4      O        Out     0.400     9.108       -         
un1_reg_anterior_0_i_1[3]                                          Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[3]                                    SB_LUT4      I3       In      -         10.479      -         
b2v_inst.data_a_escribir_RNO[3]                                    SB_LUT4      O        Out     0.316     10.794      -         
un1_reg_anterior_0_i[3]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[3]                                        SB_DFFE      D        In      -         12.302      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.407 is 3.799(30.6%) logic and 8.608(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.546
    - Setup time:                            0.105
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.441

    - Propagation time:                      12.302
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.861

    Number of logic level(s):                13
    Starting point:                          b2v_inst.reg_ancho_1[0] / Q
    Ending point:                            b2v_inst.data_a_escribir[4] / D
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin C

Instance / Net                                                                  Pin      Pin               Arrival     No. of    
Name                                                               Type         Name     Dir     Delay     Time        Fan Out(s)
---------------------------------------------------------------------------------------------------------------------------------
b2v_inst.reg_ancho_1[0]                                            SB_DFFER     Q        Out     0.540     0.540       -         
reg_ancho_1[0]                                                     Net          -        -       1.599     -           6         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      I0       In      -         2.139       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c_inv              SB_LUT4      O        Out     0.449     2.588       -         
reg_ancho_1_i[0]                                                   Net          -        -       0.905     -           2         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     I0       In      -         3.493       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_0_c                  SB_CARRY     CO       Out     0.258     3.750       -         
un3_valor_max1_cry_0                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CI       In      -         3.764       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_1_c                  SB_CARRY     CO       Out     0.126     3.890       -         
un3_valor_max1_cry_1                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CI       In      -         3.905       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_2_c                  SB_CARRY     CO       Out     0.126     4.031       -         
un3_valor_max1_cry_2                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CI       In      -         4.045       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_3_c                  SB_CARRY     CO       Out     0.126     4.171       -         
un3_valor_max1_cry_3                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CI       In      -         4.185       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_4_c                  SB_CARRY     CO       Out     0.126     4.311       -         
un3_valor_max1_cry_4                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CI       In      -         4.325       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_5_c                  SB_CARRY     CO       Out     0.126     4.451       -         
un3_valor_max1_cry_5                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CI       In      -         4.465       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_6_c                  SB_CARRY     CO       Out     0.126     4.591       -         
un3_valor_max1_cry_6                                               Net          -        -       0.014     -           1         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CI       In      -         4.606       -         
b2v_inst.encontrar_maximo\.un3_valor_max1_cry_7_c                  SB_CARRY     CO       Out     0.126     4.732       -         
un3_valor_max1                                                     Net          -        -       0.386     -           9         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      I0       In      -         5.118       -         
b2v_inst.encontrar_maximo\.valor_max_final5_0_cry_7_c_RNI5KAH1     SB_LUT4      O        Out     0.449     5.566       -         
valor_max_final5_m_3_ns_1                                          Net          -        -       1.371     -           1         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      I1       In      -         6.938       -         
b2v_inst.encontrar_maximo\.valor_max_final5_1_cry_7_c_RNIVOP62     SB_LUT4      O        Out     0.400     7.337       -         
valor_max_final5                                                   Net          -        -       1.371     -           8         
b2v_inst.data_a_escribir_RNO_0[4]                                  SB_LUT4      I1       In      -         8.708       -         
b2v_inst.data_a_escribir_RNO_0[4]                                  SB_LUT4      O        Out     0.400     9.108       -         
un1_reg_anterior_0_i_1[4]                                          Net          -        -       1.371     -           1         
b2v_inst.data_a_escribir_RNO[4]                                    SB_LUT4      I3       In      -         10.479      -         
b2v_inst.data_a_escribir_RNO[4]                                    SB_LUT4      O        Out     0.316     10.794      -         
un1_reg_anterior_0_i[4]                                            Net          -        -       1.507     -           1         
b2v_inst.data_a_escribir[4]                                        SB_DFFE      D        In      -         12.302      -         
=================================================================================================================================
Total path delay (propagation time + setup) of 12.407 is 3.799(30.6%) logic and 8.608(69.4%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 160MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 157MB peak: 160MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        102 uses
SB_DFF          19 uses
SB_DFFE         40 uses
SB_DFFER        89 uses
SB_DFFES        4 uses
SB_DFFESR       8 uses
SB_DFFR         32 uses
SB_DFFS         1 use
SB_DFFSR        20 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         486 uses

I/O Register bits:                  0
Register bits not including I/Os:   214 (6%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 216

@S |Mapping Summary:
Total  LUTs: 486 (13%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 486 = 486 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 29MB peak: 160MB)

Process took 0h:00m:02s realtime, 0h:00m:01s cputime
# Thu Oct 03 13:56:59 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 6 seconds
"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "anda_plis_syn.prj" -log "anda_plis_Implmnt/anda_plis.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of anda_plis_Implmnt/anda_plis.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: D:\Programador_fpga\iCEcube2\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-7HK4TPK

# Thu Oct 03 13:58:13 2024

#Implementation: anda_plis_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N:Top-level is not specified. Trying to extract automatically...
Synopsys VHDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
VHDL syntax check successful!
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 73MB)


Process completed successfully.
# Thu Oct 03 13:58:13 2024

###########################################################]
Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)


Process completed successfully.
# Thu Oct 03 13:58:13 2024

###########################################################]
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:20|Top-level entity is set to work.anda_plis
@N: CD720 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std.vhd":146:18:146:21|Setting time resolution to ps
@N:"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Top entity is set to anda_plis.
File C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd changed - recompiling
VHDL syntax check successful!
File C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd changed - recompiling
@N: CD231 :"D:\Programador_fpga\iCEcube2\synpbase\lib\vhd2008\std1164.vhd":890:16:890:17|Using onehot encoding for type mvl9plus. For example, enumeration 'U' is mapped to "1000000000".
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Synthesizing work.anda_plis.bdf_type.
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":12:7:12:15|Synthesizing work.uart_algo.rtl.
@N: CD233 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_algo.vhd":30:17:30:18|Using sequential encoding for type state_type.
Post processing for work.uart_algo.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":18:7:18:13|Synthesizing work.uart_rx.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":33:17:33:18|Using onehot encoding for type t_sm_main. For example, enumeration s_idle is mapped to "10000".
@N: CD604 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":123:4:123:17|OTHERS clause is not synthesized.
Post processing for work.uart_rx.rtl
@N: CD630 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":7:7:7:12|Synthesizing work.algo_3.rtl.
@N: CD231 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":28:17:28:18|Using onehot encoding for type state_type. For example, enumeration errase is mapped to "100000000000000000".
Post processing for work.algo_3.rtl
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal data_a_escribir[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_3[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_2[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
@A: CL282 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Feedback mux created for signal dir_mem_1[7:0]. It is possible a set/reset assignment for this is signal missing. To improve timing and area, specify a set/reset value.
Post processing for work.anda_plis.bdf_type
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\algo_3.vhd":87:2:87:3|Trying to extract state machine for register state.
Extracted state machine for register state
State machine has 18 reachable states with original encodings of:
   000000000000000001
   000000000000000010
   000000000000000100
   000000000000001000
   000000000000010000
   000000000000100000
   000000000001000000
   000000000010000000
   000000000100000000
   000000001000000000
   000000010000000000
   000000100000000000
   000001000000000000
   000010000000000000
   000100000000000000
   001000000000000000
   010000000000000000
   100000000000000000
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Trying to extract state machine for register r_SM_Main.
Extracted state machine for register r_SM_Main
State machine has 5 reachable states with original encodings of:
   00001
   00010
   00100
   01000
   10000
@W: CL249 :"C:\Users\Gaspar\Desktop\prog_FPGA\UART_RX.vhd":61:4:61:5|Initial value is not supported on state machine r_SM_Main

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 78MB peak: 80MB)


Process completed successfully.
# Thu Oct 03 13:58:13 2024

###########################################################]
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"D:\Programador_fpga\iCEcube2\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v" (library work)
@I::"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v" (library work)
Verilog syntax check successful!
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
Could not match passed parameter, trying a case insensitive search ...
@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":10:7:10:13|Synthesizing module uart_tx in library work.

	PAYLOAD_BITS=32'b00000000000000000000000000001000
	BIT_RATE=32'b00000000000000011100001000000000
	BIT_P=32'b00000000000000000010000111101000
	CLK_HZ=32'b00000000101101110001101100000000
	CLK_P=32'b00000000000000000000000001010011
	STOP_BITS=32'b00000000000000000000000000000001
	CYCLES_PER_BIT=32'b00000000000000000000000001101000
	COUNT_REG_LEN=32'b00000000000000000000000000001000
	FSM_IDLE=32'b00000000000000000000000000000000
	FSM_START=32'b00000000000000000000000000000001
	FSM_SEND=32'b00000000000000000000000000000010
	FSM_STOP=32'b00000000000000000000000000000011
   Generated name = uart_tx_Z1_layer1

@N: CG364 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":1:7:1:9|Synthesizing module ram in library work.

	addr_width=32'b00000000000000000000000000001001
	data_width=32'b00000000000000000000000000001000
   Generated name = ram_9s_8s

@N: CL134 :"C:\Users\Gaspar\Desktop\prog_FPGA\ram.v":11:8:11:13|Found RAM mem, depth=512, width=8
@N: CL201 :"C:\Users\Gaspar\Desktop\prog_FPGA\uart_tx.v":163:0:163:5|Trying to extract state machine for register fsm_state.
Extracted state machine for register fsm_state
State machine has 4 reachable states with original encodings of:
   000
   001
   010
   011

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 71MB peak: 72MB)


Process completed successfully.
# Thu Oct 03 13:58:13 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF117 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":149:0:149:8|Number of passed parameters/generics from instance b2v_inst3 does not match cell uart_tx_Z1_layer1 

=======================================================================================
For a summary of linker messages for components that did not bind, please see log file:
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.linkerlog
=======================================================================================


At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 13:58:13 2024

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 13:58:13 2024

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_comp.srs changed - recompiling
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level
@N: NF107 :"C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis.vhd":25:7:25:15|Selected library: work cell: anda_plis view bdf_type as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Thu Oct 03 13:58:15 2024

###########################################################]
Pre-mapping Report

# Thu Oct 03 13:58:15 2024

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@A: MF827 |No constraint file specified.
@L: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt 
Printing clock  summary report in "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 104MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=20  set on top level netlist anda_plis

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)



Clock Summary
*****************

Start             Requested     Requested     Clock        Clock                     Clock
Clock             Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------------
anda_plis|clk     140.7 MHz     7.107         inferred     Autoconstr_clkgroup_0     235  
==========================================================================================

@W: MT529 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found inferred clock anda_plis|clk which controls 235 sequential elements including b2v_inst.dir_mem_1[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.
None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 136MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 13:58:15 2024

###########################################################]
Map & Optimize Report

# Thu Oct 03 13:58:15 2024

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 100MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 101MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 101MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 103MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_anterior is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.data_a_escribir[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.eventos[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.ignorar_ancho_1 is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.cuenta_pixel[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.dir_mem_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.indice[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.borrado is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|User-specified initial value defined for instance b2v_inst.pix_count_anterior[20:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_anterior[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_3[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_1[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|User-specified initial value defined for instance b2v_inst.reg_ancho_2[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Clk_Count[6:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_Bit_Index[2:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_DV is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|User-specified initial value defined for instance b2v_inst1.r_RX_Byte[7:0] is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|User-specified initial value defined for instance b2v_inst1.r_RX_Data_R is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|User-specified initial value defined for instance b2v_inst1.r_RX_Data is being ignored. 
@W: FX1039 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|User-specified initial value defined for instance b2v_inst4.pix_count_int[12:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@W: FX107 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|RAM b2v_inst2.mem_0[7:0] (in view: work.anda_plis(bdf_type)) does not have a read/write conflict check. Possible simulation mismatch. To resolve a read/write conflict, either set syn_ramstyle = rw_check, or enable the "Read Write Check on RAM" Implementation Option. For more information, search for "read/write conflict check" in Online Help.
Encoding state machine state[0:17] (in view: work.algo_3(rtl))
original code -> new code
   000000000000000001 -> 000000000000000001
   000000000000000010 -> 000000000000000010
   000000000000000100 -> 000000000000000100
   000000000000001000 -> 000000000000001000
   000000000000010000 -> 000000000000010000
   000000000000100000 -> 000000000000100000
   000000000001000000 -> 000000000001000000
   000000000010000000 -> 000000000010000000
   000000000100000000 -> 000000000100000000
   000000001000000000 -> 000000001000000000
   000000010000000000 -> 000000010000000000
   000000100000000000 -> 000000100000000000
   000001000000000000 -> 000001000000000000
   000010000000000000 -> 000010000000000000
   000100000000000000 -> 000100000000000000
   001000000000000000 -> 001000000000000000
   010000000000000000 -> 010000000000000000
   100000000000000000 -> 100000000000000000
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance eventos[7:0] 
@N: MO231 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Found counter in view:work.algo_3(rtl) instance dir_mem[7:0] 
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[20] because it is equivalent to instance b2v_inst.pix_count_anterior[19]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[19] because it is equivalent to instance b2v_inst.pix_count_anterior[18]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[18] because it is equivalent to instance b2v_inst.pix_count_anterior[17]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[17] because it is equivalent to instance b2v_inst.pix_count_anterior[16]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[16] because it is equivalent to instance b2v_inst.pix_count_anterior[15]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[15] because it is equivalent to instance b2v_inst.pix_count_anterior[14]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@W: BN132 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing instance b2v_inst.pix_count_anterior[14] because it is equivalent to instance b2v_inst.pix_count_anterior[13]. To keep the instance, apply constraint syn_preserve=1 on the instance.
@N: MF179 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":112:8:112:42|Found 21 by 21 bit equality operator ('==') un1_pix_count_anterior (in view: work.algo_3(rtl))
@N: BN362 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Removing sequential instance pix_count_anterior[13] (in view: work.algo_3(rtl)) because it does not drive other instances.
Encoding state machine r_SM_Main[0:4] (in view: work.UART_RX_104(rtl))
original code -> new code
   00001 -> 000
   00010 -> 001
   00100 -> 010
   01000 -> 011
   10000 -> 100
Encoding state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog))
original code -> new code
   000 -> 00
   001 -> 01
   010 -> 10
   011 -> 11
@N: MO225 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|There are no possible illegal states for state machine fsm_state[3:0] (in view: work.uart_tx_Z1_layer1(verilog)); safe FSM implementation is not required.

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 136MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 140MB peak: 140MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 140MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 140MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 139MB peak: 140MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 161MB peak: 163MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		    -3.03ns		 482 /       207
   2		0h:00m:00s		    -3.03ns		 470 /       207
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[0] (in view: work.anda_plis(bdf_type)) with 28 loads 2 times to improve timing.
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[3] (in view: work.anda_plis(bdf_type)) with 26 loads 2 times to improve timing.
Timing driven replication report
Added 4 Registers via timing driven replication
Added 2 LUTs via timing driven replication

   3		0h:00m:01s		    -2.81ns		 511 /       211
   4		0h:00m:01s		    -2.28ns		 525 /       211
   5		0h:00m:01s		    -1.63ns		 527 /       211
   6		0h:00m:01s		    -1.63ns		 532 /       211
@N: FX271 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Replicating instance b2v_inst.indice[1] (in view: work.anda_plis(bdf_type)) with 34 loads 3 times to improve timing.
Timing driven replication report
Added 3 Registers via timing driven replication
Added 3 LUTs via timing driven replication


   7		0h:00m:01s		    -1.63ns		 533 /       214
   8		0h:00m:01s		    -1.63ns		 534 /       214
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_1_iv_i_0_a3_0_1[5] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_19 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_4_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_1_iv_i_0_a3_0_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_1_iv_i_0_a3_0_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_126_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_dir_mem_1_i_0_o2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_152_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_154_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_156_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_anterior which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.data_a_escribir[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.ignorar_ancho_1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.borrado which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.pix_count_anterior[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_anterior[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_3[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_1[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":379:2:379:3|Unbuffered I/O b2v_inst.reg_ancho_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta_pixel[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.cuenta[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem_2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[14] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[13] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[17] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[16] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.state[15] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Bit_Index[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_DV which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_RX_Byte[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_Clk_Count[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":61:4:61:5|Unbuffered I/O b2v_inst1.r_SM_Main[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":37:36:37:38|Unbuffered I/O b2v_inst1.r_RX_Data which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":116:0:116:5|Unbuffered I/O b2v_inst3.data_to_send[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.reg_data[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[8] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[9] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[10] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[11] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.pix_count_int[12] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_algo.vhd":42:2:42:3|Unbuffered I/O b2v_inst4.state[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.eventos[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.dir_mem[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[7] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[5] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[4] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":148:0:148:5|Unbuffered I/O b2v_inst3.cycle_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[2] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":131:0:131:5|Unbuffered I/O b2v_inst3.bit_counter[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_0_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[3] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_3_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_fast[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep1 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.indice_1_rep2 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\ram.v":11:8:11:13|Unbuffered I/O b2v_inst2.mem_0_mem_0_0_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":163:0:163:5|Unbuffered I/O b2v_inst3.fsm_state_srsts[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_1_iv_i_0_a3_0_1[5] which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.bit_counter_19 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_reset_inv_4_0 which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_1_iv_i_0_a3_0_0[6] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.un1_dir_mem_1_iv_i_0_a3_0_1[1] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_126_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":182:8:182:23|Unbuffered I/O b2v_inst.un1_dir_mem_1_i_0_o2[0] which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_152_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_154_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\algo_3.vhd":87:2:87:3|Unbuffered I/O b2v_inst.N_156_i which could cause problems in P&R 
@W: FX689 :|Unbuffered I/O b2v_inst3.reset_i which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_rx.vhd":52:4:52:5|Unbuffered I/O b2v_inst1.r_RX_Data_R which could cause problems in P&R 
@W: FX689 :"c:\users\gaspar\desktop\prog_fpga\uart_tx.v":174:0:174:5|Unbuffered I/O b2v_inst3.txd_reg which could cause problems in P&R 
@N: FX1017 :|SB_GB inserted on the net reset_i.
@N: FX1017 :|SB_GB inserted on the net N_242_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 164MB peak: 165MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 164MB peak: 165MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 216 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks ================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance         
------------------------------------------------------------------------------------------------
@K:CKID0001       clk                 port                   216        b2v_inst3.bit_counter[0]
================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 137MB peak: 165MB)

Writing Analyst data base C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\synwork\anda_plis_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 163MB peak: 165MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\anda_plis.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 164MB peak: 166MB)


Start final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 163MB peak: 166MB)

@W: MT420 |Found inferred clock anda_plis|clk with period 10.94ns. Please declare a user-defined clock on object "p:clk"


##### START OF TIMING REPORT #####[
# Timing Report written on Thu Oct 03 13:58:17 2024
#


Top view:               anda_plis
Requested Frequency:    91.4 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.930

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
anda_plis|clk      91.4 MHz      77.7 MHz      10.937        12.867        -1.930     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks                        |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
---------------------------------------------------------------------------------------------------------------------
Starting       Ending         |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
---------------------------------------------------------------------------------------------------------------------
anda_plis|clk  anda_plis|clk  |  10.937      -1.930  |  No paths    -      |  No paths    -      |  No paths    -    
=====================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: anda_plis|clk
====================================



Starting Points with Worst Slack
********************************

                            Starting                                                  Arrival           
Instance                    Reference         Type         Pin     Net                Time        Slack 
                            Clock                                                                       
--------------------------------------------------------------------------------------------------------
b2v_inst.state[8]           anda_plis|clk     SB_DFFR      Q       state[8]           0.540       -1.930
b2v_inst.state[9]           anda_plis|clk     SB_DFFR      Q       state[9]           0.540       -1.881
b2v_inst.reg_ancho_1[0]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[0]     0.540       -1.603
b2v_inst.reg_ancho_3[0]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[0]     0.540       -1.554
b2v_inst.reg_ancho_1[1]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[1]     0.540       -1.462
b2v_inst.reg_ancho_3[1]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[1]     0.540       -1.413
b2v_inst.reg_ancho_1[2]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[2]     0.540       -1.322
b2v_inst.reg_ancho_3[2]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[2]     0.540       -1.273
b2v_inst.reg_ancho_1[3]     anda_plis|clk     SB_DFFER     Q       reg_ancho_1[3]     0.540       -1.182
b2v_inst.reg_ancho_3[3]     anda_plis|clk     SB_DFFER     Q       reg_ancho_3[3]     0.540       -1.133
========================================================================================================


Ending Points with Worst Slack
******************************

                                Starting                                                                    Required           
Instance                        Reference         Type             Pin          Net                         Time         Slack 
                                Clock                                                                                          
-------------------------------------------------------------------------------------------------------------------------------
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[0]     N_122                       10.713       -1.930
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[3]     N_118                       10.713       -1.930
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[5]     N_107                       10.713       -1.930
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     WADDR[6]     N_114                       10.713       -1.930
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[0]     N_122                       10.734       -1.909
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[3]     N_118                       10.734       -1.909
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[5]     N_107                       10.734       -1.909
b2v_inst2.mem_0_mem_0_0_0       anda_plis|clk     SB_RAM256x16     RADDR[6]     N_114                       10.734       -1.909
b2v_inst.data_a_escribir[0]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[0]     10.832       -1.603
b2v_inst.data_a_escribir[1]     anda_plis|clk     SB_DFFE          D            un1_reg_anterior_0_i[1]     10.832       -1.603
===============================================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      10.937
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.713

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.930

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[8] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[0]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                     Pin          Pin               Arrival     No. of    
Name                              Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
b2v_inst.state[8]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[8]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIDVTB[9]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIDVTB[9]         SB_LUT4          O            Out     0.449     2.588       -         
N_226                             Net              -            -       1.371     -           10        
b2v_inst.dir_mem_3_RNIMHAT[0]     SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_3_RNIMHAT[0]     SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[0]              Net              -            -       1.371     -           1         
b2v_inst.state_RNI621F1[6]        SB_LUT4          I1           In      -         5.779       -         
b2v_inst.state_RNI621F1[6]        SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[0]              Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIKCK23[0]      SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNIKCK23[0]      SB_LUT4          O            Out     0.379     7.928       -         
N_122                             Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0         SB_RAM256x16     WADDR[0]     In      -         12.643      -         
========================================================================================================
Total path delay (propagation time + setup) of 12.867 is 2.440(19.0%) logic and 10.427(81.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      10.937
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.713

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.930

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[8] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[3]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                     Pin          Pin               Arrival     No. of    
Name                              Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
b2v_inst.state[8]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[8]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIDVTB[9]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIDVTB[9]         SB_LUT4          O            Out     0.449     2.588       -         
N_226                             Net              -            -       1.371     -           10        
b2v_inst.dir_mem_3_RNIPKAT[3]     SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_3_RNIPKAT[3]     SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[3]              Net              -            -       1.371     -           1         
b2v_inst.state_RNIC81F1[6]        SB_LUT4          I1           In      -         5.779       -         
b2v_inst.state_RNIC81F1[6]        SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[3]              Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNI3SK23[3]      SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNI3SK23[3]      SB_LUT4          O            Out     0.379     7.928       -         
N_118                             Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0         SB_RAM256x16     WADDR[3]     In      -         12.643      -         
========================================================================================================
Total path delay (propagation time + setup) of 12.867 is 2.440(19.0%) logic and 10.427(81.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      10.937
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.713

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.930

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[8] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[6]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                     Pin          Pin               Arrival     No. of    
Name                              Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
b2v_inst.state[8]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[8]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIDVTB[9]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIDVTB[9]         SB_LUT4          O            Out     0.449     2.588       -         
N_226                             Net              -            -       1.371     -           10        
b2v_inst.dir_mem_3_RNISNAT[6]     SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_3_RNISNAT[6]     SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[6]              Net              -            -       1.371     -           1         
b2v_inst.state_RNIIE1F1[6]        SB_LUT4          I1           In      -         5.779       -         
b2v_inst.state_RNIIE1F1[6]        SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[6]              Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIIBL23[6]      SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNIIBL23[6]      SB_LUT4          O            Out     0.379     7.928       -         
N_114                             Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0         SB_RAM256x16     WADDR[6]     In      -         12.643      -         
========================================================================================================
Total path delay (propagation time + setup) of 12.867 is 2.440(19.0%) logic and 10.427(81.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      10.937
    - Setup time:                            0.224
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.713

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.930

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[8] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / WADDR[5]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin WCLK

Instance / Net                                     Pin          Pin               Arrival     No. of    
Name                              Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
b2v_inst.state[8]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[8]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIDVTB[9]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIDVTB[9]         SB_LUT4          O            Out     0.449     2.588       -         
N_226                             Net              -            -       1.371     -           10        
b2v_inst.dir_mem_3_RNIRMAT[5]     SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_3_RNIRMAT[5]     SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[5]              Net              -            -       1.371     -           1         
b2v_inst.state_RNIGC1F1[6]        SB_LUT4          I1           In      -         5.779       -         
b2v_inst.state_RNIGC1F1[6]        SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[5]              Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNID6L23[5]      SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNID6L23[5]      SB_LUT4          O            Out     0.379     7.928       -         
N_107                             Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0         SB_RAM256x16     WADDR[5]     In      -         12.643      -         
========================================================================================================
Total path delay (propagation time + setup) of 12.867 is 2.440(19.0%) logic and 10.427(81.0%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      10.937
    - Setup time:                            0.203
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         10.734

    - Propagation time:                      12.643
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.909

    Number of logic level(s):                4
    Starting point:                          b2v_inst.state[8] / Q
    Ending point:                            b2v_inst2.mem_0_mem_0_0_0 / RADDR[0]
    The start point is clocked by            anda_plis|clk [rising] on pin C
    The end   point is clocked by            anda_plis|clk [rising] on pin RCLK

Instance / Net                                     Pin          Pin               Arrival     No. of    
Name                              Type             Name         Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
b2v_inst.state[8]                 SB_DFFR          Q            Out     0.540     0.540       -         
state[8]                          Net              -            -       1.599     -           12        
b2v_inst.state_RNIDVTB[9]         SB_LUT4          I0           In      -         2.139       -         
b2v_inst.state_RNIDVTB[9]         SB_LUT4          O            Out     0.449     2.588       -         
N_226                             Net              -            -       1.371     -           10        
b2v_inst.dir_mem_3_RNIMHAT[0]     SB_LUT4          I0           In      -         3.959       -         
b2v_inst.dir_mem_3_RNIMHAT[0]     SB_LUT4          O            Out     0.449     4.408       -         
addr_ram_1_iv_i_0[0]              Net              -            -       1.371     -           1         
b2v_inst.state_RNI621F1[6]        SB_LUT4          I1           In      -         5.779       -         
b2v_inst.state_RNI621F1[6]        SB_LUT4          O            Out     0.400     6.178       -         
addr_ram_1_iv_i_2[0]              Net              -            -       1.371     -           1         
b2v_inst.dir_mem_RNIKCK23[0]      SB_LUT4          I2           In      -         7.549       -         
b2v_inst.dir_mem_RNIKCK23[0]      SB_LUT4          O            Out     0.379     7.928       -         
N_122                             Net              -            -       4.715     -           2         
b2v_inst2.mem_0_mem_0_0_0         SB_RAM256x16     RADDR[0]     In      -         12.643      -         
========================================================================================================
Total path delay (propagation time + setup) of 12.846 is 2.419(18.8%) logic and 10.427(81.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 163MB peak: 166MB)


Finished timing report (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 163MB peak: 166MB)

---------------------------------------
Resource Usage Report for anda_plis 

Mapping to part: ice40hx4ktq144
Cell usage:
GND             5 uses
SB_CARRY        89 uses
SB_DFF          19 uses
SB_DFFE         40 uses
SB_DFFER        88 uses
SB_DFFES        6 uses
SB_DFFESR       8 uses
SB_DFFR         32 uses
SB_DFFS         1 use
SB_DFFSR        19 uses
SB_DFFSS        1 use
SB_GB           2 uses
SB_RAM256x16    1 use
VCC             5 uses
SB_LUT4         510 uses

I/O Register bits:                  0
Register bits not including I/Os:   214 (6%)

RAM/ROM usage summary
Block Rams : 1 of 20 (5%)

Total load per clock:
   anda_plis|clk: 216

@S |Mapping Summary:
Total  LUTs: 510 (14%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 510 = 510 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 30MB peak: 166MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Thu Oct 03 13:58:17 2024

###########################################################]


Synthesis exit by 0.
Current Implementation anda_plis_Implmnt its sbt path: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 5 seconds


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\edifparser.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf " "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist" "-pTQ144" "-yC:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf " -c -e --devicename iCE40HX4K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:30:22

Parsing edif file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.edf...
Parsing constraint file: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/constraint/anda_plis_pcf_sbt.pcf ...
start to read sdc/scf file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
sdc_reader OK C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/anda_plis.scf
SB_RAM SB_RAM256x16 SB_RAM40_4K
Stored edif netlist at C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis...
Warning: The terminal b2v_inst2.mem_0_mem_0_0_0:RCLKE is driven by default driver : VCC, Disconnecting it.

write Timing Constraint to C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: anda_plis

EDF Parser run-time: 0 (sec)
edif parser succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --package TQ144 --deviceMarketName iCE40HX4K --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --effort_level std --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc"
starting placerrunning placerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --outdir C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --package TQ144 --deviceMarketName iCE40HX4K --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --effort_level std --out-sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:55:52

I2004: Option and Settings Summary
=============================================================
Device file          - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
Package              - TQ144
Design database      - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis
SDC file             - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer
Timing library       - D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis/BFPGA_DESIGN_ep
I2065: Reading device file : D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	510
    Number of DFFs      	:	214
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	89
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	37
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	15
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	7
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	59
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.0 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	570
    Number of DFFs      	:	214
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	89

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	202
        LUT, DFF and CARRY	:	12
    Combinational LogicCells
        Only LUT         	:	318
        CARRY Only       	:	39
        LUT with CARRY   	:	38
    LogicCells                  :	609/3520
    PLBs                        :	92/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2


I2088: Phase 3, elapsed time : 0.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.1 (sec)

Phase 5
I2088: Phase 5, elapsed time : 0.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 23.3 (sec)

Final Design Statistics
    Number of LUTs      	:	570
    Number of DFFs      	:	214
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	89
    Number of RAMs      	:	1
    Number of ROMs      	:	0
    Number of IOs       	:	4
    Number of GBIOs     	:	0
    Number of GBs       	:	2
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0

Device Utilization Summary
    LogicCells                  :	609/3520
    PLBs                        :	120/440
    BRAMs                       :	1/20
    IOs and GBIOs               :	4/107
    PLLs                        :	0/2



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: anda_plis|clk | Frequency: 81.31 MHz | Target: 91.41 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 25.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --DRC_only  --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2005
used logic cells: 609
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\packer.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer" --translator "D:\Programador_fpga\iCEcube2\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc" --dst_sdc_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --devicename iCE40HX4K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:32:13

Begin Packing...
initializing finish
Total HPWL cost is 2005
used logic cells: 609
Translating sdc file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\placer\anda_plis_pl.sdc...
Translated sdc file is C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --outdir "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router" --sdf_file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbrouter.exe D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\netlist\oadb-anda_plis D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc --outdir C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\router --sdf_file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:44:15

I1203: Reading Design anda_plis
Read design time: 1
I1202: Reading Architecture of device iCE40HX4K
Read device time: 5
I1209: Started routing
I1223: Total Nets : 649 
I1212: Iteration  1 :   112 unrouted : 1 seconds
I1212: Iteration  2 :     4 unrouted : 1 seconds
I1212: Iteration  3 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 2
I1206: Completed routing
I1204: Writing Design anda_plis
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 8 seconds
router succeed.

"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v" --vhdl "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd" --lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --view rt --device "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --splitio  --in-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\packer\anda_plis_pk.sdc" --out-sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:18:39

Generating Verilog & VHDL netlist files ...
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.v
Writing C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt/sbt/outputs/simulation_netlist\anda_plis_sbt.vhd
Netlister succeeded.

Netlister run-time: 3 (sec)
netlist succeed.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --lib-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib" --sdc-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc" --sdf-file "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf" --report-file "C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt" --device-file "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --timing-summary
starting timerrunning timerExecuting : D:\Programador_fpga\iCEcube2\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis --lib-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ice40HX8K.lib --sdc-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\netlister\anda_plis_sbt.sdc --sdf-file C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\simulation_netlist\anda_plis_sbt.sdf --report-file C:\Users\Gaspar\Desktop\prog_FPGA\anda_plis\anda_plis_Implmnt\sbt\outputs\timer\anda_plis_timing.rpt --device-file D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2020.12.27943
Build Date:     Dec  9 2020 17:41:47

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "ipInertedIOPad_clk_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 5 seconds
timer succeed.
timer succeeded.


"D:/Programador_fpga/iCEcube2/sbt_backend/bin/win32/opt\bitmap.exe" "D:\Programador_fpga\iCEcube2\sbt_backend\devices\ICE40P04.dev" --design "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\netlist\oadb-anda_plis" --device_name iCE40HX4K --package TQ144 --outdir "C:/Users/Gaspar/Desktop/prog_FPGA/anda_plis/anda_plis_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2020.12.27943
Build Date:     Dec  9 2020 18:17:40

Bit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 1 (sec)
bitmap succeed.
14:00:31
