<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<?xml-stylesheet href="rptstyle.xsl" type="text/xsl" ?>
<doc>
<title>Compile Report</title>
<text>Microsemi Corporation - Microsemi Libero Software Release v11.4 SP1 (Version 11.4.1.17)</text>
<text>Date: Mon Nov 17 08:03:08 2014
</text>
<section><name>Device Selection</name></section>
<table>
<header>
</header>
<row>
 <cell>Family</cell>
 <cell>IGLOO2</cell>
</row>
<row>
 <cell>Device</cell>
 <cell>M2GL010T</cell>
</row>
<row>
 <cell>Package</cell>
 <cell>484 FBGA</cell>
</row>
<row>
 <cell>Speed Grade</cell>
 <cell>-1</cell>
</row>
<row>
 <cell>Temp</cell>
 <cell>0:25:85</cell>
</row>
<row>
 <cell>Voltage</cell>
 <cell>1.26:1.20:1.14</cell>
</row>
<row>
 <cell>Core Voltage</cell>
 <cell>1.2V</cell>
</row>
<row>
 <cell>Ramp Rate</cell>
 <cell>100ms Minimum</cell>
</row>
<row>
 <cell>System Controller Suspend Mode</cell>
 <cell>No</cell>
</row>
<row>
 <cell>PLL Supply Voltage</cell>
 <cell>2.5V</cell>
</row>
<row>
 <cell>Default I/O technology</cell>
 <cell>LVCMOS 2.5V</cell>
</row>
<row>
 <cell>Restrict Probe Pins</cell>
 <cell>Yes</cell>
</row>
</table>
<section><name>Source Files</name></section>
<table>
<header>
</header>
<row>
 <cell>Topcell</cell>
 <cell>Igloo2_TFT_Video_Out_Test_top</cell>
</row>
<row>
 <cell>Format</cell>
 <cell>EDIF</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>/home/nick/src/Igloo2_TFT_Video_Out_test/synthesis/Igloo2_TFT_Video_Out_Test_top.edn</cell>
</row>
<row>
 <cell>Source</cell>
 <cell>/home/nick/src/Igloo2_TFT_Video_Out_test/constraint/io/Igloo2_TFT_Video_Out_Test_top.io.pdc</cell>
</row>
</table>
<section><name>Options</name></section>
<table>
<header>
</header>
<row>
 <cell>Merge User SDC file(s) with Existing Timing Constraints</cell>
 <cell>true</cell>
</row>
<row>
 <cell>Abort Compile if errors are found in PDC file(s)</cell>
 <cell>true</cell>
</row>
<row>
 <cell>Enable Design Separation Methodology</cell>
 <cell>false</cell>
</row>
<row>
 <cell>Limit the number of high fanout nets to display to</cell>
 <cell>10</cell>
</row>
</table>
<section><name>Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>4LUT</cell>
 <cell>6447</cell>
 <cell>12084</cell>
 <cell>53.35</cell>
</row>
<row>
 <cell>DFF</cell>
 <cell>10411</cell>
 <cell>12084</cell>
 <cell>86.16</cell>
</row>
<row>
 <cell>I/O Register</cell>
 <cell>0</cell>
 <cell>693</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>User I/O</cell>
 <cell>83</cell>
 <cell>231</cell>
 <cell>35.93</cell>
</row>
<row>
 <cell>-- Single-ended I/O</cell>
 <cell>81</cell>
 <cell>231</cell>
 <cell>35.06</cell>
</row>
<row>
 <cell>-- Differential I/O Pairs</cell>
 <cell>1</cell>
 <cell>115</cell>
 <cell>0.87</cell>
</row>
<row>
 <cell>RAM64x18</cell>
 <cell>0</cell>
 <cell>22</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>RAM1K18</cell>
 <cell>0</cell>
 <cell>21</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>MACC</cell>
 <cell>0</cell>
 <cell>22</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>Chip Global</cell>
 <cell>8</cell>
 <cell>8</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>CCC</cell>
 <cell>1</cell>
 <cell>2</cell>
 <cell>50.00</cell>
</row>
<row>
 <cell>RCOSC_25_50MHZ</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
<row>
 <cell>RCOSC_1MHZ</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>XTLOSC</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>SERDESIF Blocks</cell>
 <cell>0</cell>
 <cell>1</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>-- SERDESIF Lanes</cell>
 <cell>0</cell>
 <cell>4</cell>
 <cell>0.00</cell>
</row>
<row>
 <cell>HPMS</cell>
 <cell>1</cell>
 <cell>1</cell>
 <cell>100.00</cell>
</row>
</table>
<section><name>Detailed Logic Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>4LUT</cell>
 <cell>DFF</cell>
</header>
<row>
 <cell>Fabric Logic</cell>
 <cell>6447</cell>
 <cell>10411</cell>
</row>
<row>
 <cell>RAM64x18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>RAM1K18 Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>MACC Interface Logic</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Total Used</cell>
 <cell>6447</cell>
 <cell>10411</cell>
</row>
</table>
<section><name>HPMS Resource Usage</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Used</cell>
 <cell>Total</cell>
</header>
<row>
 <cell>eNVM (256KB)*</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>eSRAM*</cell>
 <cell>2</cell>
 <cell>2</cell>
</row>
<row>
 <cell>SPI</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>MDDR</cell>
 <cell>1</cell>
 <cell>1</cell>
</row>
<row>
 <cell>HPDMA</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
<row>
 <cell>PDMA</cell>
 <cell>0</cell>
 <cell>1</cell>
</row>
</table>
<text>* These resources are always marked as used when you are using the HPMS</text>
<text></text>
<section><name>Detailed Carry Chains Resource Usage</name></section>
<table>
<header>
</header>
<row>
 <cell>Length</cell>
 <cell>Used</cell>
</row>
<row>
 <cell>8</cell>
 <cell>1</cell>
</row>
<row>
 <cell>9</cell>
 <cell>2</cell>
</row>
<row>
 <cell>11</cell>
 <cell>5</cell>
</row>
<row>
 <cell>12</cell>
 <cell>1</cell>
</row>
<row>
 <cell>16</cell>
 <cell>2</cell>
</row>
<row>
 <cell>17</cell>
 <cell>5</cell>
</row>
<row>
 <cell>18</cell>
 <cell>1</cell>
</row>
<row>
 <cell>20</cell>
 <cell>3</cell>
</row>
<row>
 <cell>23</cell>
 <cell>1</cell>
</row>
<row>
 <cell>27</cell>
 <cell>1</cell>
</row>
<row>
 <cell>Total</cell>
 <cell>22</cell>
</row>
</table>
<section><name>I/O Function</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>w/o register</cell>
 <cell>w/ register</cell>
 <cell>w/ DDR register</cell>
</header>
<row>
 <cell>Input I/O</cell>
 <cell>5</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Output I/O</cell>
 <cell>56</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Bidirectional I/O</cell>
 <cell>20</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Input I/O Pairs</cell>
 <cell>0</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
<row>
 <cell>Differential Output I/O Pairs</cell>
 <cell>1</cell>
 <cell>0</cell>
 <cell>0</cell>
</row>
</table>
<section><name>I/O Technology</name></section>
<table>
<header>
 <cell>I/O Standard</cell>
 <cell>Vddi</cell>
 <cell>Vref</cell>
 <cell>Input</cell>
 <cell>Output</cell>
 <cell>Bidirectional</cell>
</header>
<row>
 <cell>LVCMOS33</cell>
 <cell> 3.30v</cell>
 <cell> N/A</cell>
 <cell> 0</cell>
 <cell> 28</cell>
 <cell> 0</cell>
</row>
<row>
 <cell>LVCMOS25</cell>
 <cell> 2.50v</cell>
 <cell> N/A</cell>
 <cell> 4</cell>
 <cell> 1</cell>
 <cell> 0</cell>
</row>
<row>
 <cell>LPDDRI (Input/Bidirectional)</cell>
 <cell> 1.80v</cell>
 <cell> 1.00v</cell>
 <cell> 1</cell>
 <cell> 0</cell>
 <cell> 20</cell>
</row>
<row>
 <cell>LPDDRI (Output)</cell>
 <cell> 1.80v</cell>
 <cell> N/A</cell>
 <cell> 0</cell>
 <cell> 29</cell>
 <cell> 0</cell>
</row>
</table>
<section><name>I/O Placement</name></section>
<table>
<header>
 <cell>Type</cell>
 <cell>Count</cell>
 <cell>Percentage</cell>
</header>
<row>
 <cell>Locked</cell>
 <cell> 82</cell>
 <cell>98.80%</cell>
</row>
<row>
 <cell>Placed</cell>
 <cell> 0</cell>
 <cell>0.00%</cell>
</row>
<row>
 <cell>UnPlaced</cell>
 <cell> 1</cell>
 <cell>1.20%</cell>
</row>
</table>
<section><name>Nets assigned to chip global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>10318</cell>
 <cell>INT_NET</cell>
 <cell>Net   : CLK_o_net_0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Igloo2_TFT_Video_Out_Test_0/CCC_0/GL0_INST/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>9621</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.INIT_DONE_int_iso_i</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Igloo2_TFT_Video_Out_Test_0/CORERESETP_0/INIT_DONE_int_iso_RNI83DA_0/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>462</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Igloo2_TFT_Video_Out_Test_0/HPMS_READY</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Igloo2_TFT_Video_Out_Test_0/CORERESETP_0/MSS_HPMS_READY_int_RNI3D17/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>77</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Igloo2_TFT_Video_Out_Test_0/CORECONFIGP_0_APB_S_PRESET_N</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Igloo2_TFT_Video_Out_Test_0/Igloo2_TFT_Video_Out_Test_HPMS_0/MSS_ADLIB_INST_RNI67N2/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>75</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Igloo2_TFT_Video_Out_Test_0/CORECONFIGP_0_APB_S_PCLK</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Igloo2_TFT_Video_Out_Test_0/Igloo2_TFT_Video_Out_Test_HPMS_0/FIC_2_APB_M_PCLK_inferred_clock_RNIU0V1/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>26</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Igloo2_TFT_Video_Out_Test_0/CORERESETP_0/sm0_areset_n_clk_base_0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Igloo2_TFT_Video_Out_Test_0/CORERESETP_0/sm0_areset_n_clk_base_RNIE6L5/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>20</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Igloo2_TFT_Video_Out_Test_0/FABOSC_0_RCOSC_25_50MHZ_O2F</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Igloo2_TFT_Video_Out_Test_0/FABOSC_0/I_RCOSC_25_50MHZ_FAB_CLKINT/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
<row>
 <cell>18</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Igloo2_TFT_Video_Out_Test_0/CORERESETP_0/sm0_areset_n_rcosc_0</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Igloo2_TFT_Video_Out_Test_0/CORERESETP_0/sm0_areset_n_rcosc_RNIK6M4/U0_RGB1</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Source: NETLIST</cell>
</row>
</table>
<section><name>Nets assigned to row global resources</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
</table>
<section><name>High fanout nets</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>4806</cell>
 <cell>INT_NET</cell>
 <cell>Net   : lineBuffer_0/inactive_horizontal_RNIGT08B[31]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: lineBuffer_0/inactive_horizontal_RNIGT08B[31]</cell>
</row>
<row>
 <cell>1686</cell>
 <cell>INT_NET</cell>
 <cell>Net   : lineBuffer_0/active_horizontal[4]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: lineBuffer_0/active_horizontal[4]</cell>
</row>
<row>
 <cell>1363</cell>
 <cell>INT_NET</cell>
 <cell>Net   : lineBuffer_0/active_horizontal[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: lineBuffer_0/active_horizontal[3]</cell>
</row>
<row>
 <cell>807</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.INIT_DONE_int_iso</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Igloo2_TFT_Video_Out_Test_0/CORERESETP_0/INIT_DONE_int_iso</cell>
</row>
<row>
 <cell>801</cell>
 <cell>INT_NET</cell>
 <cell>Net   : patternGen_0_PIXEL_o[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: patternGen_0/pixel_r[0]</cell>
</row>
<row>
 <cell>801</cell>
 <cell>INT_NET</cell>
 <cell>Net   : patternGen_0_PIXEL_o[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: patternGen_0/pixel_r[1]</cell>
</row>
<row>
 <cell>801</cell>
 <cell>INT_NET</cell>
 <cell>Net   : patternGen_1_PIXEL_o[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: patternGen_1/pixel_r[0]</cell>
</row>
<row>
 <cell>801</cell>
 <cell>INT_NET</cell>
 <cell>Net   : patternGen_1_PIXEL_o[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: patternGen_1/pixel_r[1]</cell>
</row>
<row>
 <cell>801</cell>
 <cell>INT_NET</cell>
 <cell>Net   : patternGen_2_PIXEL_o[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: patternGen_2/pixel_r[0]</cell>
</row>
<row>
 <cell>801</cell>
 <cell>INT_NET</cell>
 <cell>Net   : patternGen_2_PIXEL_o[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: patternGen_2/pixel_r[1]</cell>
</row>
</table>
<section><name>High fanout nets (through buffer trees)</name></section>
<table>
<header>
 <cell>Fanout</cell>
 <cell>Type</cell>
 <cell>Name</cell>
</header>
<row>
 <cell>4806</cell>
 <cell>INT_NET</cell>
 <cell>Net   : lineBuffer_0/inactive_horizontal_RNIGT08B[31]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: lineBuffer_0/inactive_horizontal_RNIGT08B[31]</cell>
</row>
<row>
 <cell>1686</cell>
 <cell>INT_NET</cell>
 <cell>Net   : lineBuffer_0/active_horizontal[4]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: lineBuffer_0/active_horizontal[4]</cell>
</row>
<row>
 <cell>1363</cell>
 <cell>INT_NET</cell>
 <cell>Net   : lineBuffer_0/active_horizontal[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: lineBuffer_0/active_horizontal[3]</cell>
</row>
<row>
 <cell>807</cell>
 <cell>INT_NET</cell>
 <cell>Net   : Igloo2_TFT_Video_Out_Test_0.CORERESETP_0.INIT_DONE_int_iso</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: Igloo2_TFT_Video_Out_Test_0/CORERESETP_0/INIT_DONE_int_iso</cell>
</row>
<row>
 <cell>801</cell>
 <cell>INT_NET</cell>
 <cell>Net   : patternGen_0_PIXEL_o[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: patternGen_0/pixel_r[0]</cell>
</row>
<row>
 <cell>801</cell>
 <cell>INT_NET</cell>
 <cell>Net   : patternGen_0_PIXEL_o[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: patternGen_0/pixel_r[1]</cell>
</row>
<row>
 <cell>801</cell>
 <cell>INT_NET</cell>
 <cell>Net   : patternGen_1_PIXEL_o[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: patternGen_1/pixel_r[0]</cell>
</row>
<row>
 <cell>801</cell>
 <cell>INT_NET</cell>
 <cell>Net   : patternGen_1_PIXEL_o[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: patternGen_1/pixel_r[1]</cell>
</row>
<row>
 <cell>801</cell>
 <cell>INT_NET</cell>
 <cell>Net   : patternGen_2_PIXEL_o[2]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: patternGen_2/pixel_r[0]</cell>
</row>
<row>
 <cell>801</cell>
 <cell>INT_NET</cell>
 <cell>Net   : patternGen_2_PIXEL_o[3]</cell>
</row>
<row>
 <cell></cell>
 <cell></cell>
 <cell>Driver: patternGen_2/pixel_r[1]</cell>
</row>
</table>
</doc>
