=======
#This directory include Fpga to Fpga communication designs and existing IP core's test

## Modules

| FOLDER                         | DESCRIPTION                            |
|--------------------------------|----------------------------------------|
|[lvds_tests](lvds_tests)        | Xilinx primitives, IP core's test      |

