// Seed: 3566326630
module module_0 (
    input wire id_0,
    input tri id_1,
    input tri0 id_2,
    input supply0 id_3,
    input wire id_4,
    output wor id_5,
    output wor id_6
);
  assign id_6 = id_3;
  assign id_5 = id_1;
  always @(*) id_5 = 1'b0;
endmodule
module module_1 (
    input wor id_0,
    input tri0 id_1,
    input wand id_2,
    output tri0 id_3,
    input wand id_4,
    input uwire id_5,
    input wand id_6,
    input wand id_7,
    input supply1 id_8,
    input uwire id_9,
    input uwire id_10,
    output wor id_11,
    input tri id_12,
    output wor id_13
);
  wire id_15;
  and (id_13, id_12, id_5, id_6, id_9, id_1, id_10, id_8);
  module_0(
      id_8, id_6, id_4, id_4, id_9, id_11, id_13
  );
endmodule
