===-------------------------------------------------------------------------===
                         ... Execution time report ...
===-------------------------------------------------------------------------===
  Total Execution Time: 1.3415 seconds

  ----User Time----  ----Wall Time----  ----Name----
    0.2397 ( 13.9%)    0.2397 ( 17.9%)  FIR Parser
    0.0000 (  0.0%)    0.0000 (  0.0%)    Parse annotations
    0.1875 ( 10.9%)    0.1875 ( 14.0%)    Parse modules
    0.0480 (  2.8%)    0.0480 (  3.6%)    Verify circuit
    1.1683 ( 67.9%)    0.7904 ( 58.9%)  'firrtl.circuit' Pipeline
    0.1280 (  7.4%)    0.0683 (  5.1%)    'firrtl.module' Pipeline
    0.1170 (  6.8%)    0.0621 (  4.6%)      CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)        (A) DominanceInfo
    0.0110 (  0.6%)    0.0061 (  0.5%)      LowerCHIRRTLPass
    0.0133 (  0.8%)    0.0133 (  1.0%)    InferWidths
    0.0648 (  3.8%)    0.0648 (  4.8%)    InferResets
    0.0056 (  0.3%)    0.0056 (  0.4%)      (A) circt::firrtl::InstanceGraph
    0.0106 (  0.6%)    0.0106 (  0.8%)    WireDFT
    0.0107 (  0.6%)    0.0107 (  0.8%)    PrefixModules
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) circt::firrtl::NLATable
    0.0616 (  3.6%)    0.0616 (  4.6%)    LowerFIRRTLTypes
    0.6786 ( 39.5%)    0.3604 ( 26.9%)    'firrtl.module' Pipeline
    0.0785 (  4.6%)    0.0430 (  3.2%)      ExpandWhens
    0.0013 (  0.1%)    0.0007 (  0.1%)      RemoveInvalid
    0.5644 ( 32.8%)    0.2988 ( 22.3%)      Canonicalizer
    0.0343 (  2.0%)    0.0178 (  1.3%)      InferReadWrite
    0.0236 (  1.4%)    0.0236 (  1.8%)    Inliner
    0.0249 (  1.4%)    0.0249 (  1.9%)    IMConstProp
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0011 (  0.1%)    0.0011 (  0.1%)    BlackBoxReader
    0.0010 (  0.1%)    0.0010 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.1178 (  6.8%)    0.1178 (  8.8%)    'firrtl.module' Pipeline
    0.1178 (  6.8%)    0.1178 (  8.8%)      Canonicalizer
    0.0104 (  0.6%)    0.0104 (  0.8%)    RemoveUnusedPorts
    0.0011 (  0.1%)    0.0011 (  0.1%)      (A) circt::firrtl::InstanceGraph
    0.0097 (  0.6%)    0.0097 (  0.7%)    CreateSiFiveMetadata
    0.0000 (  0.0%)    0.0000 (  0.0%)    EmitOMIR
    0.1091 (  6.3%)    0.1091 (  8.1%)  LowerFIRRTLToHW
    0.0011 (  0.1%)    0.0011 (  0.1%)    (A) circt::firrtl::InstanceGraph
    0.0000 (  0.0%)    0.0000 (  0.0%)  HWMemSimImpl
    0.0948 (  5.5%)    0.0948 (  7.1%)  'hw.module' Pipeline
    0.0248 (  1.4%)    0.0248 (  1.9%)    CSE
    0.0000 (  0.0%)    0.0000 (  0.0%)      (A) DominanceInfo
    0.0597 (  3.5%)    0.0597 (  4.5%)    Canonicalizer
    0.0102 (  0.6%)    0.0102 (  0.8%)    HWCleanup
    0.0147 (  0.9%)    0.0147 (  1.1%)  'hw.module' Pipeline
    0.0009 (  0.0%)    0.0009 (  0.1%)    HWLegalizeModules
    0.0139 (  0.8%)    0.0139 (  1.0%)    PrettifyVerilog
    0.0879 (  5.1%)    0.0879 (  6.6%)  ExportVerilog
    0.0012 (  0.1%)    0.0012 (  0.1%)  Rest
    1.7195 (100.0%)    1.3415 (100.0%)  Total

{
  totalTime: 1.35,
  maxMemory: 70586368
}
