(librepcb_component 7491a44a-cda3-4b79-b022-1e0dc03f0630
 (name "AND4")
 (description "And4 gate")
 (keywords "digital,logic,and")
 (author "ouabacheDesignWorks")
 (version "0.1")
 (created 2019-07-31T20:37:49Z)
 (deprecated false)
 (category 8e4af7b5-cbff-4409-9698-f2b545218075)
 (schematic_only false)
 (default_value "{{PARTNUMBER or DEVICE}}")
 (prefix "U")
 (signal b891372e-887d-465f-893c-ce1bf5247fa9 (name "A") (role passive)
  (required true) (negated false) (clock false) (forced_net "")
 )
 (signal 1a04da74-9f39-4402-8956-9ffc57b7898e (name "OUT") (role passive)
  (required true) (negated false) (clock false) (forced_net "")
 )
 (signal 48178286-3518-4e62-a270-a3b2fd71dfb3 (name "C") (role passive)
  (required true) (negated false) (clock false) (forced_net "")
 )
 (signal a286fec5-acc4-407a-9d20-32b92d0b7869 (name "B") (role passive)
  (required true) (negated false) (clock false) (forced_net "")
 )
 (signal ba649e2c-f638-498d-9656-dd4ebac5f249 (name "D") (role passive)
  (required true) (negated false) (clock false) (forced_net "")
 )
 (variant e3e66bdf-f2dc-485b-9eae-e5d59b982b9f (norm "")
  (name "default")
  (description "")
  (gate 52da5e4f-cf0a-47f0-b2ac-b4e6dff73e2e
   (symbol f5c271aa-810f-4fda-aae2-beba9b41ea29)
   (position 0.0 0.0) (rotation 0.0) (required true) (suffix "")
   (pin 4ba20a04-7384-4190-ba32-d3a0274fdd04 (signal 48178286-3518-4e62-a270-a3b2fd71dfb3) (text none))
   (pin 664b4cf5-7718-4f85-acf3-0912d1c2c5f7 (signal a286fec5-acc4-407a-9d20-32b92d0b7869) (text none))
   (pin 677ce88e-7b35-42a5-af47-621ae290a84d (signal 1a04da74-9f39-4402-8956-9ffc57b7898e) (text none))
   (pin 6da595d4-6ae3-4072-88f2-67b064a6174f (signal ba649e2c-f638-498d-9656-dd4ebac5f249) (text none))
   (pin afb17912-4871-484f-ad1a-182b533f4da7 (signal b891372e-887d-465f-893c-ce1bf5247fa9) (text none))
  )
 )
)
