// Seed: 3760182367
module module_0 (
    input supply1 id_0,
    input tri0 id_1,
    input wire id_2,
    input supply0 id_3,
    output supply1 id_4,
    input tri0 id_5
);
  assign id_4 = 1;
  logic id_7;
  wire  id_8;
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    output wor   id_1,
    output wor   id_2,
    output uwire id_3,
    output logic id_4
);
  logic [7:0] id_6;
  module_0 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0,
      id_2,
      id_0
  );
  wire id_7;
  ;
  assign id_3 = 1;
  always @(id_6[-1 : ""] or posedge -1) id_4 <= 1'b0;
endmodule
