// Seed: 1600327979
module module_0 (
    output wand id_0,
    output tri  id_1
);
endmodule
module module_1 #(
    parameter id_0 = 32'd36
) (
    input  tri _id_0,
    output wor id_1
);
  wire [id_0 : -1] id_3;
  module_0 modCall_1 (
      id_1,
      id_1
  );
  logic id_4 = -1;
endmodule
module module_2 (
    input wire id_0,
    input wire id_1,
    input uwire id_2,
    input wor id_3,
    output supply0 id_4,
    input wand id_5,
    input wire id_6
);
  logic id_8;
  ;
  module_0 modCall_1 (
      id_4,
      id_4
  );
endmodule
macromodule module_3 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7
);
  inout uwire id_7;
  input wire id_6;
  input wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_7 = 1 >= -1;
endmodule
module module_4 #(
    parameter id_1  = 32'd6,
    parameter id_10 = 32'd64,
    parameter id_17 = 32'd23,
    parameter id_3  = 32'd51
) (
    _id_1,
    id_2,
    _id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    _id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    _id_17,
    id_18,
    id_19,
    id_20,
    id_21,
    id_22,
    id_23,
    id_24
);
  output wire id_24;
  module_3 modCall_1 (
      id_23,
      id_12,
      id_14,
      id_11,
      id_4,
      id_23,
      id_20
  );
  input wire id_23;
  output wire id_22;
  output wire id_21;
  inout wire id_20;
  input wire id_19;
  output wire id_18;
  output wire _id_17;
  output wire id_16;
  input wire id_15;
  output wire id_14;
  inout wire id_13;
  input wire id_12;
  inout wire id_11;
  input wire _id_10;
  input wire id_9;
  inout wire id_8;
  input wire id_7;
  output logic [7:0] id_6;
  input wire id_5;
  input wire id_4;
  inout wire _id_3;
  input wire id_2;
  inout wire _id_1;
  assign id_1 = id_4;
  assign id_6[-1] = -1;
  wire id_25;
  assign id_14 = (id_9);
  wire [(  id_10  ) : id_1] id_26;
  logic [id_17 : id_3] id_27[-1  -  -1 'b0 : 1];
  ;
endmodule
