#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\PROGRA~1\iverilog\lib\ivl\va_math.vpi";
S_000001e99c2f8ba0 .scope module, "SingleCycle_sim" "SingleCycle_sim" 2 22;
 .timescale 0 0;
v000001e99c367b50_0 .net "PC", 31 0, v000001e99c361b30_0;  1 drivers
v000001e99c368690_0 .var "clk", 0 0;
v000001e99c368370_0 .net "clkout", 0 0, L_000001e99c2ee230;  1 drivers
v000001e99c369310_0 .net "cycles_consumed", 31 0, v000001e99c365970_0;  1 drivers
v000001e99c3687d0_0 .net "regs0", 31 0, L_000001e99c2ee150;  1 drivers
v000001e99c367fb0_0 .net "regs1", 31 0, L_000001e99c2ee770;  1 drivers
v000001e99c368e10_0 .net "regs2", 31 0, L_000001e99c2ee540;  1 drivers
v000001e99c369450_0 .net "regs3", 31 0, L_000001e99c2ee690;  1 drivers
v000001e99c3689b0_0 .net "regs4", 31 0, L_000001e99c2eddd0;  1 drivers
v000001e99c369130_0 .net "regs5", 31 0, L_000001e99c2edeb0;  1 drivers
v000001e99c3682d0_0 .var "rst", 0 0;
S_000001e99c2f9c50 .scope module, "cpu" "processor" 2 35, 3 4 0, S_000001e99c2f8ba0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "input_clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /OUTPUT 32 "regs0";
    .port_info 4 /OUTPUT 32 "regs1";
    .port_info 5 /OUTPUT 32 "regs2";
    .port_info 6 /OUTPUT 32 "regs3";
    .port_info 7 /OUTPUT 32 "regs4";
    .port_info 8 /OUTPUT 32 "regs5";
    .port_info 9 /OUTPUT 32 "cycles_consumed";
    .port_info 10 /OUTPUT 1 "clk";
P_000001e99c2f9de0 .param/l "RType" 0 4 2, C4<000000>;
P_000001e99c2f9e18 .param/l "add" 0 4 5, C4<100000>;
P_000001e99c2f9e50 .param/l "addi" 0 4 8, C4<001000>;
P_000001e99c2f9e88 .param/l "addu" 0 4 5, C4<100001>;
P_000001e99c2f9ec0 .param/l "and_" 0 4 5, C4<100100>;
P_000001e99c2f9ef8 .param/l "andi" 0 4 8, C4<001100>;
P_000001e99c2f9f30 .param/l "beq" 0 4 10, C4<000100>;
P_000001e99c2f9f68 .param/l "bne" 0 4 10, C4<000101>;
P_000001e99c2f9fa0 .param/l "handler_addr" 0 3 7, C4<00000000000000000000001111101000>;
P_000001e99c2f9fd8 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001e99c2fa010 .param/l "j" 0 4 12, C4<000010>;
P_000001e99c2fa048 .param/l "jal" 0 4 12, C4<000011>;
P_000001e99c2fa080 .param/l "jr" 0 4 6, C4<001000>;
P_000001e99c2fa0b8 .param/l "lw" 0 4 8, C4<100011>;
P_000001e99c2fa0f0 .param/l "nor_" 0 4 5, C4<100111>;
P_000001e99c2fa128 .param/l "or_" 0 4 5, C4<100101>;
P_000001e99c2fa160 .param/l "ori" 0 4 8, C4<001101>;
P_000001e99c2fa198 .param/l "sgt" 0 4 6, C4<101011>;
P_000001e99c2fa1d0 .param/l "sll" 0 4 6, C4<000000>;
P_000001e99c2fa208 .param/l "slt" 0 4 5, C4<101010>;
P_000001e99c2fa240 .param/l "slti" 0 4 8, C4<101010>;
P_000001e99c2fa278 .param/l "srl" 0 4 6, C4<000010>;
P_000001e99c2fa2b0 .param/l "sub" 0 4 5, C4<100010>;
P_000001e99c2fa2e8 .param/l "subu" 0 4 5, C4<100011>;
P_000001e99c2fa320 .param/l "sw" 0 4 8, C4<101011>;
P_000001e99c2fa358 .param/l "xor_" 0 4 5, C4<100110>;
P_000001e99c2fa390 .param/l "xori" 0 4 8, C4<001110>;
L_000001e99c2ee3f0 .functor NOT 1, v000001e99c3682d0_0, C4<0>, C4<0>, C4<0>;
L_000001e99c2edf90 .functor NOT 1, v000001e99c3682d0_0, C4<0>, C4<0>, C4<0>;
L_000001e99c2ee620 .functor NOT 1, v000001e99c3682d0_0, C4<0>, C4<0>, C4<0>;
L_000001e99c2ee2a0 .functor NOT 1, v000001e99c3682d0_0, C4<0>, C4<0>, C4<0>;
L_000001e99c2ee310 .functor NOT 1, v000001e99c3682d0_0, C4<0>, C4<0>, C4<0>;
L_000001e99c2edc80 .functor NOT 1, v000001e99c3682d0_0, C4<0>, C4<0>, C4<0>;
L_000001e99c2ee700 .functor NOT 1, v000001e99c3682d0_0, C4<0>, C4<0>, C4<0>;
L_000001e99c2ee380 .functor NOT 1, v000001e99c3682d0_0, C4<0>, C4<0>, C4<0>;
L_000001e99c2ee230 .functor OR 1, v000001e99c368690_0, v000001e99c2e7c20_0, C4<0>, C4<0>;
L_000001e99c2ee4d0 .functor OR 1, L_000001e99c368f50, L_000001e99c368ff0, C4<0>, C4<0>;
L_000001e99c2ee7e0 .functor AND 1, L_000001e99c3c1f40, L_000001e99c3c2800, C4<1>, C4<1>;
L_000001e99c2ee460 .functor NOT 1, v000001e99c3682d0_0, C4<0>, C4<0>, C4<0>;
L_000001e99c2ee8c0 .functor OR 1, L_000001e99c3c3160, L_000001e99c3c1b80, C4<0>, C4<0>;
L_000001e99c2ee0e0 .functor OR 1, L_000001e99c2ee8c0, L_000001e99c3c3700, C4<0>, C4<0>;
L_000001e99c2edc10 .functor OR 1, L_000001e99c3c1c20, L_000001e99c3c1d60, C4<0>, C4<0>;
L_000001e99c2edf20 .functor AND 1, L_000001e99c3c1900, L_000001e99c2edc10, C4<1>, C4<1>;
L_000001e99c2a8f20 .functor OR 1, L_000001e99c3c2b20, L_000001e99c3c2bc0, C4<0>, C4<0>;
L_000001e99c2a8430 .functor AND 1, L_000001e99c3c2940, L_000001e99c2a8f20, C4<1>, C4<1>;
v000001e99c361ef0_0 .net "ALUOp", 3 0, v000001e99c2e93e0_0;  1 drivers
v000001e99c361bd0_0 .net "ALUResult", 31 0, v000001e99c35b780_0;  1 drivers
v000001e99c3625d0_0 .net "ALUSrc", 0 0, v000001e99c2e89e0_0;  1 drivers
v000001e99c361270_0 .net "ALUin2", 31 0, L_000001e99c3c2ee0;  1 drivers
v000001e99c3620d0_0 .net "MemReadEn", 0 0, v000001e99c2e8b20_0;  1 drivers
v000001e99c362ad0_0 .net "MemWriteEn", 0 0, v000001e99c2e9840_0;  1 drivers
v000001e99c361310_0 .net "MemtoReg", 0 0, v000001e99c2e98e0_0;  1 drivers
v000001e99c362df0_0 .net "PC", 31 0, v000001e99c361b30_0;  alias, 1 drivers
v000001e99c361c70_0 .net "PCPlus1", 31 0, L_000001e99c367a10;  1 drivers
v000001e99c361d10_0 .net "PCsrc", 1 0, v000001e99c35bbe0_0;  1 drivers
v000001e99c3627b0_0 .net "RegDst", 0 0, v000001e99c2e9980_0;  1 drivers
v000001e99c3616d0_0 .net "RegWriteEn", 0 0, v000001e99c2e9340_0;  1 drivers
v000001e99c361e50_0 .net "WriteRegister", 4 0, L_000001e99c3c1ae0;  1 drivers
v000001e99c3613b0_0 .net *"_ivl_0", 0 0, L_000001e99c2ee3f0;  1 drivers
L_000001e99c3698e0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e99c361590_0 .net/2u *"_ivl_10", 4 0, L_000001e99c3698e0;  1 drivers
L_000001e99c369cd0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e99c362cb0_0 .net *"_ivl_101", 15 0, L_000001e99c369cd0;  1 drivers
v000001e99c361db0_0 .net *"_ivl_102", 31 0, L_000001e99c3c24e0;  1 drivers
L_000001e99c369d18 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e99c362030_0 .net *"_ivl_105", 25 0, L_000001e99c369d18;  1 drivers
L_000001e99c369d60 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e99c362e90_0 .net/2u *"_ivl_106", 31 0, L_000001e99c369d60;  1 drivers
v000001e99c362d50_0 .net *"_ivl_108", 0 0, L_000001e99c3c1f40;  1 drivers
L_000001e99c369da8 .functor BUFT 1, C4<001000>, C4<0>, C4<0>, C4<0>;
v000001e99c362170_0 .net/2u *"_ivl_110", 5 0, L_000001e99c369da8;  1 drivers
v000001e99c362850_0 .net *"_ivl_112", 0 0, L_000001e99c3c2800;  1 drivers
v000001e99c362210_0 .net *"_ivl_115", 0 0, L_000001e99c2ee7e0;  1 drivers
v000001e99c362f30_0 .net *"_ivl_116", 47 0, L_000001e99c3c2300;  1 drivers
L_000001e99c369df0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e99c361770_0 .net *"_ivl_119", 15 0, L_000001e99c369df0;  1 drivers
L_000001e99c369928 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e99c361090_0 .net/2u *"_ivl_12", 5 0, L_000001e99c369928;  1 drivers
v000001e99c3611d0_0 .net *"_ivl_120", 47 0, L_000001e99c3c2da0;  1 drivers
L_000001e99c369e38 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e99c361950_0 .net *"_ivl_123", 15 0, L_000001e99c369e38;  1 drivers
v000001e99c3628f0_0 .net *"_ivl_125", 0 0, L_000001e99c3c32a0;  1 drivers
v000001e99c362b70_0 .net *"_ivl_126", 31 0, L_000001e99c3c3020;  1 drivers
v000001e99c3622b0_0 .net *"_ivl_128", 47 0, L_000001e99c3c2120;  1 drivers
v000001e99c362c10_0 .net *"_ivl_130", 47 0, L_000001e99c3c3520;  1 drivers
v000001e99c362350_0 .net *"_ivl_132", 47 0, L_000001e99c3c3480;  1 drivers
v000001e99c3623f0_0 .net *"_ivl_134", 47 0, L_000001e99c3c2080;  1 drivers
L_000001e99c369e80 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e99c362670_0 .net/2u *"_ivl_138", 1 0, L_000001e99c369e80;  1 drivers
v000001e99c362990_0 .net *"_ivl_14", 0 0, L_000001e99c367970;  1 drivers
v000001e99c362490_0 .net *"_ivl_140", 0 0, L_000001e99c3c1e00;  1 drivers
L_000001e99c369ec8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001e99c362710_0 .net/2u *"_ivl_142", 1 0, L_000001e99c369ec8;  1 drivers
v000001e99c362a30_0 .net *"_ivl_144", 0 0, L_000001e99c3c2440;  1 drivers
L_000001e99c369f10 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001e99c361450_0 .net/2u *"_ivl_146", 1 0, L_000001e99c369f10;  1 drivers
v000001e99c3614f0_0 .net *"_ivl_148", 0 0, L_000001e99c3c21c0;  1 drivers
L_000001e99c369f58 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001e99c361810_0 .net/2u *"_ivl_150", 31 0, L_000001e99c369f58;  1 drivers
L_000001e99c369fa0 .functor BUFT 1, C4<00000000000000000000001111101000>, C4<0>, C4<0>, C4<0>;
v000001e99c361630_0 .net/2u *"_ivl_152", 31 0, L_000001e99c369fa0;  1 drivers
v000001e99c364540_0 .net *"_ivl_154", 31 0, L_000001e99c3c35c0;  1 drivers
v000001e99c3635a0_0 .net *"_ivl_156", 31 0, L_000001e99c3c26c0;  1 drivers
L_000001e99c369970 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v000001e99c3638c0_0 .net/2u *"_ivl_16", 4 0, L_000001e99c369970;  1 drivers
v000001e99c364680_0 .net *"_ivl_160", 0 0, L_000001e99c2ee460;  1 drivers
L_000001e99c36a030 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e99c363500_0 .net/2u *"_ivl_162", 31 0, L_000001e99c36a030;  1 drivers
L_000001e99c36a108 .functor BUFT 1, C4<001100>, C4<0>, C4<0>, C4<0>;
v000001e99c363960_0 .net/2u *"_ivl_166", 5 0, L_000001e99c36a108;  1 drivers
v000001e99c364cc0_0 .net *"_ivl_168", 0 0, L_000001e99c3c3160;  1 drivers
L_000001e99c36a150 .functor BUFT 1, C4<001101>, C4<0>, C4<0>, C4<0>;
v000001e99c364360_0 .net/2u *"_ivl_170", 5 0, L_000001e99c36a150;  1 drivers
v000001e99c364c20_0 .net *"_ivl_172", 0 0, L_000001e99c3c1b80;  1 drivers
v000001e99c363640_0 .net *"_ivl_175", 0 0, L_000001e99c2ee8c0;  1 drivers
L_000001e99c36a198 .functor BUFT 1, C4<001110>, C4<0>, C4<0>, C4<0>;
v000001e99c364d60_0 .net/2u *"_ivl_176", 5 0, L_000001e99c36a198;  1 drivers
v000001e99c364f40_0 .net *"_ivl_178", 0 0, L_000001e99c3c3700;  1 drivers
v000001e99c364220_0 .net *"_ivl_181", 0 0, L_000001e99c2ee0e0;  1 drivers
L_000001e99c36a1e0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e99c363820_0 .net/2u *"_ivl_182", 15 0, L_000001e99c36a1e0;  1 drivers
v000001e99c364e00_0 .net *"_ivl_184", 31 0, L_000001e99c3c1ea0;  1 drivers
v000001e99c3645e0_0 .net *"_ivl_187", 0 0, L_000001e99c3c3200;  1 drivers
v000001e99c364720_0 .net *"_ivl_188", 15 0, L_000001e99c3c29e0;  1 drivers
v000001e99c364ea0_0 .net *"_ivl_19", 4 0, L_000001e99c3691d0;  1 drivers
v000001e99c3630a0_0 .net *"_ivl_190", 31 0, L_000001e99c3c37a0;  1 drivers
v000001e99c363780_0 .net *"_ivl_194", 31 0, L_000001e99c3c33e0;  1 drivers
L_000001e99c36a228 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e99c3647c0_0 .net *"_ivl_197", 25 0, L_000001e99c36a228;  1 drivers
L_000001e99c36a270 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e99c363140_0 .net/2u *"_ivl_198", 31 0, L_000001e99c36a270;  1 drivers
L_000001e99c369898 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e99c3640e0_0 .net/2u *"_ivl_2", 5 0, L_000001e99c369898;  1 drivers
v000001e99c363fa0_0 .net *"_ivl_20", 4 0, L_000001e99c3693b0;  1 drivers
v000001e99c363be0_0 .net *"_ivl_200", 0 0, L_000001e99c3c1900;  1 drivers
L_000001e99c36a2b8 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e99c364860_0 .net/2u *"_ivl_202", 5 0, L_000001e99c36a2b8;  1 drivers
v000001e99c3631e0_0 .net *"_ivl_204", 0 0, L_000001e99c3c1c20;  1 drivers
L_000001e99c36a300 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001e99c363460_0 .net/2u *"_ivl_206", 5 0, L_000001e99c36a300;  1 drivers
v000001e99c364040_0 .net *"_ivl_208", 0 0, L_000001e99c3c1d60;  1 drivers
v000001e99c363280_0 .net *"_ivl_211", 0 0, L_000001e99c2edc10;  1 drivers
v000001e99c363320_0 .net *"_ivl_213", 0 0, L_000001e99c2edf20;  1 drivers
L_000001e99c36a348 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e99c3633c0_0 .net/2u *"_ivl_214", 5 0, L_000001e99c36a348;  1 drivers
v000001e99c364900_0 .net *"_ivl_216", 0 0, L_000001e99c3c2580;  1 drivers
L_000001e99c36a390 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e99c3636e0_0 .net/2u *"_ivl_218", 31 0, L_000001e99c36a390;  1 drivers
v000001e99c363a00_0 .net *"_ivl_220", 31 0, L_000001e99c3c2620;  1 drivers
v000001e99c364180_0 .net *"_ivl_224", 31 0, L_000001e99c3c28a0;  1 drivers
L_000001e99c36a3d8 .functor BUFT 1, C4<00000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e99c363aa0_0 .net *"_ivl_227", 25 0, L_000001e99c36a3d8;  1 drivers
L_000001e99c36a420 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e99c363c80_0 .net/2u *"_ivl_228", 31 0, L_000001e99c36a420;  1 drivers
v000001e99c363b40_0 .net *"_ivl_230", 0 0, L_000001e99c3c2940;  1 drivers
L_000001e99c36a468 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e99c364ae0_0 .net/2u *"_ivl_232", 5 0, L_000001e99c36a468;  1 drivers
v000001e99c363e60_0 .net *"_ivl_234", 0 0, L_000001e99c3c2b20;  1 drivers
L_000001e99c36a4b0 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001e99c363d20_0 .net/2u *"_ivl_236", 5 0, L_000001e99c36a4b0;  1 drivers
v000001e99c363dc0_0 .net *"_ivl_238", 0 0, L_000001e99c3c2bc0;  1 drivers
v000001e99c3649a0_0 .net *"_ivl_24", 0 0, L_000001e99c2ee620;  1 drivers
v000001e99c3642c0_0 .net *"_ivl_241", 0 0, L_000001e99c2a8f20;  1 drivers
v000001e99c364a40_0 .net *"_ivl_243", 0 0, L_000001e99c2a8430;  1 drivers
L_000001e99c36a4f8 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e99c363f00_0 .net/2u *"_ivl_244", 5 0, L_000001e99c36a4f8;  1 drivers
v000001e99c364400_0 .net *"_ivl_246", 0 0, L_000001e99c3c2e40;  1 drivers
v000001e99c3644a0_0 .net *"_ivl_248", 31 0, L_000001e99c3c2f80;  1 drivers
L_000001e99c3699b8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e99c364b80_0 .net/2u *"_ivl_26", 4 0, L_000001e99c3699b8;  1 drivers
v000001e99c3665f0_0 .net *"_ivl_29", 4 0, L_000001e99c368050;  1 drivers
v000001e99c3667d0_0 .net *"_ivl_32", 0 0, L_000001e99c2ee2a0;  1 drivers
L_000001e99c369a00 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v000001e99c366eb0_0 .net/2u *"_ivl_34", 4 0, L_000001e99c369a00;  1 drivers
v000001e99c365ab0_0 .net *"_ivl_37", 4 0, L_000001e99c368190;  1 drivers
v000001e99c366690_0 .net *"_ivl_40", 0 0, L_000001e99c2ee310;  1 drivers
L_000001e99c369a48 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e99c365290_0 .net/2u *"_ivl_42", 15 0, L_000001e99c369a48;  1 drivers
v000001e99c366cd0_0 .net *"_ivl_45", 15 0, L_000001e99c368870;  1 drivers
v000001e99c3664b0_0 .net *"_ivl_48", 0 0, L_000001e99c2edc80;  1 drivers
v000001e99c366e10_0 .net *"_ivl_5", 5 0, L_000001e99c368af0;  1 drivers
L_000001e99c369a90 .functor BUFT 1, C4<0000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e99c365a10_0 .net/2u *"_ivl_50", 36 0, L_000001e99c369a90;  1 drivers
L_000001e99c369ad8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e99c365830_0 .net/2u *"_ivl_52", 31 0, L_000001e99c369ad8;  1 drivers
v000001e99c366d70_0 .net *"_ivl_55", 4 0, L_000001e99c368230;  1 drivers
v000001e99c3656f0_0 .net *"_ivl_56", 36 0, L_000001e99c368410;  1 drivers
v000001e99c365330_0 .net *"_ivl_58", 36 0, L_000001e99c369090;  1 drivers
v000001e99c366730_0 .net *"_ivl_62", 0 0, L_000001e99c2ee700;  1 drivers
L_000001e99c369b20 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v000001e99c366050_0 .net/2u *"_ivl_64", 5 0, L_000001e99c369b20;  1 drivers
v000001e99c365c90_0 .net *"_ivl_67", 5 0, L_000001e99c3685f0;  1 drivers
v000001e99c366af0_0 .net *"_ivl_70", 0 0, L_000001e99c2ee380;  1 drivers
L_000001e99c369b68 .functor BUFT 1, C4<0000000000000000000000000000000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e99c3660f0_0 .net/2u *"_ivl_72", 57 0, L_000001e99c369b68;  1 drivers
L_000001e99c369bb0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e99c366f50_0 .net/2u *"_ivl_74", 31 0, L_000001e99c369bb0;  1 drivers
v000001e99c3650b0_0 .net *"_ivl_77", 25 0, L_000001e99c368c30;  1 drivers
v000001e99c365150_0 .net *"_ivl_78", 57 0, L_000001e99c368b90;  1 drivers
v000001e99c365470_0 .net *"_ivl_8", 0 0, L_000001e99c2edf90;  1 drivers
v000001e99c3651f0_0 .net *"_ivl_80", 57 0, L_000001e99c368d70;  1 drivers
L_000001e99c369bf8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001e99c365b50_0 .net/2u *"_ivl_84", 31 0, L_000001e99c369bf8;  1 drivers
L_000001e99c369c40 .functor BUFT 1, C4<000011>, C4<0>, C4<0>, C4<0>;
v000001e99c3653d0_0 .net/2u *"_ivl_88", 5 0, L_000001e99c369c40;  1 drivers
v000001e99c365510_0 .net *"_ivl_90", 0 0, L_000001e99c368f50;  1 drivers
L_000001e99c369c88 .functor BUFT 1, C4<000010>, C4<0>, C4<0>, C4<0>;
v000001e99c365f10_0 .net/2u *"_ivl_92", 5 0, L_000001e99c369c88;  1 drivers
v000001e99c366b90_0 .net *"_ivl_94", 0 0, L_000001e99c368ff0;  1 drivers
v000001e99c3658d0_0 .net *"_ivl_97", 0 0, L_000001e99c2ee4d0;  1 drivers
v000001e99c366c30_0 .net *"_ivl_98", 47 0, L_000001e99c369270;  1 drivers
v000001e99c365bf0_0 .net "adderResult", 31 0, L_000001e99c3c1fe0;  1 drivers
v000001e99c3655b0_0 .net "address", 31 0, L_000001e99c368eb0;  1 drivers
v000001e99c365dd0_0 .net "clk", 0 0, L_000001e99c2ee230;  alias, 1 drivers
v000001e99c365970_0 .var "cycles_consumed", 31 0;
o000001e99c311888 .functor BUFZ 1, C4<z>; HiZ drive
v000001e99c366550_0 .net "excep_flag", 0 0, o000001e99c311888;  0 drivers
v000001e99c366870_0 .net "extImm", 31 0, L_000001e99c3c2260;  1 drivers
v000001e99c365650_0 .net "funct", 5 0, L_000001e99c368a50;  1 drivers
v000001e99c365790_0 .net "hlt", 0 0, v000001e99c2e7c20_0;  1 drivers
v000001e99c365d30_0 .net "imm", 15 0, L_000001e99c368550;  1 drivers
v000001e99c365e70_0 .net "immediate", 31 0, L_000001e99c3c2760;  1 drivers
v000001e99c366190_0 .net "input_clk", 0 0, v000001e99c368690_0;  1 drivers
v000001e99c366910_0 .net "instruction", 31 0, L_000001e99c3c1a40;  1 drivers
v000001e99c3669b0_0 .net "memoryReadData", 31 0, v000001e99c361a90_0;  1 drivers
v000001e99c365fb0_0 .net "nextPC", 31 0, L_000001e99c3c19a0;  1 drivers
v000001e99c366230_0 .net "opcode", 5 0, L_000001e99c369590;  1 drivers
v000001e99c3662d0_0 .net "rd", 4 0, L_000001e99c368730;  1 drivers
v000001e99c366370_0 .net "readData1", 31 0, L_000001e99c2ee070;  1 drivers
v000001e99c366410_0 .net "readData1_w", 31 0, L_000001e99c3c5710;  1 drivers
v000001e99c366a50_0 .net "readData2", 31 0, L_000001e99c2ee850;  1 drivers
v000001e99c367ab0_0 .net "regs0", 31 0, L_000001e99c2ee150;  alias, 1 drivers
v000001e99c3694f0_0 .net "regs1", 31 0, L_000001e99c2ee770;  alias, 1 drivers
v000001e99c367bf0_0 .net "regs2", 31 0, L_000001e99c2ee540;  alias, 1 drivers
v000001e99c367d30_0 .net "regs3", 31 0, L_000001e99c2ee690;  alias, 1 drivers
v000001e99c3678d0_0 .net "regs4", 31 0, L_000001e99c2eddd0;  alias, 1 drivers
v000001e99c368cd0_0 .net "regs5", 31 0, L_000001e99c2edeb0;  alias, 1 drivers
v000001e99c3680f0_0 .net "rs", 4 0, L_000001e99c3684b0;  1 drivers
v000001e99c3696d0_0 .net "rst", 0 0, v000001e99c3682d0_0;  1 drivers
v000001e99c367e70_0 .net "rt", 4 0, L_000001e99c369630;  1 drivers
v000001e99c367c90_0 .net "shamt", 31 0, L_000001e99c369770;  1 drivers
v000001e99c368910_0 .net "wire_instruction", 31 0, L_000001e99c2edcf0;  1 drivers
v000001e99c367dd0_0 .net "writeData", 31 0, L_000001e99c3c3af0;  1 drivers
v000001e99c367f10_0 .net "zero", 0 0, L_000001e99c3c3910;  1 drivers
L_000001e99c368af0 .part L_000001e99c3c1a40, 26, 6;
L_000001e99c369590 .functor MUXZ 6, L_000001e99c368af0, L_000001e99c369898, L_000001e99c2ee3f0, C4<>;
L_000001e99c367970 .cmp/eq 6, L_000001e99c369590, L_000001e99c369928;
L_000001e99c3691d0 .part L_000001e99c3c1a40, 11, 5;
L_000001e99c3693b0 .functor MUXZ 5, L_000001e99c3691d0, L_000001e99c369970, L_000001e99c367970, C4<>;
L_000001e99c368730 .functor MUXZ 5, L_000001e99c3693b0, L_000001e99c3698e0, L_000001e99c2edf90, C4<>;
L_000001e99c368050 .part L_000001e99c3c1a40, 21, 5;
L_000001e99c3684b0 .functor MUXZ 5, L_000001e99c368050, L_000001e99c3699b8, L_000001e99c2ee620, C4<>;
L_000001e99c368190 .part L_000001e99c3c1a40, 16, 5;
L_000001e99c369630 .functor MUXZ 5, L_000001e99c368190, L_000001e99c369a00, L_000001e99c2ee2a0, C4<>;
L_000001e99c368870 .part L_000001e99c3c1a40, 0, 16;
L_000001e99c368550 .functor MUXZ 16, L_000001e99c368870, L_000001e99c369a48, L_000001e99c2ee310, C4<>;
L_000001e99c368230 .part L_000001e99c3c1a40, 6, 5;
L_000001e99c368410 .concat [ 5 32 0 0], L_000001e99c368230, L_000001e99c369ad8;
L_000001e99c369090 .functor MUXZ 37, L_000001e99c368410, L_000001e99c369a90, L_000001e99c2edc80, C4<>;
L_000001e99c369770 .part L_000001e99c369090, 0, 32;
L_000001e99c3685f0 .part L_000001e99c3c1a40, 0, 6;
L_000001e99c368a50 .functor MUXZ 6, L_000001e99c3685f0, L_000001e99c369b20, L_000001e99c2ee700, C4<>;
L_000001e99c368c30 .part L_000001e99c3c1a40, 0, 26;
L_000001e99c368b90 .concat [ 26 32 0 0], L_000001e99c368c30, L_000001e99c369bb0;
L_000001e99c368d70 .functor MUXZ 58, L_000001e99c368b90, L_000001e99c369b68, L_000001e99c2ee380, C4<>;
L_000001e99c368eb0 .part L_000001e99c368d70, 0, 32;
L_000001e99c367a10 .arith/sum 32, v000001e99c361b30_0, L_000001e99c369bf8;
L_000001e99c368f50 .cmp/eq 6, L_000001e99c369590, L_000001e99c369c40;
L_000001e99c368ff0 .cmp/eq 6, L_000001e99c369590, L_000001e99c369c88;
L_000001e99c369270 .concat [ 32 16 0 0], L_000001e99c368eb0, L_000001e99c369cd0;
L_000001e99c3c24e0 .concat [ 6 26 0 0], L_000001e99c369590, L_000001e99c369d18;
L_000001e99c3c1f40 .cmp/eq 32, L_000001e99c3c24e0, L_000001e99c369d60;
L_000001e99c3c2800 .cmp/eq 6, L_000001e99c368a50, L_000001e99c369da8;
L_000001e99c3c2300 .concat [ 32 16 0 0], L_000001e99c2ee070, L_000001e99c369df0;
L_000001e99c3c2da0 .concat [ 32 16 0 0], v000001e99c361b30_0, L_000001e99c369e38;
L_000001e99c3c32a0 .part L_000001e99c368550, 15, 1;
LS_000001e99c3c3020_0_0 .concat [ 1 1 1 1], L_000001e99c3c32a0, L_000001e99c3c32a0, L_000001e99c3c32a0, L_000001e99c3c32a0;
LS_000001e99c3c3020_0_4 .concat [ 1 1 1 1], L_000001e99c3c32a0, L_000001e99c3c32a0, L_000001e99c3c32a0, L_000001e99c3c32a0;
LS_000001e99c3c3020_0_8 .concat [ 1 1 1 1], L_000001e99c3c32a0, L_000001e99c3c32a0, L_000001e99c3c32a0, L_000001e99c3c32a0;
LS_000001e99c3c3020_0_12 .concat [ 1 1 1 1], L_000001e99c3c32a0, L_000001e99c3c32a0, L_000001e99c3c32a0, L_000001e99c3c32a0;
LS_000001e99c3c3020_0_16 .concat [ 1 1 1 1], L_000001e99c3c32a0, L_000001e99c3c32a0, L_000001e99c3c32a0, L_000001e99c3c32a0;
LS_000001e99c3c3020_0_20 .concat [ 1 1 1 1], L_000001e99c3c32a0, L_000001e99c3c32a0, L_000001e99c3c32a0, L_000001e99c3c32a0;
LS_000001e99c3c3020_0_24 .concat [ 1 1 1 1], L_000001e99c3c32a0, L_000001e99c3c32a0, L_000001e99c3c32a0, L_000001e99c3c32a0;
LS_000001e99c3c3020_0_28 .concat [ 1 1 1 1], L_000001e99c3c32a0, L_000001e99c3c32a0, L_000001e99c3c32a0, L_000001e99c3c32a0;
LS_000001e99c3c3020_1_0 .concat [ 4 4 4 4], LS_000001e99c3c3020_0_0, LS_000001e99c3c3020_0_4, LS_000001e99c3c3020_0_8, LS_000001e99c3c3020_0_12;
LS_000001e99c3c3020_1_4 .concat [ 4 4 4 4], LS_000001e99c3c3020_0_16, LS_000001e99c3c3020_0_20, LS_000001e99c3c3020_0_24, LS_000001e99c3c3020_0_28;
L_000001e99c3c3020 .concat [ 16 16 0 0], LS_000001e99c3c3020_1_0, LS_000001e99c3c3020_1_4;
L_000001e99c3c2120 .concat [ 16 32 0 0], L_000001e99c368550, L_000001e99c3c3020;
L_000001e99c3c3520 .arith/sum 48, L_000001e99c3c2da0, L_000001e99c3c2120;
L_000001e99c3c3480 .functor MUXZ 48, L_000001e99c3c3520, L_000001e99c3c2300, L_000001e99c2ee7e0, C4<>;
L_000001e99c3c2080 .functor MUXZ 48, L_000001e99c3c3480, L_000001e99c369270, L_000001e99c2ee4d0, C4<>;
L_000001e99c3c1fe0 .part L_000001e99c3c2080, 0, 32;
L_000001e99c3c1e00 .cmp/eq 2, v000001e99c35bbe0_0, L_000001e99c369e80;
L_000001e99c3c2440 .cmp/eq 2, v000001e99c35bbe0_0, L_000001e99c369ec8;
L_000001e99c3c21c0 .cmp/eq 2, v000001e99c35bbe0_0, L_000001e99c369f10;
L_000001e99c3c35c0 .functor MUXZ 32, L_000001e99c369fa0, L_000001e99c369f58, L_000001e99c3c21c0, C4<>;
L_000001e99c3c26c0 .functor MUXZ 32, L_000001e99c3c35c0, L_000001e99c3c1fe0, L_000001e99c3c2440, C4<>;
L_000001e99c3c19a0 .functor MUXZ 32, L_000001e99c3c26c0, L_000001e99c367a10, L_000001e99c3c1e00, C4<>;
L_000001e99c3c1a40 .functor MUXZ 32, L_000001e99c2edcf0, L_000001e99c36a030, L_000001e99c2ee460, C4<>;
L_000001e99c3c3160 .cmp/eq 6, L_000001e99c369590, L_000001e99c36a108;
L_000001e99c3c1b80 .cmp/eq 6, L_000001e99c369590, L_000001e99c36a150;
L_000001e99c3c3700 .cmp/eq 6, L_000001e99c369590, L_000001e99c36a198;
L_000001e99c3c1ea0 .concat [ 16 16 0 0], L_000001e99c368550, L_000001e99c36a1e0;
L_000001e99c3c3200 .part L_000001e99c368550, 15, 1;
LS_000001e99c3c29e0_0_0 .concat [ 1 1 1 1], L_000001e99c3c3200, L_000001e99c3c3200, L_000001e99c3c3200, L_000001e99c3c3200;
LS_000001e99c3c29e0_0_4 .concat [ 1 1 1 1], L_000001e99c3c3200, L_000001e99c3c3200, L_000001e99c3c3200, L_000001e99c3c3200;
LS_000001e99c3c29e0_0_8 .concat [ 1 1 1 1], L_000001e99c3c3200, L_000001e99c3c3200, L_000001e99c3c3200, L_000001e99c3c3200;
LS_000001e99c3c29e0_0_12 .concat [ 1 1 1 1], L_000001e99c3c3200, L_000001e99c3c3200, L_000001e99c3c3200, L_000001e99c3c3200;
L_000001e99c3c29e0 .concat [ 4 4 4 4], LS_000001e99c3c29e0_0_0, LS_000001e99c3c29e0_0_4, LS_000001e99c3c29e0_0_8, LS_000001e99c3c29e0_0_12;
L_000001e99c3c37a0 .concat [ 16 16 0 0], L_000001e99c368550, L_000001e99c3c29e0;
L_000001e99c3c2260 .functor MUXZ 32, L_000001e99c3c37a0, L_000001e99c3c1ea0, L_000001e99c2ee0e0, C4<>;
L_000001e99c3c33e0 .concat [ 6 26 0 0], L_000001e99c369590, L_000001e99c36a228;
L_000001e99c3c1900 .cmp/eq 32, L_000001e99c3c33e0, L_000001e99c36a270;
L_000001e99c3c1c20 .cmp/eq 6, L_000001e99c368a50, L_000001e99c36a2b8;
L_000001e99c3c1d60 .cmp/eq 6, L_000001e99c368a50, L_000001e99c36a300;
L_000001e99c3c2580 .cmp/eq 6, L_000001e99c369590, L_000001e99c36a348;
L_000001e99c3c2620 .functor MUXZ 32, L_000001e99c3c2260, L_000001e99c36a390, L_000001e99c3c2580, C4<>;
L_000001e99c3c2760 .functor MUXZ 32, L_000001e99c3c2620, L_000001e99c369770, L_000001e99c2edf20, C4<>;
L_000001e99c3c28a0 .concat [ 6 26 0 0], L_000001e99c369590, L_000001e99c36a3d8;
L_000001e99c3c2940 .cmp/eq 32, L_000001e99c3c28a0, L_000001e99c36a420;
L_000001e99c3c2b20 .cmp/eq 6, L_000001e99c368a50, L_000001e99c36a468;
L_000001e99c3c2bc0 .cmp/eq 6, L_000001e99c368a50, L_000001e99c36a4b0;
L_000001e99c3c2e40 .cmp/eq 6, L_000001e99c369590, L_000001e99c36a4f8;
L_000001e99c3c2f80 .functor MUXZ 32, L_000001e99c2ee070, v000001e99c361b30_0, L_000001e99c3c2e40, C4<>;
L_000001e99c3c5710 .functor MUXZ 32, L_000001e99c3c2f80, L_000001e99c2ee850, L_000001e99c2a8430, C4<>;
S_000001e99c273320 .scope module, "ALUMux" "mux2x1" 3 94, 5 1 0, S_000001e99c2f9c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001e99c2db800 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001e99c2ee1c0 .functor NOT 1, v000001e99c2e89e0_0, C4<0>, C4<0>, C4<0>;
v000001e99c2e8620_0 .net *"_ivl_0", 0 0, L_000001e99c2ee1c0;  1 drivers
v000001e99c2e7ea0_0 .net "in1", 31 0, L_000001e99c2ee850;  alias, 1 drivers
v000001e99c2e8940_0 .net "in2", 31 0, L_000001e99c3c2760;  alias, 1 drivers
v000001e99c2e8080_0 .net "out", 31 0, L_000001e99c3c2ee0;  alias, 1 drivers
v000001e99c2e9a20_0 .net "s", 0 0, v000001e99c2e89e0_0;  alias, 1 drivers
L_000001e99c3c2ee0 .functor MUXZ 32, L_000001e99c3c2760, L_000001e99c2ee850, L_000001e99c2ee1c0, C4<>;
S_000001e99c2734b0 .scope module, "CU" "controlUnit" 3 78, 6 1 0, S_000001e99c2f9c50;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 1 "rst";
    .port_info 3 /OUTPUT 1 "RegDst";
    .port_info 4 /OUTPUT 1 "MemReadEn";
    .port_info 5 /OUTPUT 1 "MemtoReg";
    .port_info 6 /OUTPUT 4 "ALUOp";
    .port_info 7 /OUTPUT 1 "MemWriteEn";
    .port_info 8 /OUTPUT 1 "RegWriteEn";
    .port_info 9 /OUTPUT 1 "ALUSrc";
    .port_info 10 /OUTPUT 1 "hlt";
P_000001e99c30e440 .param/l "RType" 0 4 2, C4<000000>;
P_000001e99c30e478 .param/l "add" 0 4 5, C4<100000>;
P_000001e99c30e4b0 .param/l "addi" 0 4 8, C4<001000>;
P_000001e99c30e4e8 .param/l "addu" 0 4 5, C4<100001>;
P_000001e99c30e520 .param/l "and_" 0 4 5, C4<100100>;
P_000001e99c30e558 .param/l "andi" 0 4 8, C4<001100>;
P_000001e99c30e590 .param/l "beq" 0 4 10, C4<000100>;
P_000001e99c30e5c8 .param/l "bne" 0 4 10, C4<000101>;
P_000001e99c30e600 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001e99c30e638 .param/l "j" 0 4 12, C4<000010>;
P_000001e99c30e670 .param/l "jal" 0 4 12, C4<000011>;
P_000001e99c30e6a8 .param/l "jr" 0 4 6, C4<001000>;
P_000001e99c30e6e0 .param/l "lw" 0 4 8, C4<100011>;
P_000001e99c30e718 .param/l "nor_" 0 4 5, C4<100111>;
P_000001e99c30e750 .param/l "or_" 0 4 5, C4<100101>;
P_000001e99c30e788 .param/l "ori" 0 4 8, C4<001101>;
P_000001e99c30e7c0 .param/l "sgt" 0 4 6, C4<101011>;
P_000001e99c30e7f8 .param/l "sll" 0 4 6, C4<000000>;
P_000001e99c30e830 .param/l "slt" 0 4 5, C4<101010>;
P_000001e99c30e868 .param/l "slti" 0 4 8, C4<101010>;
P_000001e99c30e8a0 .param/l "srl" 0 4 6, C4<000010>;
P_000001e99c30e8d8 .param/l "sub" 0 4 5, C4<100010>;
P_000001e99c30e910 .param/l "subu" 0 4 5, C4<100011>;
P_000001e99c30e948 .param/l "sw" 0 4 8, C4<101011>;
P_000001e99c30e980 .param/l "xor_" 0 4 5, C4<100110>;
P_000001e99c30e9b8 .param/l "xori" 0 4 8, C4<001110>;
v000001e99c2e93e0_0 .var "ALUOp", 3 0;
v000001e99c2e89e0_0 .var "ALUSrc", 0 0;
v000001e99c2e8b20_0 .var "MemReadEn", 0 0;
v000001e99c2e9840_0 .var "MemWriteEn", 0 0;
v000001e99c2e98e0_0 .var "MemtoReg", 0 0;
v000001e99c2e9980_0 .var "RegDst", 0 0;
v000001e99c2e9340_0 .var "RegWriteEn", 0 0;
v000001e99c2e8ee0_0 .net "funct", 5 0, L_000001e99c368a50;  alias, 1 drivers
v000001e99c2e7c20_0 .var "hlt", 0 0;
v000001e99c2e8bc0_0 .net "opcode", 5 0, L_000001e99c369590;  alias, 1 drivers
v000001e99c2e7cc0_0 .net "rst", 0 0, v000001e99c3682d0_0;  alias, 1 drivers
E_000001e99c2daa40 .event anyedge, v000001e99c2e7cc0_0, v000001e99c2e8bc0_0, v000001e99c2e8ee0_0;
S_000001e99c2719d0 .scope module, "InstMem" "IM" 3 74, 7 2 0, S_000001e99c2f9c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /OUTPUT 32 "q";
L_000001e99c2edcf0 .functor BUFZ 32, L_000001e99c3c2c60, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e99c2e7d60 .array "InstMem", 0 1023, 31 0;
v000001e99c2e9160_0 .net *"_ivl_0", 31 0, L_000001e99c3c2c60;  1 drivers
v000001e99c2e8c60_0 .net *"_ivl_3", 9 0, L_000001e99c3c23a0;  1 drivers
v000001e99c2e81c0_0 .net *"_ivl_4", 11 0, L_000001e99c3c3340;  1 drivers
L_000001e99c369fe8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e99c2e8f80_0 .net *"_ivl_7", 1 0, L_000001e99c369fe8;  1 drivers
v000001e99c2e9480_0 .net "address", 31 0, v000001e99c361b30_0;  alias, 1 drivers
v000001e99c2e9520_0 .var/i "i", 31 0;
v000001e99c2e8300_0 .net "q", 31 0, L_000001e99c2edcf0;  alias, 1 drivers
L_000001e99c3c2c60 .array/port v000001e99c2e7d60, L_000001e99c3c3340;
L_000001e99c3c23a0 .part v000001e99c361b30_0, 0, 10;
L_000001e99c3c3340 .concat [ 10 2 0 0], L_000001e99c3c23a0, L_000001e99c369fe8;
S_000001e99c271b60 .scope module, "RF" "registerFile" 3 84, 8 1 0, S_000001e99c2f9c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "we";
    .port_info 3 /INPUT 5 "readRegister1";
    .port_info 4 /INPUT 5 "readRegister2";
    .port_info 5 /INPUT 5 "writeRegister";
    .port_info 6 /INPUT 32 "writeData";
    .port_info 7 /OUTPUT 32 "readData1";
    .port_info 8 /OUTPUT 32 "readData2";
    .port_info 9 /OUTPUT 32 "regs0";
    .port_info 10 /OUTPUT 32 "regs1";
    .port_info 11 /OUTPUT 32 "regs2";
    .port_info 12 /OUTPUT 32 "regs3";
    .port_info 13 /OUTPUT 32 "regs4";
    .port_info 14 /OUTPUT 32 "regs5";
L_000001e99c2ee070 .functor BUFZ 32, L_000001e99c3c2a80, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001e99c2ee850 .functor BUFZ 32, L_000001e99c3c1cc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e99c35b140_1 .array/port v000001e99c35b140, 1;
L_000001e99c2ee150 .functor BUFZ 32, v000001e99c35b140_1, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e99c35b140_2 .array/port v000001e99c35b140, 2;
L_000001e99c2ee770 .functor BUFZ 32, v000001e99c35b140_2, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e99c35b140_3 .array/port v000001e99c35b140, 3;
L_000001e99c2ee540 .functor BUFZ 32, v000001e99c35b140_3, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e99c35b140_4 .array/port v000001e99c35b140, 4;
L_000001e99c2ee690 .functor BUFZ 32, v000001e99c35b140_4, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e99c35b140_5 .array/port v000001e99c35b140, 5;
L_000001e99c2eddd0 .functor BUFZ 32, v000001e99c35b140_5, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e99c35b140_6 .array/port v000001e99c35b140, 6;
L_000001e99c2edeb0 .functor BUFZ 32, v000001e99c35b140_6, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v000001e99c2bcfd0_0 .net *"_ivl_0", 31 0, L_000001e99c3c2a80;  1 drivers
v000001e99c35ab00_0 .net *"_ivl_10", 6 0, L_000001e99c3c30c0;  1 drivers
L_000001e99c36a0c0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e99c35b640_0 .net *"_ivl_13", 1 0, L_000001e99c36a0c0;  1 drivers
v000001e99c35a2e0_0 .net *"_ivl_2", 6 0, L_000001e99c3c3660;  1 drivers
L_000001e99c36a078 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001e99c35b6e0_0 .net *"_ivl_5", 1 0, L_000001e99c36a078;  1 drivers
v000001e99c35a740_0 .net *"_ivl_8", 31 0, L_000001e99c3c1cc0;  1 drivers
v000001e99c35bdc0_0 .net "clk", 0 0, L_000001e99c2ee230;  alias, 1 drivers
v000001e99c35baa0_0 .var/i "i", 31 0;
v000001e99c35b000_0 .net "readData1", 31 0, L_000001e99c2ee070;  alias, 1 drivers
v000001e99c35a240_0 .net "readData2", 31 0, L_000001e99c2ee850;  alias, 1 drivers
v000001e99c35ac40_0 .net "readRegister1", 4 0, L_000001e99c3684b0;  alias, 1 drivers
v000001e99c35aa60_0 .net "readRegister2", 4 0, L_000001e99c369630;  alias, 1 drivers
v000001e99c35b140 .array "registers", 31 0, 31 0;
v000001e99c35b1e0_0 .net "regs0", 31 0, L_000001e99c2ee150;  alias, 1 drivers
v000001e99c35b5a0_0 .net "regs1", 31 0, L_000001e99c2ee770;  alias, 1 drivers
v000001e99c35bb40_0 .net "regs2", 31 0, L_000001e99c2ee540;  alias, 1 drivers
v000001e99c35b0a0_0 .net "regs3", 31 0, L_000001e99c2ee690;  alias, 1 drivers
v000001e99c35b8c0_0 .net "regs4", 31 0, L_000001e99c2eddd0;  alias, 1 drivers
v000001e99c35a600_0 .net "regs5", 31 0, L_000001e99c2edeb0;  alias, 1 drivers
v000001e99c35af60_0 .net "rst", 0 0, v000001e99c3682d0_0;  alias, 1 drivers
v000001e99c35b3c0_0 .net "we", 0 0, v000001e99c2e9340_0;  alias, 1 drivers
v000001e99c35b280_0 .net "writeData", 31 0, L_000001e99c3c3af0;  alias, 1 drivers
v000001e99c35b820_0 .net "writeRegister", 4 0, L_000001e99c3c1ae0;  alias, 1 drivers
E_000001e99c2daec0/0 .event negedge, v000001e99c2e7cc0_0;
E_000001e99c2daec0/1 .event posedge, v000001e99c35bdc0_0;
E_000001e99c2daec0 .event/or E_000001e99c2daec0/0, E_000001e99c2daec0/1;
L_000001e99c3c2a80 .array/port v000001e99c35b140, L_000001e99c3c3660;
L_000001e99c3c3660 .concat [ 5 2 0 0], L_000001e99c3684b0, L_000001e99c36a078;
L_000001e99c3c1cc0 .array/port v000001e99c35b140, L_000001e99c3c30c0;
L_000001e99c3c30c0 .concat [ 5 2 0 0], L_000001e99c369630, L_000001e99c36a0c0;
S_000001e99c25d7e0 .scope begin, "Write_on_register_file_block" "Write_on_register_file_block" 8 29, 8 29 0, S_000001e99c271b60;
 .timescale 0 0;
v000001e99c2bd4d0_0 .var/i "i", 31 0;
S_000001e99c25d970 .scope module, "RFMux" "mux2x1" 3 82, 5 1 0, S_000001e99c2f9c50;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "in1";
    .port_info 1 /INPUT 5 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 5 "out";
P_000001e99c2db940 .param/l "size" 0 5 1, +C4<00000000000000000000000000000101>;
L_000001e99c2edd60 .functor NOT 1, v000001e99c2e9980_0, C4<0>, C4<0>, C4<0>;
v000001e99c35a380_0 .net *"_ivl_0", 0 0, L_000001e99c2edd60;  1 drivers
v000001e99c35a6a0_0 .net "in1", 4 0, L_000001e99c369630;  alias, 1 drivers
v000001e99c35bd20_0 .net "in2", 4 0, L_000001e99c368730;  alias, 1 drivers
v000001e99c35ae20_0 .net "out", 4 0, L_000001e99c3c1ae0;  alias, 1 drivers
v000001e99c35b320_0 .net "s", 0 0, v000001e99c2e9980_0;  alias, 1 drivers
L_000001e99c3c1ae0 .functor MUXZ 5, L_000001e99c368730, L_000001e99c369630, L_000001e99c2edd60, C4<>;
S_000001e99c2a6920 .scope module, "WBMux" "mux2x1" 3 105, 5 1 0, S_000001e99c2f9c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "out";
P_000001e99c2dc800 .param/l "size" 0 5 1, +C4<00000000000000000000000000100000>;
L_000001e99c3c6100 .functor NOT 1, v000001e99c2e98e0_0, C4<0>, C4<0>, C4<0>;
v000001e99c35a7e0_0 .net *"_ivl_0", 0 0, L_000001e99c3c6100;  1 drivers
v000001e99c35aec0_0 .net "in1", 31 0, v000001e99c35b780_0;  alias, 1 drivers
v000001e99c35be60_0 .net "in2", 31 0, v000001e99c361a90_0;  alias, 1 drivers
v000001e99c35b460_0 .net "out", 31 0, L_000001e99c3c3af0;  alias, 1 drivers
v000001e99c35a880_0 .net "s", 0 0, v000001e99c2e98e0_0;  alias, 1 drivers
L_000001e99c3c3af0 .functor MUXZ 32, v000001e99c361a90_0, v000001e99c35b780_0, L_000001e99c3c6100, C4<>;
S_000001e99c2a6ab0 .scope module, "alu" "ALU" 3 99, 9 1 0, S_000001e99c2f9c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "operand1";
    .port_info 1 /INPUT 32 "operand2";
    .port_info 2 /INPUT 4 "opSel";
    .port_info 3 /OUTPUT 32 "result";
    .port_info 4 /OUTPUT 1 "zero";
P_000001e99c256af0 .param/l "ADD" 0 9 12, C4<0000>;
P_000001e99c256b28 .param/l "AND" 0 9 12, C4<0010>;
P_000001e99c256b60 .param/l "NOR" 0 9 12, C4<0101>;
P_000001e99c256b98 .param/l "OR" 0 9 12, C4<0011>;
P_000001e99c256bd0 .param/l "SGT" 0 9 12, C4<0111>;
P_000001e99c256c08 .param/l "SLL" 0 9 12, C4<1000>;
P_000001e99c256c40 .param/l "SLT" 0 9 12, C4<0110>;
P_000001e99c256c78 .param/l "SRL" 0 9 12, C4<1001>;
P_000001e99c256cb0 .param/l "SUB" 0 9 12, C4<0001>;
P_000001e99c256ce8 .param/l "XOR" 0 9 12, C4<0100>;
P_000001e99c256d20 .param/l "data_width" 0 9 3, +C4<00000000000000000000000000100000>;
P_000001e99c256d58 .param/l "sel_width" 0 9 4, +C4<00000000000000000000000000000100>;
L_000001e99c36a540 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001e99c35a920_0 .net/2u *"_ivl_0", 31 0, L_000001e99c36a540;  1 drivers
v000001e99c35a100_0 .net "opSel", 3 0, v000001e99c2e93e0_0;  alias, 1 drivers
v000001e99c35a9c0_0 .net "operand1", 31 0, L_000001e99c3c5710;  alias, 1 drivers
v000001e99c35aba0_0 .net "operand2", 31 0, L_000001e99c3c2ee0;  alias, 1 drivers
v000001e99c35b780_0 .var "result", 31 0;
v000001e99c35ace0_0 .net "zero", 0 0, L_000001e99c3c3910;  alias, 1 drivers
E_000001e99c2dbd80 .event anyedge, v000001e99c2e93e0_0, v000001e99c35a9c0_0, v000001e99c2e8080_0;
L_000001e99c3c3910 .cmp/eq 32, v000001e99c35b780_0, L_000001e99c36a540;
S_000001e99c256da0 .scope module, "branchcontroller" "BranchController" 3 54, 10 1 0, S_000001e99c2f9c50;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "opcode";
    .port_info 1 /INPUT 6 "funct";
    .port_info 2 /INPUT 32 "operand1";
    .port_info 3 /INPUT 32 "operand2";
    .port_info 4 /INPUT 1 "rst";
    .port_info 5 /INPUT 1 "excep_flag";
    .port_info 6 /OUTPUT 2 "PCsrc";
P_000001e99c30ea00 .param/l "RType" 0 4 2, C4<000000>;
P_000001e99c30ea38 .param/l "add" 0 4 5, C4<100000>;
P_000001e99c30ea70 .param/l "addi" 0 4 8, C4<001000>;
P_000001e99c30eaa8 .param/l "addu" 0 4 5, C4<100001>;
P_000001e99c30eae0 .param/l "and_" 0 4 5, C4<100100>;
P_000001e99c30eb18 .param/l "andi" 0 4 8, C4<001100>;
P_000001e99c30eb50 .param/l "beq" 0 4 10, C4<000100>;
P_000001e99c30eb88 .param/l "bne" 0 4 10, C4<000101>;
P_000001e99c30ebc0 .param/l "hlt_inst" 0 4 3, C4<111111>;
P_000001e99c30ebf8 .param/l "j" 0 4 12, C4<000010>;
P_000001e99c30ec30 .param/l "jal" 0 4 12, C4<000011>;
P_000001e99c30ec68 .param/l "jr" 0 4 6, C4<001000>;
P_000001e99c30eca0 .param/l "lw" 0 4 8, C4<100011>;
P_000001e99c30ecd8 .param/l "nor_" 0 4 5, C4<100111>;
P_000001e99c30ed10 .param/l "or_" 0 4 5, C4<100101>;
P_000001e99c30ed48 .param/l "ori" 0 4 8, C4<001101>;
P_000001e99c30ed80 .param/l "sgt" 0 4 6, C4<101011>;
P_000001e99c30edb8 .param/l "sll" 0 4 6, C4<000000>;
P_000001e99c30edf0 .param/l "slt" 0 4 5, C4<101010>;
P_000001e99c30ee28 .param/l "slti" 0 4 8, C4<101010>;
P_000001e99c30ee60 .param/l "srl" 0 4 6, C4<000010>;
P_000001e99c30ee98 .param/l "sub" 0 4 5, C4<100010>;
P_000001e99c30eed0 .param/l "subu" 0 4 5, C4<100011>;
P_000001e99c30ef08 .param/l "sw" 0 4 8, C4<101011>;
P_000001e99c30ef40 .param/l "xor_" 0 4 5, C4<100110>;
P_000001e99c30ef78 .param/l "xori" 0 4 8, C4<001110>;
v000001e99c35bbe0_0 .var "PCsrc", 1 0;
v000001e99c35ad80_0 .net "excep_flag", 0 0, o000001e99c311888;  alias, 0 drivers
v000001e99c35bc80_0 .net "funct", 5 0, L_000001e99c368a50;  alias, 1 drivers
v000001e99c35b500_0 .net "opcode", 5 0, L_000001e99c369590;  alias, 1 drivers
v000001e99c35b960_0 .net "operand1", 31 0, L_000001e99c2ee070;  alias, 1 drivers
v000001e99c35a1a0_0 .net "operand2", 31 0, L_000001e99c3c2ee0;  alias, 1 drivers
v000001e99c35bf00_0 .net "rst", 0 0, v000001e99c3682d0_0;  alias, 1 drivers
E_000001e99c2dc100/0 .event anyedge, v000001e99c2e7cc0_0, v000001e99c35ad80_0, v000001e99c2e8bc0_0, v000001e99c35b000_0;
E_000001e99c2dc100/1 .event anyedge, v000001e99c2e8080_0, v000001e99c2e8ee0_0;
E_000001e99c2dc100 .event/or E_000001e99c2dc100/0, E_000001e99c2dc100/1;
S_000001e99c28ad50 .scope module, "dataMem" "DM" 3 103, 11 2 0, S_000001e99c2f9c50;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "address";
    .port_info 1 /INPUT 1 "clock";
    .port_info 2 /INPUT 32 "data";
    .port_info 3 /INPUT 1 "rden";
    .port_info 4 /INPUT 1 "wren";
    .port_info 5 /OUTPUT 32 "q";
v000001e99c35ba00 .array "DataMem", 0 1023, 31 0;
v000001e99c35a060_0 .net "address", 31 0, v000001e99c35b780_0;  alias, 1 drivers
v000001e99c35a420_0 .net "clock", 0 0, L_000001e99c2ee230;  alias, 1 drivers
v000001e99c35a4c0_0 .net "data", 31 0, L_000001e99c2ee850;  alias, 1 drivers
v000001e99c35a560_0 .var/i "i", 31 0;
v000001e99c361a90_0 .var "q", 31 0;
v000001e99c361130_0 .net "rden", 0 0, v000001e99c2e8b20_0;  alias, 1 drivers
v000001e99c3619f0_0 .net "wren", 0 0, v000001e99c2e9840_0;  alias, 1 drivers
E_000001e99c2dc840 .event negedge, v000001e99c35bdc0_0;
S_000001e99c28aee0 .scope module, "pc" "programCounter" 3 71, 12 1 0, S_000001e99c2f9c50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "PCin";
    .port_info 3 /OUTPUT 32 "PCout";
P_000001e99c2dc040 .param/l "initialaddr" 0 12 10, +C4<11111111111111111111111111111111>;
v000001e99c361f90_0 .net "PCin", 31 0, L_000001e99c3c19a0;  alias, 1 drivers
v000001e99c361b30_0 .var "PCout", 31 0;
v000001e99c362530_0 .net "clk", 0 0, L_000001e99c2ee230;  alias, 1 drivers
v000001e99c3618b0_0 .net "rst", 0 0, v000001e99c3682d0_0;  alias, 1 drivers
    .scope S_000001e99c256da0;
T_0 ;
    %wait E_000001e99c2dc100;
    %load/vec4 v000001e99c35bf00_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e99c35bbe0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001e99c35ad80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001e99c35bbe0_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v000001e99c35b500_0;
    %cmpi/e 4, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.10, 4;
    %load/vec4 v000001e99c35b960_0;
    %load/vec4 v000001e99c35a1a0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.10;
    %flag_set/vec4 8;
    %jmp/1 T_0.9, 8;
    %load/vec4 v000001e99c35b500_0;
    %cmpi/e 5, 0, 6;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v000001e99c35b960_0;
    %load/vec4 v000001e99c35a1a0_0;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.9;
    %jmp/1 T_0.8, 8;
    %load/vec4 v000001e99c35b500_0;
    %cmpi/e 2, 0, 6;
    %flag_or 8, 4;
T_0.8;
    %jmp/1 T_0.7, 8;
    %load/vec4 v000001e99c35b500_0;
    %cmpi/e 3, 0, 6;
    %flag_or 8, 4;
T_0.7;
    %jmp/1 T_0.6, 8;
    %load/vec4 v000001e99c35b500_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v000001e99c35bc80_0;
    %pushi/vec4 8, 0, 6;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.12;
    %flag_set/vec4 9;
    %flag_or 8, 9;
T_0.6;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001e99c35bbe0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001e99c35bbe0_0, 0;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_000001e99c28aee0;
T_1 ;
    %wait E_000001e99c2daec0;
    %load/vec4 v000001e99c3618b0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001e99c361b30_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001e99c361f90_0;
    %assign/vec4 v000001e99c361b30_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001e99c2719d0;
T_2 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e99c2e9520_0, 0, 32;
T_2.0 ;
    %load/vec4 v000001e99c2e9520_0;
    %cmpi/s 1024, 0, 32;
    %jmp/0xz T_2.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e99c2e9520_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c2e7d60, 0, 4;
    %load/vec4 v000001e99c2e9520_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e99c2e9520_0, 0, 32;
    %jmp T_2.0;
T_2.1 ;
    %pushi/vec4 536936448, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c2e7d60, 0, 4;
    %pushi/vec4 537001995, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c2e7d60, 0, 4;
    %pushi/vec4 537067527, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c2e7d60, 0, 4;
    %pushi/vec4 4274218, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c2e7d60, 0, 4;
    %pushi/vec4 336003086, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c2e7d60, 0, 4;
    %pushi/vec4 4268064, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c2e7d60, 0, 4;
    %pushi/vec4 272450, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c2e7d60, 0, 4;
    %pushi/vec4 2359689216, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c2e7d60, 0, 4;
    %pushi/vec4 275120136, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c2e7d60, 0, 4;
    %pushi/vec4 12791850, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c2e7d60, 0, 4;
    %pushi/vec4 281018370, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c2e7d60, 0, 4;
    %pushi/vec4 134217742, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c2e7d60, 0, 4;
    %pushi/vec4 547553279, 0, 32;
    %ix/load 3, 12, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c2e7d60, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 13, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c2e7d60, 0, 4;
    %pushi/vec4 547422209, 0, 32;
    %ix/load 3, 14, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c2e7d60, 0, 4;
    %pushi/vec4 134217731, 0, 32;
    %ix/load 3, 15, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c2e7d60, 0, 4;
    %pushi/vec4 344096, 0, 32;
    %ix/load 3, 16, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c2e7d60, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 17, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c2e7d60, 0, 4;
    %pushi/vec4 537460735, 0, 32;
    %ix/load 3, 18, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c2e7d60, 0, 4;
    %pushi/vec4 134217748, 0, 32;
    %ix/load 3, 19, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c2e7d60, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 20, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c2e7d60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 21, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c2e7d60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 999, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c2e7d60, 0, 4;
    %pushi/vec4 538968063, 0, 32;
    %ix/load 3, 1000, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c2e7d60, 0, 4;
    %pushi/vec4 4227858432, 0, 32;
    %ix/load 3, 1001, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c2e7d60, 0, 4;
    %end;
    .thread T_2;
    .scope S_000001e99c2734b0;
T_3 ;
    %wait E_000001e99c2daa40;
    %load/vec4 v000001e99c2e7cc0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %assign/vec4 v000001e99c2e7c20_0, 0;
    %split/vec4 4;
    %assign/vec4 v000001e99c2e93e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e99c2e89e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e99c2e9340_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e99c2e9840_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e99c2e98e0_0, 0;
    %split/vec4 1;
    %assign/vec4 v000001e99c2e8b20_0, 0;
    %assign/vec4 v000001e99c2e9980_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 11;
    %split/vec4 1;
    %store/vec4 v000001e99c2e7c20_0, 0, 1;
    %split/vec4 4;
    %store/vec4 v000001e99c2e93e0_0, 0, 4;
    %split/vec4 1;
    %store/vec4 v000001e99c2e89e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e99c2e9340_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e99c2e9840_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e99c2e98e0_0, 0, 1;
    %split/vec4 1;
    %store/vec4 v000001e99c2e8b20_0, 0, 1;
    %store/vec4 v000001e99c2e9980_0, 0, 1;
    %load/vec4 v000001e99c2e8bc0_0;
    %dup/vec4;
    %pushi/vec4 63, 0, 6;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 6;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.7, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 6;
    %cmp/u;
    %jmp/1 T_3.8, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_3.9, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 6;
    %cmp/u;
    %jmp/1 T_3.10, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.11, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.12, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_3.13, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 6;
    %cmp/u;
    %jmp/1 T_3.14, 6;
    %jmp T_3.16;
T_3.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e99c2e7c20_0, 0;
    %jmp T_3.16;
T_3.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e99c2e9980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e99c2e9340_0, 0;
    %load/vec4 v000001e99c2e8ee0_0;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.17, 6;
    %dup/vec4;
    %pushi/vec4 32, 0, 6;
    %cmp/u;
    %jmp/1 T_3.18, 6;
    %dup/vec4;
    %pushi/vec4 33, 0, 6;
    %cmp/u;
    %jmp/1 T_3.19, 6;
    %dup/vec4;
    %pushi/vec4 34, 0, 6;
    %cmp/u;
    %jmp/1 T_3.20, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_3.21, 6;
    %dup/vec4;
    %pushi/vec4 36, 0, 6;
    %cmp/u;
    %jmp/1 T_3.22, 6;
    %dup/vec4;
    %pushi/vec4 37, 0, 6;
    %cmp/u;
    %jmp/1 T_3.23, 6;
    %dup/vec4;
    %pushi/vec4 38, 0, 6;
    %cmp/u;
    %jmp/1 T_3.24, 6;
    %dup/vec4;
    %pushi/vec4 39, 0, 6;
    %cmp/u;
    %jmp/1 T_3.25, 6;
    %dup/vec4;
    %pushi/vec4 42, 0, 6;
    %cmp/u;
    %jmp/1 T_3.26, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_3.27, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_3.28, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_3.29, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_3.30, 6;
    %jmp T_3.31;
T_3.17 ;
    %jmp T_3.31;
T_3.18 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e99c2e93e0_0, 0;
    %jmp T_3.31;
T_3.19 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e99c2e93e0_0, 0;
    %jmp T_3.31;
T_3.20 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e99c2e93e0_0, 0;
    %jmp T_3.31;
T_3.21 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e99c2e93e0_0, 0;
    %jmp T_3.31;
T_3.22 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001e99c2e93e0_0, 0;
    %jmp T_3.31;
T_3.23 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001e99c2e93e0_0, 0;
    %jmp T_3.31;
T_3.24 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001e99c2e93e0_0, 0;
    %jmp T_3.31;
T_3.25 ;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v000001e99c2e93e0_0, 0;
    %jmp T_3.31;
T_3.26 ;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e99c2e93e0_0, 0;
    %jmp T_3.31;
T_3.27 ;
    %pushi/vec4 7, 0, 4;
    %assign/vec4 v000001e99c2e93e0_0, 0;
    %jmp T_3.31;
T_3.28 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e99c2e89e0_0, 0;
    %pushi/vec4 8, 0, 4;
    %assign/vec4 v000001e99c2e93e0_0, 0;
    %jmp T_3.31;
T_3.29 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e99c2e89e0_0, 0;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v000001e99c2e93e0_0, 0;
    %jmp T_3.31;
T_3.30 ;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001e99c2e93e0_0, 0;
    %jmp T_3.31;
T_3.31 ;
    %pop/vec4 1;
    %jmp T_3.16;
T_3.4 ;
    %jmp T_3.16;
T_3.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e99c2e9340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e99c2e9980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e99c2e89e0_0, 0;
    %jmp T_3.16;
T_3.6 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e99c2e9340_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001e99c2e9980_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e99c2e89e0_0, 0;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v000001e99c2e93e0_0, 0;
    %jmp T_3.16;
T_3.7 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e99c2e9340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e99c2e89e0_0, 0;
    %jmp T_3.16;
T_3.8 ;
    %pushi/vec4 2, 0, 4;
    %assign/vec4 v000001e99c2e93e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e99c2e9340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e99c2e89e0_0, 0;
    %jmp T_3.16;
T_3.9 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v000001e99c2e93e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e99c2e9340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e99c2e89e0_0, 0;
    %jmp T_3.16;
T_3.10 ;
    %pushi/vec4 4, 0, 4;
    %assign/vec4 v000001e99c2e93e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e99c2e9340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e99c2e89e0_0, 0;
    %jmp T_3.16;
T_3.11 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e99c2e8b20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e99c2e9340_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e99c2e89e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e99c2e98e0_0, 0;
    %jmp T_3.16;
T_3.12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e99c2e9840_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001e99c2e89e0_0, 0;
    %jmp T_3.16;
T_3.13 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e99c2e93e0_0, 0;
    %jmp T_3.16;
T_3.14 ;
    %pushi/vec4 1, 0, 4;
    %assign/vec4 v000001e99c2e93e0_0, 0;
    %jmp T_3.16;
T_3.16 ;
    %pop/vec4 1;
T_3.1 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001e99c271b60;
T_4 ;
    %wait E_000001e99c2daec0;
    %fork t_1, S_000001e99c25d7e0;
    %jmp t_0;
    .scope S_000001e99c25d7e0;
t_1 ;
    %load/vec4 v000001e99c35af60_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e99c2bd4d0_0, 0, 32;
T_4.2 ;
    %load/vec4 v000001e99c2bd4d0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_4.3, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 3, v000001e99c2bd4d0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c35b140, 0, 4;
    %load/vec4 v000001e99c2bd4d0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e99c2bd4d0_0, 0, 32;
    %jmp T_4.2;
T_4.3 ;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001e99c35b3c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.4, 8;
    %load/vec4 v000001e99c35b280_0;
    %load/vec4 v000001e99c35b820_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c35b140, 0, 4;
    %pushi/vec4 0, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c35b140, 0, 4;
T_4.4 ;
T_4.1 ;
    %end;
    .scope S_000001e99c271b60;
t_0 %join;
    %jmp T_4;
    .thread T_4;
    .scope S_000001e99c271b60;
T_5 ;
    %delay 200004, 0;
    %vpi_call 8 61 "$display", "Register file content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e99c35baa0_0, 0, 32;
T_5.0 ;
    %load/vec4 v000001e99c35baa0_0;
    %cmpi/s 31, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_5.1, 5;
    %load/vec4 v000001e99c35baa0_0;
    %ix/getv/s 4, v000001e99c35baa0_0;
    %load/vec4a v000001e99c35b140, 4;
    %ix/getv/s 4, v000001e99c35baa0_0;
    %load/vec4a v000001e99c35b140, 4;
    %vpi_call 8 63 "$display", "index = %d , reg_out : signed = %d , unsigned = %d", S<2,vec4,u32>, S<1,vec4,s32>, S<0,vec4,u32> {3 0 0};
    %load/vec4 v000001e99c35baa0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e99c35baa0_0, 0, 32;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_000001e99c2a6ab0;
T_6 ;
    %wait E_000001e99c2dbd80;
    %load/vec4 v000001e99c35a100_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_6.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_6.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_6.9, 6;
    %pushi/vec4 4294967295, 0, 32;
    %assign/vec4 v000001e99c35b780_0, 0;
    %jmp T_6.11;
T_6.0 ;
    %load/vec4 v000001e99c35a9c0_0;
    %load/vec4 v000001e99c35aba0_0;
    %add;
    %assign/vec4 v000001e99c35b780_0, 0;
    %jmp T_6.11;
T_6.1 ;
    %load/vec4 v000001e99c35a9c0_0;
    %load/vec4 v000001e99c35aba0_0;
    %sub;
    %assign/vec4 v000001e99c35b780_0, 0;
    %jmp T_6.11;
T_6.2 ;
    %load/vec4 v000001e99c35a9c0_0;
    %load/vec4 v000001e99c35aba0_0;
    %and;
    %assign/vec4 v000001e99c35b780_0, 0;
    %jmp T_6.11;
T_6.3 ;
    %load/vec4 v000001e99c35a9c0_0;
    %load/vec4 v000001e99c35aba0_0;
    %or;
    %assign/vec4 v000001e99c35b780_0, 0;
    %jmp T_6.11;
T_6.4 ;
    %load/vec4 v000001e99c35a9c0_0;
    %load/vec4 v000001e99c35aba0_0;
    %xor;
    %assign/vec4 v000001e99c35b780_0, 0;
    %jmp T_6.11;
T_6.5 ;
    %load/vec4 v000001e99c35a9c0_0;
    %load/vec4 v000001e99c35aba0_0;
    %or;
    %inv;
    %assign/vec4 v000001e99c35b780_0, 0;
    %jmp T_6.11;
T_6.6 ;
    %load/vec4 v000001e99c35a9c0_0;
    %load/vec4 v000001e99c35aba0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.12, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.13, 8;
T_6.12 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.13, 8;
 ; End of false expr.
    %blend;
T_6.13;
    %assign/vec4 v000001e99c35b780_0, 0;
    %jmp T_6.11;
T_6.7 ;
    %load/vec4 v000001e99c35aba0_0;
    %load/vec4 v000001e99c35a9c0_0;
    %cmp/s;
    %flag_mov 8, 5;
    %jmp/0 T_6.14, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_6.15, 8;
T_6.14 ; End of true expr.
    %pushi/vec4 0, 0, 32;
    %jmp/0 T_6.15, 8;
 ; End of false expr.
    %blend;
T_6.15;
    %assign/vec4 v000001e99c35b780_0, 0;
    %jmp T_6.11;
T_6.8 ;
    %load/vec4 v000001e99c35a9c0_0;
    %ix/getv 4, v000001e99c35aba0_0;
    %shiftl 4;
    %assign/vec4 v000001e99c35b780_0, 0;
    %jmp T_6.11;
T_6.9 ;
    %load/vec4 v000001e99c35a9c0_0;
    %ix/getv 4, v000001e99c35aba0_0;
    %shiftr 4;
    %assign/vec4 v000001e99c35b780_0, 0;
    %jmp T_6.11;
T_6.11 ;
    %pop/vec4 1;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001e99c28ad50;
T_7 ;
    %wait E_000001e99c2dc840;
    %load/vec4 v000001e99c361130_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v000001e99c35a060_0;
    %parti/s 10, 0, 2;
    %pad/u 12;
    %ix/vec4 4;
    %load/vec4a v000001e99c35ba00, 4;
    %assign/vec4 v000001e99c361a90_0, 0;
T_7.0 ;
    %load/vec4 v000001e99c3619f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.2, 8;
    %load/vec4 v000001e99c35a4c0_0;
    %ix/getv 3, v000001e99c35a060_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c35ba00, 0, 4;
T_7.2 ;
    %jmp T_7;
    .thread T_7;
    .scope S_000001e99c28ad50;
T_8 ;
    %pushi/vec4 1, 0, 32;
    %ix/load 3, 0, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c35ba00, 0, 4;
    %pushi/vec4 4, 0, 32;
    %ix/load 3, 1, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c35ba00, 0, 4;
    %pushi/vec4 5, 0, 32;
    %ix/load 3, 2, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c35ba00, 0, 4;
    %pushi/vec4 7, 0, 32;
    %ix/load 3, 3, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c35ba00, 0, 4;
    %pushi/vec4 9, 0, 32;
    %ix/load 3, 4, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c35ba00, 0, 4;
    %pushi/vec4 12, 0, 32;
    %ix/load 3, 5, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c35ba00, 0, 4;
    %pushi/vec4 15, 0, 32;
    %ix/load 3, 6, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c35ba00, 0, 4;
    %pushi/vec4 17, 0, 32;
    %ix/load 3, 7, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c35ba00, 0, 4;
    %pushi/vec4 20, 0, 32;
    %ix/load 3, 8, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c35ba00, 0, 4;
    %pushi/vec4 21, 0, 32;
    %ix/load 3, 9, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c35ba00, 0, 4;
    %pushi/vec4 30, 0, 32;
    %ix/load 3, 10, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c35ba00, 0, 4;
    %pushi/vec4 11, 0, 32;
    %ix/load 3, 11, 0;
    %flag_set/imm 4, 0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001e99c35ba00, 0, 4;
    %end;
    .thread T_8;
    .scope S_000001e99c28ad50;
T_9 ;
    %delay 200004, 0;
    %vpi_call 11 31 "$display", "Data Memory Content : " {0 0 0};
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001e99c35a560_0, 0, 32;
T_9.0 ;
    %load/vec4 v000001e99c35a560_0;
    %cmpi/s 19, 0, 32;
    %flag_or 5, 4;
    %jmp/0xz T_9.1, 5;
    %ix/getv/s 4, v000001e99c35a560_0;
    %load/vec4a v000001e99c35ba00, 4;
    %vpi_call 11 33 "$display", "Mem[%d] = %d", &PV<v000001e99c35a560_0, 0, 5>, S<0,vec4,s32> {1 0 0};
    %load/vec4 v000001e99c35a560_0;
    %addi 1, 0, 32;
    %store/vec4 v000001e99c35a560_0, 0, 32;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_000001e99c2f9c50;
T_10 ;
    %wait E_000001e99c2daec0;
    %load/vec4 v000001e99c3696d0_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001e99c365970_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v000001e99c365970_0;
    %addi 1, 0, 32;
    %assign/vec4 v000001e99c365970_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_000001e99c2f8ba0;
T_11 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e99c368690_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e99c3682d0_0, 0, 1;
    %end;
    .thread T_11;
    .scope S_000001e99c2f8ba0;
T_12 ;
    %delay 1, 0;
    %load/vec4 v000001e99c368690_0;
    %inv;
    %assign/vec4 v000001e99c368690_0, 0;
    %jmp T_12;
    .thread T_12;
    .scope S_000001e99c2f8ba0;
T_13 ;
    %vpi_call 2 41 "$dumpfile", "./BinarySearch/SingleCycle_WaveForm.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001e99c3682d0_0, 0, 1;
    %delay 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001e99c3682d0_0, 0, 1;
    %delay 200001, 0;
    %vpi_call 2 48 "$display", "Number of cycles consumed: %d", v000001e99c369310_0 {0 0 0};
    %vpi_call 2 49 "$finish" {0 0 0};
    %end;
    .thread T_13;
# The file index is used to find the file name in the following table.
:file_names 13;
    "N/A";
    "<interactive>";
    "../singlecycle/SiliCore_Qualifying_code/SingleCycle_sim.v";
    "../singlecycle/SiliCore_Qualifying_code//processor.v";
    "../singlecycle/SiliCore_Qualifying_code//opcodes.txt";
    "../singlecycle/SiliCore_Qualifying_code//mux2x1.v";
    "../singlecycle/SiliCore_Qualifying_code//controlUnit.v";
    "../singlecycle/SiliCore_Qualifying_code//IM.v";
    "../singlecycle/SiliCore_Qualifying_code//registerFile.v";
    "../singlecycle/SiliCore_Qualifying_code//ALU.v";
    "../singlecycle/SiliCore_Qualifying_code//BranchController.v";
    "../singlecycle/SiliCore_Qualifying_code//DM.v";
    "../singlecycle/SiliCore_Qualifying_code//programCounter.v";
