// Seed: 1521897769
module module_0;
  initial begin : LABEL_0
    if (id_1) id_1 = id_1;
    else id_1 = 1 && 1 ^ id_1;
  end
  assign module_1.type_9 = 0;
  wire id_4;
endmodule
module module_1 (
    input wire id_0,
    input wire id_1,
    input tri0 id_2,
    input wand id_3,
    output logic id_4,
    input tri0 id_5,
    input supply0 id_6
);
  always begin : LABEL_0
    id_4 <= 1;
    if (id_3) if (1) disable id_8;
  end
  or primCall (id_4, id_5, id_6, id_8);
  module_0 modCall_1 ();
endmodule
module module_2;
  wire id_1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
endmodule
