[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"Verilog"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~FFTEngine|FFTEngine>io_writeDataSram1Bank_1_im",
    "sources":[
      "~FFTEngine|FFTEngine>io_fftMode"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~FFTEngine|FFTEngine>io_addrSram0Bank_0",
    "sources":[
      "~FFTEngine|FFTEngine>io_fftMode"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~FFTEngine|FFTEngine>io_writeDataSram1Bank_0_im",
    "sources":[
      "~FFTEngine|FFTEngine>io_fftMode"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~FFTEngine|FFTEngine>io_writeDataSram0Bank_1_im",
    "sources":[
      "~FFTEngine|FFTEngine>io_fftMode"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~FFTEngine|FFTEngine>io_writeDataSram0Bank_0_im",
    "sources":[
      "~FFTEngine|FFTEngine>io_fftMode"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~FFTEngine|FFTEngine>io_writeDataSram0Bank_1_re",
    "sources":[
      "~FFTEngine|FFTEngine>io_fftMode"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~FFTEngine|FFTEngine>io_addrSram1Bank_1",
    "sources":[
      "~FFTEngine|FFTEngine>io_fftMode"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~FFTEngine|FFTEngine>io_addrSram0Bank_1",
    "sources":[
      "~FFTEngine|FFTEngine>io_fftMode"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~FFTEngine|FFTEngine>io_writeDataSram1Bank_0_re",
    "sources":[
      "~FFTEngine|FFTEngine>io_fftMode"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~FFTEngine|FFTEngine>io_writeDataSram1Bank_1_re",
    "sources":[
      "~FFTEngine|FFTEngine>io_fftMode"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~FFTEngine|FFTEngine>io_writeDataSram0Bank_0_re",
    "sources":[
      "~FFTEngine|FFTEngine>io_fftMode"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~FFTEngine|FFTEngine>io_addrSram1Bank_0",
    "sources":[
      "~FFTEngine|FFTEngine>io_fftMode"
    ]
  }
]