#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x2595ad0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x2595c60 .scope module, "tb" "tb" 3 56;
 .timescale -12 -12;
L_0x2588270 .functor NOT 1, L_0x25ca600, C4<0>, C4<0>, C4<0>;
L_0x2588b70 .functor XOR 8, L_0x25ca330, L_0x25ca3d0, C4<00000000>, C4<00000000>;
L_0x2588e70 .functor XOR 8, L_0x2588b70, L_0x25ca4c0, C4<00000000>, C4<00000000>;
v0x25c7f00_0 .net *"_ivl_10", 7 0, L_0x25ca4c0;  1 drivers
v0x25c8000_0 .net *"_ivl_12", 7 0, L_0x2588e70;  1 drivers
v0x25c80e0_0 .net *"_ivl_2", 7 0, L_0x25ca290;  1 drivers
v0x25c81a0_0 .net *"_ivl_4", 7 0, L_0x25ca330;  1 drivers
v0x25c8280_0 .net *"_ivl_6", 7 0, L_0x25ca3d0;  1 drivers
v0x25c83b0_0 .net *"_ivl_8", 7 0, L_0x2588b70;  1 drivers
v0x25c8490_0 .var "clk", 0 0;
v0x25c8530_0 .net "in", 7 0, v0x25c56b0_0;  1 drivers
v0x25c85d0_0 .net "out_dut", 7 0, L_0x2588870;  1 drivers
v0x25c8750_0 .net "out_ref", 7 0, L_0x25c8d20;  1 drivers
v0x25c8820_0 .var/2u "stats1", 159 0;
v0x25c88e0_0 .var/2u "strobe", 0 0;
v0x25c89a0_0 .net "tb_match", 0 0, L_0x25ca600;  1 drivers
v0x25c8a60_0 .net "tb_mismatch", 0 0, L_0x2588270;  1 drivers
v0x25c8b20_0 .net "wavedrom_enable", 0 0, v0x25c5770_0;  1 drivers
v0x25c8bf0_0 .net "wavedrom_title", 511 0, v0x25c5810_0;  1 drivers
L_0x25ca290 .concat [ 8 0 0 0], L_0x25c8d20;
L_0x25ca330 .concat [ 8 0 0 0], L_0x25c8d20;
L_0x25ca3d0 .concat [ 8 0 0 0], L_0x2588870;
L_0x25ca4c0 .concat [ 8 0 0 0], L_0x25c8d20;
L_0x25ca600 .cmp/eeq 8, L_0x25ca290, L_0x2588e70;
S_0x259a400 .scope module, "good1" "reference_module" 3 95, 3 4 0, S_0x2595c60;
 .timescale -12 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
L_0x2588570 .functor BUFZ 8, v0x25c56b0_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x2588080_0 .net *"_ivl_0", 0 0, L_0x25c8f60;  1 drivers
v0x2588380_0 .net *"_ivl_10", 0 0, L_0x25c9510;  1 drivers
v0x2588680_0 .net *"_ivl_12", 0 0, L_0x25c9600;  1 drivers
v0x2588980_0 .net *"_ivl_14", 0 0, L_0x25c9740;  1 drivers
v0x2588c80_0 .net *"_ivl_2", 0 0, L_0x25c9050;  1 drivers
v0x2588f80_0 .net *"_ivl_27", 7 0, L_0x2588570;  1 drivers
v0x258cdb0_0 .net *"_ivl_4", 0 0, L_0x25c9190;  1 drivers
v0x25c4a90_0 .net *"_ivl_6", 0 0, L_0x25c92b0;  1 drivers
v0x25c4b70_0 .net *"_ivl_8", 0 0, L_0x25c9430;  1 drivers
v0x25c4c50_0 .net "in", 7 0, v0x25c56b0_0;  alias, 1 drivers
v0x25c4d30_0 .net "out", 7 0, L_0x25c8d20;  alias, 1 drivers
LS_0x25c8d20_0_0 .concat8 [ 1 1 1 1], L_0x25c8f60, L_0x25c9050, L_0x25c9190, L_0x25c92b0;
LS_0x25c8d20_0_4 .concat8 [ 1 1 1 1], L_0x25c9430, L_0x25c9510, L_0x25c9600, L_0x25c9740;
L_0x25c8d20 .concat8 [ 4 4 0 0], LS_0x25c8d20_0_0, LS_0x25c8d20_0_4;
L_0x25c8f60 .part L_0x2588570, 7, 1;
L_0x25c9050 .part L_0x2588570, 6, 1;
L_0x25c9190 .part L_0x2588570, 5, 1;
L_0x25c92b0 .part L_0x2588570, 4, 1;
L_0x25c9430 .part L_0x2588570, 3, 1;
L_0x25c9510 .part L_0x2588570, 2, 1;
L_0x25c9600 .part L_0x2588570, 1, 1;
L_0x25c9740 .part L_0x2588570, 0, 1;
S_0x25c4e70 .scope module, "stim1" "stimulus_gen" 3 91, 3 14 0, S_0x2595c60;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 8 "in";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x25c55f0_0 .net "clk", 0 0, v0x25c8490_0;  1 drivers
v0x25c56b0_0 .var "in", 7 0;
v0x25c5770_0 .var "wavedrom_enable", 0 0;
v0x25c5810_0 .var "wavedrom_title", 511 0;
E_0x2594b90/0 .event negedge, v0x25c55f0_0;
E_0x2594b90/1 .event posedge, v0x25c55f0_0;
E_0x2594b90 .event/or E_0x2594b90/0, E_0x2594b90/1;
E_0x2594720 .event negedge, v0x25c55f0_0;
E_0x2594bd0 .event posedge, v0x25c55f0_0;
S_0x25c50f0 .scope task, "wavedrom_start" "wavedrom_start" 3 26, 3 26 0, S_0x25c4e70;
 .timescale -12 -12;
v0x25c52f0_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x25c53f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 29, 3 29 0, S_0x25c4e70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x25c5950 .scope module, "top_module1" "top_module" 3 99, 4 1 0, S_0x2595c60;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 8 "out";
L_0x2588870 .functor BUFZ 8, L_0x25c9de0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x25c79d0_0 .net "in", 7 0, v0x25c56b0_0;  alias, 1 drivers
v0x25c7b00_0 .net "out", 7 0, L_0x2588870;  alias, 1 drivers
v0x25c7be0_0 .net "reversed", 7 0, L_0x25c9de0;  1 drivers
L_0x25c9830 .part v0x25c56b0_0, 7, 1;
L_0x25c98d0 .part v0x25c56b0_0, 6, 1;
L_0x25c9970 .part v0x25c56b0_0, 5, 1;
L_0x25c9a10 .part v0x25c56b0_0, 4, 1;
L_0x25c9bc0 .part v0x25c56b0_0, 3, 1;
L_0x25c9c60 .part v0x25c56b0_0, 2, 1;
L_0x25c9d40 .part v0x25c56b0_0, 1, 1;
LS_0x25c9de0_0_0 .concat8 [ 1 1 1 1], L_0x25c9830, L_0x25c98d0, L_0x25c9970, L_0x25c9a10;
LS_0x25c9de0_0_4 .concat8 [ 1 1 1 1], L_0x25c9bc0, L_0x25c9c60, L_0x25c9d40, L_0x25ca100;
L_0x25c9de0 .concat8 [ 4 4 0 0], LS_0x25c9de0_0_0, LS_0x25c9de0_0_4;
L_0x25ca100 .part v0x25c56b0_0, 0, 1;
S_0x25c5b80 .scope generate, "genblk1[0]" "genblk1[0]" 4 11, 4 11 0, S_0x25c5950;
 .timescale 0 0;
P_0x25c5da0 .param/l "i" 1 4 11, +C4<00>;
v0x25c5e80_0 .net *"_ivl_0", 0 0, L_0x25c9830;  1 drivers
S_0x25c5f60 .scope generate, "genblk1[1]" "genblk1[1]" 4 11, 4 11 0, S_0x25c5950;
 .timescale 0 0;
P_0x25c6180 .param/l "i" 1 4 11, +C4<01>;
v0x25c6240_0 .net *"_ivl_0", 0 0, L_0x25c98d0;  1 drivers
S_0x25c6320 .scope generate, "genblk1[2]" "genblk1[2]" 4 11, 4 11 0, S_0x25c5950;
 .timescale 0 0;
P_0x25c6520 .param/l "i" 1 4 11, +C4<010>;
v0x25c65e0_0 .net *"_ivl_0", 0 0, L_0x25c9970;  1 drivers
S_0x25c66c0 .scope generate, "genblk1[3]" "genblk1[3]" 4 11, 4 11 0, S_0x25c5950;
 .timescale 0 0;
P_0x25c68c0 .param/l "i" 1 4 11, +C4<011>;
v0x25c69a0_0 .net *"_ivl_0", 0 0, L_0x25c9a10;  1 drivers
S_0x25c6a80 .scope generate, "genblk1[4]" "genblk1[4]" 4 11, 4 11 0, S_0x25c5950;
 .timescale 0 0;
P_0x25c6cd0 .param/l "i" 1 4 11, +C4<0100>;
v0x25c6db0_0 .net *"_ivl_0", 0 0, L_0x25c9bc0;  1 drivers
S_0x25c6e90 .scope generate, "genblk1[5]" "genblk1[5]" 4 11, 4 11 0, S_0x25c5950;
 .timescale 0 0;
P_0x25c7090 .param/l "i" 1 4 11, +C4<0101>;
v0x25c7170_0 .net *"_ivl_0", 0 0, L_0x25c9c60;  1 drivers
S_0x25c7250 .scope generate, "genblk1[6]" "genblk1[6]" 4 11, 4 11 0, S_0x25c5950;
 .timescale 0 0;
P_0x25c7450 .param/l "i" 1 4 11, +C4<0110>;
v0x25c7530_0 .net *"_ivl_0", 0 0, L_0x25c9d40;  1 drivers
S_0x25c7610 .scope generate, "genblk1[7]" "genblk1[7]" 4 11, 4 11 0, S_0x25c5950;
 .timescale 0 0;
P_0x25c7810 .param/l "i" 1 4 11, +C4<0111>;
v0x25c78f0_0 .net *"_ivl_0", 0 0, L_0x25ca100;  1 drivers
S_0x25c7d00 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 105, 3 105 0, S_0x2595c60;
 .timescale -12 -12;
E_0x257f9f0 .event anyedge, v0x25c88e0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x25c88e0_0;
    %nor/r;
    %assign/vec4 v0x25c88e0_0, 0;
    %wait E_0x257f9f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x25c4e70;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v0x25c56b0_0, 0;
    %wait E_0x2594720;
    %wait E_0x2594bd0;
    %pushi/vec4 1, 0, 8;
    %assign/vec4 v0x25c56b0_0, 0;
    %wait E_0x2594bd0;
    %pushi/vec4 2, 0, 8;
    %assign/vec4 v0x25c56b0_0, 0;
    %wait E_0x2594bd0;
    %pushi/vec4 4, 0, 8;
    %assign/vec4 v0x25c56b0_0, 0;
    %wait E_0x2594bd0;
    %pushi/vec4 8, 0, 8;
    %assign/vec4 v0x25c56b0_0, 0;
    %wait E_0x2594bd0;
    %pushi/vec4 128, 0, 8;
    %assign/vec4 v0x25c56b0_0, 0;
    %wait E_0x2594bd0;
    %pushi/vec4 192, 0, 8;
    %assign/vec4 v0x25c56b0_0, 0;
    %wait E_0x2594bd0;
    %pushi/vec4 224, 0, 8;
    %assign/vec4 v0x25c56b0_0, 0;
    %wait E_0x2594bd0;
    %pushi/vec4 240, 0, 8;
    %assign/vec4 v0x25c56b0_0, 0;
    %wait E_0x2594720;
    %fork TD_tb.stim1.wavedrom_stop, S_0x25c53f0;
    %join;
    %pushi/vec4 200, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2594b90;
    %vpi_func 3 50 "$random" 32 {0 0 0};
    %pad/s 8;
    %assign/vec4 v0x25c56b0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 51 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x2595c60;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x25c8490_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x25c88e0_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x2595c60;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x25c8490_0;
    %inv;
    %store/vec4 v0x25c8490_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x2595c60;
T_6 ;
    %vpi_call/w 3 83 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 84 "$dumpvars", 32'sb00000000000000000000000000000001, v0x25c55f0_0, v0x25c8a60_0, v0x25c8530_0, v0x25c8750_0, v0x25c85d0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x2595c60;
T_7 ;
    %load/vec4 v0x25c8820_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x25c8820_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x25c8820_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 114 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 115 "$display", "Hint: Output '%s' has no mismatches.", "out" {0 0 0};
T_7.1 ;
    %load/vec4 v0x25c8820_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x25c8820_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 117 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 118 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x25c8820_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x25c8820_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 119 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x2595c60;
T_8 ;
    %wait E_0x2594b90;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x25c8820_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25c8820_0, 4, 32;
    %load/vec4 v0x25c89a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x25c8820_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 130 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25c8820_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x25c8820_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25c8820_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x25c8750_0;
    %load/vec4 v0x25c8750_0;
    %load/vec4 v0x25c85d0_0;
    %xor;
    %load/vec4 v0x25c8750_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x25c8820_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 134 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25c8820_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x25c8820_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x25c8820_0, 4, 32;
T_8.4 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/vectorr/vectorr_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5/can30_depth0/human/vectorr/iter0/response5/top_module.sv";
