Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sat Apr 12 15:15:31 2025
| Host         : PC running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation
| Design       : alchitry_top
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                                 Violations  
---------  --------  ------------------------------------------  ----------  
LUTAR-1    Warning   LUT drives async reset alert                1           
SYNTH-6    Warning   Timing of a RAM block might be sub-optimal  2           
TIMING-18  Warning   Missing input or output delay               74          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (8)
6. checking no_output_delay (63)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (8)
------------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (63)
--------------------------------
 There are 63 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     71.127        0.000                      0                 1515        0.099        0.000                      0                 1515       48.750        0.000                       0                   563  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk_0  {0.000 50.000}       100.000         10.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              71.127        0.000                      0                 1511        0.099        0.000                      0                 1511       48.750        0.000                       0                   563  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_0              clk_0                   91.075        0.000                      0                    4        0.836        0.000                      0                    4  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       71.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.099ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       48.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             71.127ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__1/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.611ns  (logic 6.249ns (21.841%)  route 22.362ns (78.159%))
  Logic Levels:           24  (LUT2=2 LUT5=11 LUT6=9 MUXF7=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X54Y64         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDSE (Prop_fdse_C_Q)         0.518     5.656 f  sm/D_states_q_reg[0]/Q
                         net (fo=319, routed)         3.897     9.553    sm/Q[0]
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.119     9.672 f  sm/D_debug_dff_q[4]_i_6/O
                         net (fo=18, routed)          1.656    11.328    sm/D_debug_dff_q[4]_i_6_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I3_O)        0.332    11.660 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.706    12.366    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X56Y74         MUXF7 (Prop_muxf7_S_O)       0.292    12.658 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          2.449    15.107    sm/M_sm_bsel[0]
    SLICE_X43Y69         LUT5 (Prop_lut5_I2_O)        0.297    15.404 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=6, routed)           1.005    16.409    sm/D_states_q_reg[7]_rep_0[4]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.146    16.555 r  sm/D_registers_q[7][5]_i_5/O
                         net (fo=5, routed)           0.960    17.515    sm/D_registers_q[7][5]_i_5_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I2_O)        0.356    17.871 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.355    18.226    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X44Y69         LUT5 (Prop_lut5_I4_O)        0.332    18.558 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.427    18.985    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I5_O)        0.124    19.109 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.590    19.700    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X45Y70         LUT5 (Prop_lut5_I4_O)        0.118    19.818 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.318    20.135    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I5_O)        0.326    20.461 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.375    20.836    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.124    20.960 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.624    21.584    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.708 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.659    22.367    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.118    22.485 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.675    23.161    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X48Y75         LUT5 (Prop_lut5_I4_O)        0.320    23.481 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           1.068    24.548    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.348    24.896 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.896    25.792    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X48Y76         LUT5 (Prop_lut5_I4_O)        0.354    26.146 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.575    26.721    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.320    27.041 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.648    27.689    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X49Y74         LUT5 (Prop_lut5_I4_O)        0.320    28.009 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.800    28.809    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I2_O)        0.326    29.135 r  sm/D_states_q[7]_i_76/O
                         net (fo=3, routed)           0.842    29.977    sm/D_states_q[7]_i_76_n_0
    SLICE_X50Y73         LUT5 (Prop_lut5_I0_O)        0.150    30.127 r  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.341    30.469    sm/D_states_q[7]_i_58_n_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I1_O)        0.328    30.797 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.971    31.768    sm/D_states_q[7]_i_39_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I3_O)        0.124    31.892 f  sm/D_states_q[1]_i_4/O
                         net (fo=1, routed)           0.870    32.761    sm/D_states_q[1]_i_4_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124    32.885 r  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.000    32.885    sm/D_states_q[1]_i_2_n_0
    SLICE_X54Y63         MUXF7 (Prop_muxf7_I0_O)      0.209    33.094 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=4, routed)           0.655    33.749    sm/D_states_d__0[1]
    SLICE_X54Y63         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.437   104.841    sm/clk_IBUF_BUFG
    SLICE_X54Y63         FDSE                                         r  sm/D_states_q_reg[1]_rep__1/C
                         clock pessimism              0.272   105.113    
                         clock uncertainty           -0.035   105.078    
    SLICE_X54Y63         FDSE (Setup_fdse_C_D)       -0.201   104.877    sm/D_states_q_reg[1]_rep__1
  -------------------------------------------------------------------
                         required time                        104.877    
                         arrival time                         -33.749    
  -------------------------------------------------------------------
                         slack                                 71.127    

Slack (MET) :             71.151ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.570ns  (logic 6.249ns (21.872%)  route 22.321ns (78.128%))
  Logic Levels:           24  (LUT2=2 LUT5=11 LUT6=9 MUXF7=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X54Y64         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDSE (Prop_fdse_C_Q)         0.518     5.656 f  sm/D_states_q_reg[0]/Q
                         net (fo=319, routed)         3.897     9.553    sm/Q[0]
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.119     9.672 f  sm/D_debug_dff_q[4]_i_6/O
                         net (fo=18, routed)          1.656    11.328    sm/D_debug_dff_q[4]_i_6_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I3_O)        0.332    11.660 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.706    12.366    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X56Y74         MUXF7 (Prop_muxf7_S_O)       0.292    12.658 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          2.449    15.107    sm/M_sm_bsel[0]
    SLICE_X43Y69         LUT5 (Prop_lut5_I2_O)        0.297    15.404 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=6, routed)           1.005    16.409    sm/D_states_q_reg[7]_rep_0[4]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.146    16.555 r  sm/D_registers_q[7][5]_i_5/O
                         net (fo=5, routed)           0.960    17.515    sm/D_registers_q[7][5]_i_5_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I2_O)        0.356    17.871 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.355    18.226    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X44Y69         LUT5 (Prop_lut5_I4_O)        0.332    18.558 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.427    18.985    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I5_O)        0.124    19.109 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.590    19.700    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X45Y70         LUT5 (Prop_lut5_I4_O)        0.118    19.818 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.318    20.135    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I5_O)        0.326    20.461 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.375    20.836    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.124    20.960 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.624    21.584    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.708 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.659    22.367    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.118    22.485 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.675    23.161    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X48Y75         LUT5 (Prop_lut5_I4_O)        0.320    23.481 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           1.068    24.548    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.348    24.896 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.896    25.792    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X48Y76         LUT5 (Prop_lut5_I4_O)        0.354    26.146 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.575    26.721    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.320    27.041 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.648    27.689    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X49Y74         LUT5 (Prop_lut5_I4_O)        0.320    28.009 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.800    28.809    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I2_O)        0.326    29.135 r  sm/D_states_q[7]_i_76/O
                         net (fo=3, routed)           0.842    29.977    sm/D_states_q[7]_i_76_n_0
    SLICE_X50Y73         LUT5 (Prop_lut5_I0_O)        0.150    30.127 r  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.341    30.469    sm/D_states_q[7]_i_58_n_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I1_O)        0.328    30.797 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.971    31.768    sm/D_states_q[7]_i_39_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I3_O)        0.124    31.892 f  sm/D_states_q[1]_i_4/O
                         net (fo=1, routed)           0.870    32.761    sm/D_states_q[1]_i_4_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124    32.885 r  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.000    32.885    sm/D_states_q[1]_i_2_n_0
    SLICE_X54Y63         MUXF7 (Prop_muxf7_I0_O)      0.209    33.094 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=4, routed)           0.614    33.708    sm/D_states_d__0[1]
    SLICE_X54Y63         FDSE                                         r  sm/D_states_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.437   104.841    sm/clk_IBUF_BUFG
    SLICE_X54Y63         FDSE                                         r  sm/D_states_q_reg[1]/C
                         clock pessimism              0.272   105.113    
                         clock uncertainty           -0.035   105.078    
    SLICE_X54Y63         FDSE (Setup_fdse_C_D)       -0.218   104.860    sm/D_states_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.860    
                         arrival time                         -33.708    
  -------------------------------------------------------------------
                         slack                                 71.151    

Slack (MET) :             71.358ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.381ns  (logic 6.249ns (22.018%)  route 22.132ns (77.982%))
  Logic Levels:           24  (LUT2=2 LUT5=11 LUT6=9 MUXF7=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X54Y64         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDSE (Prop_fdse_C_Q)         0.518     5.656 f  sm/D_states_q_reg[0]/Q
                         net (fo=319, routed)         3.897     9.553    sm/Q[0]
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.119     9.672 f  sm/D_debug_dff_q[4]_i_6/O
                         net (fo=18, routed)          1.656    11.328    sm/D_debug_dff_q[4]_i_6_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I3_O)        0.332    11.660 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.706    12.366    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X56Y74         MUXF7 (Prop_muxf7_S_O)       0.292    12.658 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          2.449    15.107    sm/M_sm_bsel[0]
    SLICE_X43Y69         LUT5 (Prop_lut5_I2_O)        0.297    15.404 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=6, routed)           1.005    16.409    sm/D_states_q_reg[7]_rep_0[4]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.146    16.555 r  sm/D_registers_q[7][5]_i_5/O
                         net (fo=5, routed)           0.960    17.515    sm/D_registers_q[7][5]_i_5_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I2_O)        0.356    17.871 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.355    18.226    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X44Y69         LUT5 (Prop_lut5_I4_O)        0.332    18.558 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.427    18.985    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I5_O)        0.124    19.109 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.590    19.700    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X45Y70         LUT5 (Prop_lut5_I4_O)        0.118    19.818 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.318    20.135    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I5_O)        0.326    20.461 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.375    20.836    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.124    20.960 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.624    21.584    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.708 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.659    22.367    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.118    22.485 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.675    23.161    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X48Y75         LUT5 (Prop_lut5_I4_O)        0.320    23.481 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           1.068    24.548    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.348    24.896 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.896    25.792    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X48Y76         LUT5 (Prop_lut5_I4_O)        0.354    26.146 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.575    26.721    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.320    27.041 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.648    27.689    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X49Y74         LUT5 (Prop_lut5_I4_O)        0.320    28.009 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.800    28.809    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I2_O)        0.326    29.135 r  sm/D_states_q[7]_i_76/O
                         net (fo=3, routed)           0.842    29.977    sm/D_states_q[7]_i_76_n_0
    SLICE_X50Y73         LUT5 (Prop_lut5_I0_O)        0.150    30.127 r  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.341    30.469    sm/D_states_q[7]_i_58_n_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I1_O)        0.328    30.797 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.971    31.768    sm/D_states_q[7]_i_39_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I3_O)        0.124    31.892 f  sm/D_states_q[1]_i_4/O
                         net (fo=1, routed)           0.870    32.761    sm/D_states_q[1]_i_4_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124    32.885 r  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.000    32.885    sm/D_states_q[1]_i_2_n_0
    SLICE_X54Y63         MUXF7 (Prop_muxf7_I0_O)      0.209    33.094 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=4, routed)           0.425    33.519    sm/D_states_d__0[1]
    SLICE_X54Y63         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.437   104.841    sm/clk_IBUF_BUFG
    SLICE_X54Y63         FDSE                                         r  sm/D_states_q_reg[1]_rep__0/C
                         clock pessimism              0.272   105.113    
                         clock uncertainty           -0.035   105.078    
    SLICE_X54Y63         FDSE (Setup_fdse_C_D)       -0.201   104.877    sm/D_states_q_reg[1]_rep__0
  -------------------------------------------------------------------
                         required time                        104.877    
                         arrival time                         -33.519    
  -------------------------------------------------------------------
                         slack                                 71.358    

Slack (MET) :             71.443ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[1]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.320ns  (logic 6.249ns (22.065%)  route 22.071ns (77.935%))
  Logic Levels:           24  (LUT2=2 LUT5=11 LUT6=9 MUXF7=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.841ns = ( 104.841 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.297ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X54Y64         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDSE (Prop_fdse_C_Q)         0.518     5.656 f  sm/D_states_q_reg[0]/Q
                         net (fo=319, routed)         3.897     9.553    sm/Q[0]
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.119     9.672 f  sm/D_debug_dff_q[4]_i_6/O
                         net (fo=18, routed)          1.656    11.328    sm/D_debug_dff_q[4]_i_6_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I3_O)        0.332    11.660 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.706    12.366    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X56Y74         MUXF7 (Prop_muxf7_S_O)       0.292    12.658 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          2.449    15.107    sm/M_sm_bsel[0]
    SLICE_X43Y69         LUT5 (Prop_lut5_I2_O)        0.297    15.404 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=6, routed)           1.005    16.409    sm/D_states_q_reg[7]_rep_0[4]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.146    16.555 r  sm/D_registers_q[7][5]_i_5/O
                         net (fo=5, routed)           0.960    17.515    sm/D_registers_q[7][5]_i_5_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I2_O)        0.356    17.871 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.355    18.226    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X44Y69         LUT5 (Prop_lut5_I4_O)        0.332    18.558 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.427    18.985    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I5_O)        0.124    19.109 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.590    19.700    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X45Y70         LUT5 (Prop_lut5_I4_O)        0.118    19.818 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.318    20.135    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I5_O)        0.326    20.461 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.375    20.836    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.124    20.960 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.624    21.584    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.708 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.659    22.367    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.118    22.485 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.675    23.161    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X48Y75         LUT5 (Prop_lut5_I4_O)        0.320    23.481 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           1.068    24.548    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.348    24.896 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.896    25.792    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X48Y76         LUT5 (Prop_lut5_I4_O)        0.354    26.146 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.575    26.721    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.320    27.041 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.648    27.689    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X49Y74         LUT5 (Prop_lut5_I4_O)        0.320    28.009 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.800    28.809    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I2_O)        0.326    29.135 r  sm/D_states_q[7]_i_76/O
                         net (fo=3, routed)           0.842    29.977    sm/D_states_q[7]_i_76_n_0
    SLICE_X50Y73         LUT5 (Prop_lut5_I0_O)        0.150    30.127 r  sm/D_states_q[7]_i_58/O
                         net (fo=1, routed)           0.341    30.469    sm/D_states_q[7]_i_58_n_0
    SLICE_X51Y73         LUT6 (Prop_lut6_I1_O)        0.328    30.797 r  sm/D_states_q[7]_i_39/O
                         net (fo=3, routed)           0.971    31.768    sm/D_states_q[7]_i_39_n_0
    SLICE_X55Y61         LUT6 (Prop_lut6_I3_O)        0.124    31.892 f  sm/D_states_q[1]_i_4/O
                         net (fo=1, routed)           0.870    32.761    sm/D_states_q[1]_i_4_n_0
    SLICE_X54Y63         LUT6 (Prop_lut6_I0_O)        0.124    32.885 r  sm/D_states_q[1]_i_2/O
                         net (fo=1, routed)           0.000    32.885    sm/D_states_q[1]_i_2_n_0
    SLICE_X54Y63         MUXF7 (Prop_muxf7_I0_O)      0.209    33.094 r  sm/D_states_q_reg[1]_i_1/O
                         net (fo=4, routed)           0.364    33.458    sm/D_states_d__0[1]
    SLICE_X54Y64         FDSE                                         r  sm/D_states_q_reg[1]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.437   104.841    sm/clk_IBUF_BUFG
    SLICE_X54Y64         FDSE                                         r  sm/D_states_q_reg[1]_rep/C
                         clock pessimism              0.297   105.138    
                         clock uncertainty           -0.035   105.103    
    SLICE_X54Y64         FDSE (Setup_fdse_C_D)       -0.201   104.902    sm/D_states_q_reg[1]_rep
  -------------------------------------------------------------------
                         required time                        104.902    
                         arrival time                         -33.458    
  -------------------------------------------------------------------
                         slack                                 71.443    

Slack (MET) :             71.556ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram2/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.637ns  (logic 5.714ns (20.675%)  route 21.923ns (79.325%))
  Logic Levels:           22  (LUT2=2 LUT4=1 LUT5=10 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 104.883 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X54Y64         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDSE (Prop_fdse_C_Q)         0.518     5.656 f  sm/D_states_q_reg[0]/Q
                         net (fo=319, routed)         3.897     9.553    sm/Q[0]
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.119     9.672 f  sm/D_debug_dff_q[4]_i_6/O
                         net (fo=18, routed)          1.656    11.328    sm/D_debug_dff_q[4]_i_6_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I3_O)        0.332    11.660 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.706    12.366    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X56Y74         MUXF7 (Prop_muxf7_S_O)       0.292    12.658 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          2.449    15.107    sm/M_sm_bsel[0]
    SLICE_X43Y69         LUT5 (Prop_lut5_I2_O)        0.297    15.404 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=6, routed)           1.005    16.409    sm/D_states_q_reg[7]_rep_0[4]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.146    16.555 f  sm/D_registers_q[7][5]_i_5/O
                         net (fo=5, routed)           0.960    17.515    sm/D_registers_q[7][5]_i_5_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I2_O)        0.356    17.871 f  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.355    18.226    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X44Y69         LUT5 (Prop_lut5_I4_O)        0.332    18.558 f  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.427    18.985    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I5_O)        0.124    19.109 f  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.590    19.700    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X45Y70         LUT5 (Prop_lut5_I4_O)        0.118    19.818 f  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.318    20.135    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I5_O)        0.326    20.461 f  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.375    20.836    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.124    20.960 f  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.624    21.584    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.708 f  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.659    22.367    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.118    22.485 f  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.675    23.161    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X48Y75         LUT5 (Prop_lut5_I4_O)        0.320    23.481 f  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           1.068    24.548    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.348    24.896 f  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.896    25.792    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X48Y76         LUT5 (Prop_lut5_I4_O)        0.354    26.146 f  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.575    26.721    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.320    27.041 f  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.648    27.689    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X49Y74         LUT5 (Prop_lut5_I4_O)        0.320    28.009 f  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.496    28.505    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I2_O)        0.326    28.831 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.815    29.646    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X50Y73         LUT6 (Prop_lut6_I3_O)        0.124    29.770 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.420    31.190    sm/M_alum_out[0]
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124    31.314 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.667    31.981    sm/brams/override_address[0]
    SLICE_X49Y61         LUT4 (Prop_lut4_I2_O)        0.152    32.133 r  sm/ram_reg_i_13__0/O
                         net (fo=1, routed)           0.642    32.775    brams/bram2/ram_reg_1[0]
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.478   104.883    brams/bram2/clk_IBUF_BUFG
    RAMB18_X1Y25         RAMB18E1                                     r  brams/bram2/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.140    
                         clock uncertainty           -0.035   105.105    
    RAMB18_X1Y25         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.774   104.331    brams/bram2/ram_reg
  -------------------------------------------------------------------
                         required time                        104.331    
                         arrival time                         -32.775    
  -------------------------------------------------------------------
                         slack                                 71.556    

Slack (MET) :             71.579ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.365ns  (logic 6.040ns (21.294%)  route 22.325ns (78.706%))
  Logic Levels:           23  (LUT2=2 LUT4=1 LUT5=10 LUT6=9 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 104.907 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X54Y64         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDSE (Prop_fdse_C_Q)         0.518     5.656 f  sm/D_states_q_reg[0]/Q
                         net (fo=319, routed)         3.897     9.553    sm/Q[0]
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.119     9.672 f  sm/D_debug_dff_q[4]_i_6/O
                         net (fo=18, routed)          1.656    11.328    sm/D_debug_dff_q[4]_i_6_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I3_O)        0.332    11.660 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.706    12.366    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X56Y74         MUXF7 (Prop_muxf7_S_O)       0.292    12.658 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          2.449    15.107    sm/M_sm_bsel[0]
    SLICE_X43Y69         LUT5 (Prop_lut5_I2_O)        0.297    15.404 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=6, routed)           1.005    16.409    sm/D_states_q_reg[7]_rep_0[4]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.146    16.555 f  sm/D_registers_q[7][5]_i_5/O
                         net (fo=5, routed)           0.960    17.515    sm/D_registers_q[7][5]_i_5_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I2_O)        0.356    17.871 f  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.355    18.226    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X44Y69         LUT5 (Prop_lut5_I4_O)        0.332    18.558 f  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.427    18.985    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I5_O)        0.124    19.109 f  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.590    19.700    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X45Y70         LUT5 (Prop_lut5_I4_O)        0.118    19.818 f  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.318    20.135    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I5_O)        0.326    20.461 f  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.375    20.836    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.124    20.960 f  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.624    21.584    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.708 f  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.659    22.367    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.118    22.485 f  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.675    23.161    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X48Y75         LUT5 (Prop_lut5_I4_O)        0.320    23.481 f  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           1.068    24.548    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.348    24.896 f  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.896    25.792    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X48Y76         LUT5 (Prop_lut5_I4_O)        0.354    26.146 f  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.575    26.721    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.320    27.041 f  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.648    27.689    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X49Y74         LUT5 (Prop_lut5_I4_O)        0.320    28.009 f  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.496    28.505    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I2_O)        0.326    28.831 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.815    29.646    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X50Y73         LUT6 (Prop_lut6_I3_O)        0.124    29.770 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.975    31.745    sm/M_alum_out[0]
    SLICE_X59Y63         LUT4 (Prop_lut4_I3_O)        0.152    31.897 r  sm/D_states_q[2]_i_14/O
                         net (fo=1, routed)           0.433    32.330    sm/D_states_q[2]_i_14_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I2_O)        0.326    32.656 f  sm/D_states_q[2]_i_5/O
                         net (fo=4, routed)           0.385    33.042    sm/D_states_q[2]_i_5_n_0
    SLICE_X58Y63         LUT6 (Prop_lut6_I5_O)        0.124    33.166 r  sm/D_states_q[2]_rep_i_1/O
                         net (fo=1, routed)           0.338    33.503    sm/D_states_q[2]_rep_i_1_n_0
    SLICE_X58Y63         FDSE                                         r  sm/D_states_q_reg[2]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.503   104.907    sm/clk_IBUF_BUFG
    SLICE_X58Y63         FDSE                                         r  sm/D_states_q_reg[2]_rep/C
                         clock pessimism              0.258   105.165    
                         clock uncertainty           -0.035   105.130    
    SLICE_X58Y63         FDSE (Setup_fdse_C_D)       -0.047   105.083    sm/D_states_q_reg[2]_rep
  -------------------------------------------------------------------
                         required time                        105.083    
                         arrival time                         -33.503    
  -------------------------------------------------------------------
                         slack                                 71.579    

Slack (MET) :             71.648ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.372ns  (logic 6.040ns (21.288%)  route 22.332ns (78.712%))
  Logic Levels:           23  (LUT2=2 LUT4=1 LUT5=10 LUT6=9 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 104.907 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X54Y64         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDSE (Prop_fdse_C_Q)         0.518     5.656 f  sm/D_states_q_reg[0]/Q
                         net (fo=319, routed)         3.897     9.553    sm/Q[0]
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.119     9.672 f  sm/D_debug_dff_q[4]_i_6/O
                         net (fo=18, routed)          1.656    11.328    sm/D_debug_dff_q[4]_i_6_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I3_O)        0.332    11.660 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.706    12.366    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X56Y74         MUXF7 (Prop_muxf7_S_O)       0.292    12.658 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          2.449    15.107    sm/M_sm_bsel[0]
    SLICE_X43Y69         LUT5 (Prop_lut5_I2_O)        0.297    15.404 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=6, routed)           1.005    16.409    sm/D_states_q_reg[7]_rep_0[4]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.146    16.555 f  sm/D_registers_q[7][5]_i_5/O
                         net (fo=5, routed)           0.960    17.515    sm/D_registers_q[7][5]_i_5_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I2_O)        0.356    17.871 f  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.355    18.226    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X44Y69         LUT5 (Prop_lut5_I4_O)        0.332    18.558 f  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.427    18.985    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I5_O)        0.124    19.109 f  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.590    19.700    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X45Y70         LUT5 (Prop_lut5_I4_O)        0.118    19.818 f  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.318    20.135    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I5_O)        0.326    20.461 f  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.375    20.836    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.124    20.960 f  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.624    21.584    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.708 f  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.659    22.367    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.118    22.485 f  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.675    23.161    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X48Y75         LUT5 (Prop_lut5_I4_O)        0.320    23.481 f  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           1.068    24.548    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.348    24.896 f  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.896    25.792    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X48Y76         LUT5 (Prop_lut5_I4_O)        0.354    26.146 f  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.575    26.721    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.320    27.041 f  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.648    27.689    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X49Y74         LUT5 (Prop_lut5_I4_O)        0.320    28.009 f  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.496    28.505    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I2_O)        0.326    28.831 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.815    29.646    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X50Y73         LUT6 (Prop_lut6_I3_O)        0.124    29.770 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.975    31.745    sm/M_alum_out[0]
    SLICE_X59Y63         LUT4 (Prop_lut4_I3_O)        0.152    31.897 r  sm/D_states_q[2]_i_14/O
                         net (fo=1, routed)           0.433    32.330    sm/D_states_q[2]_i_14_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I2_O)        0.326    32.656 f  sm/D_states_q[2]_i_5/O
                         net (fo=4, routed)           0.730    33.386    sm/D_states_q[2]_i_5_n_0
    SLICE_X58Y63         LUT6 (Prop_lut6_I5_O)        0.124    33.510 r  sm/D_states_q[2]_i_1/O
                         net (fo=1, routed)           0.000    33.510    sm/D_states_d__0[2]
    SLICE_X58Y63         FDSE                                         r  sm/D_states_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.503   104.907    sm/clk_IBUF_BUFG
    SLICE_X58Y63         FDSE                                         r  sm/D_states_q_reg[2]/C
                         clock pessimism              0.258   105.165    
                         clock uncertainty           -0.035   105.130    
    SLICE_X58Y63         FDSE (Setup_fdse_C_D)        0.029   105.159    sm/D_states_q_reg[2]
  -------------------------------------------------------------------
                         required time                        105.159    
                         arrival time                         -33.510    
  -------------------------------------------------------------------
                         slack                                 71.648    

Slack (MET) :             71.658ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[2]_rep__0/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        28.364ns  (logic 6.040ns (21.294%)  route 22.324ns (78.706%))
  Logic Levels:           23  (LUT2=2 LUT4=1 LUT5=10 LUT6=9 MUXF7=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.907ns = ( 104.907 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X54Y64         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDSE (Prop_fdse_C_Q)         0.518     5.656 f  sm/D_states_q_reg[0]/Q
                         net (fo=319, routed)         3.897     9.553    sm/Q[0]
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.119     9.672 f  sm/D_debug_dff_q[4]_i_6/O
                         net (fo=18, routed)          1.656    11.328    sm/D_debug_dff_q[4]_i_6_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I3_O)        0.332    11.660 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.706    12.366    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X56Y74         MUXF7 (Prop_muxf7_S_O)       0.292    12.658 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          2.449    15.107    sm/M_sm_bsel[0]
    SLICE_X43Y69         LUT5 (Prop_lut5_I2_O)        0.297    15.404 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=6, routed)           1.005    16.409    sm/D_states_q_reg[7]_rep_0[4]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.146    16.555 f  sm/D_registers_q[7][5]_i_5/O
                         net (fo=5, routed)           0.960    17.515    sm/D_registers_q[7][5]_i_5_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I2_O)        0.356    17.871 f  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.355    18.226    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X44Y69         LUT5 (Prop_lut5_I4_O)        0.332    18.558 f  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.427    18.985    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I5_O)        0.124    19.109 f  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.590    19.700    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X45Y70         LUT5 (Prop_lut5_I4_O)        0.118    19.818 f  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.318    20.135    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I5_O)        0.326    20.461 f  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.375    20.836    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.124    20.960 f  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.624    21.584    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.708 f  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.659    22.367    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.118    22.485 f  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.675    23.161    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X48Y75         LUT5 (Prop_lut5_I4_O)        0.320    23.481 f  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           1.068    24.548    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.348    24.896 f  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.896    25.792    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X48Y76         LUT5 (Prop_lut5_I4_O)        0.354    26.146 f  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.575    26.721    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.320    27.041 f  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.648    27.689    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X49Y74         LUT5 (Prop_lut5_I4_O)        0.320    28.009 f  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.496    28.505    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I2_O)        0.326    28.831 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.815    29.646    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X50Y73         LUT6 (Prop_lut6_I3_O)        0.124    29.770 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.975    31.745    sm/M_alum_out[0]
    SLICE_X59Y63         LUT4 (Prop_lut4_I3_O)        0.152    31.897 r  sm/D_states_q[2]_i_14/O
                         net (fo=1, routed)           0.433    32.330    sm/D_states_q[2]_i_14_n_0
    SLICE_X59Y63         LUT6 (Prop_lut6_I2_O)        0.326    32.656 f  sm/D_states_q[2]_i_5/O
                         net (fo=4, routed)           0.722    33.378    sm/D_states_q[2]_i_5_n_0
    SLICE_X58Y63         LUT6 (Prop_lut6_I5_O)        0.124    33.502 r  sm/D_states_q[2]_rep__0_i_1/O
                         net (fo=1, routed)           0.000    33.502    sm/D_states_q[2]_rep__0_i_1_n_0
    SLICE_X58Y63         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.503   104.907    sm/clk_IBUF_BUFG
    SLICE_X58Y63         FDSE                                         r  sm/D_states_q_reg[2]_rep__0/C
                         clock pessimism              0.258   105.165    
                         clock uncertainty           -0.035   105.130    
    SLICE_X58Y63         FDSE (Setup_fdse_C_D)        0.031   105.161    sm/D_states_q_reg[2]_rep__0
  -------------------------------------------------------------------
                         required time                        105.161    
                         arrival time                         -33.502    
  -------------------------------------------------------------------
                         slack                                 71.658    

Slack (MET) :             71.844ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            brams/bram1/ram_reg/ADDRARDADDR[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.557ns  (logic 5.686ns (20.633%)  route 21.871ns (79.367%))
  Logic Levels:           22  (LUT2=2 LUT4=1 LUT5=10 LUT6=8 MUXF7=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.883ns = ( 104.883 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X54Y64         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDSE (Prop_fdse_C_Q)         0.518     5.656 f  sm/D_states_q_reg[0]/Q
                         net (fo=319, routed)         3.897     9.553    sm/Q[0]
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.119     9.672 f  sm/D_debug_dff_q[4]_i_6/O
                         net (fo=18, routed)          1.656    11.328    sm/D_debug_dff_q[4]_i_6_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I3_O)        0.332    11.660 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.706    12.366    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X56Y74         MUXF7 (Prop_muxf7_S_O)       0.292    12.658 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          2.449    15.107    sm/M_sm_bsel[0]
    SLICE_X43Y69         LUT5 (Prop_lut5_I2_O)        0.297    15.404 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=6, routed)           1.005    16.409    sm/D_states_q_reg[7]_rep_0[4]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.146    16.555 f  sm/D_registers_q[7][5]_i_5/O
                         net (fo=5, routed)           0.960    17.515    sm/D_registers_q[7][5]_i_5_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I2_O)        0.356    17.871 f  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.355    18.226    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X44Y69         LUT5 (Prop_lut5_I4_O)        0.332    18.558 f  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.427    18.985    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I5_O)        0.124    19.109 f  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.590    19.700    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X45Y70         LUT5 (Prop_lut5_I4_O)        0.118    19.818 f  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.318    20.135    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I5_O)        0.326    20.461 f  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.375    20.836    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.124    20.960 f  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.624    21.584    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.708 f  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.659    22.367    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.118    22.485 f  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.675    23.161    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X48Y75         LUT5 (Prop_lut5_I4_O)        0.320    23.481 f  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           1.068    24.548    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.348    24.896 f  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.896    25.792    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X48Y76         LUT5 (Prop_lut5_I4_O)        0.354    26.146 f  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.575    26.721    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.320    27.041 f  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.648    27.689    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X49Y74         LUT5 (Prop_lut5_I4_O)        0.320    28.009 f  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.496    28.505    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X50Y74         LUT6 (Prop_lut6_I2_O)        0.326    28.831 r  sm/D_registers_q[7][0]_i_7/O
                         net (fo=3, routed)           0.815    29.646    sm/D_registers_q[7][0]_i_7_n_0
    SLICE_X50Y73         LUT6 (Prop_lut6_I3_O)        0.124    29.770 r  sm/D_registers_q[7][0]_i_3/O
                         net (fo=14, routed)          1.420    31.190    sm/M_alum_out[0]
    SLICE_X49Y61         LUT6 (Prop_lut6_I4_O)        0.124    31.314 r  sm/ram_reg_i_43/O
                         net (fo=2, routed)           0.667    31.981    sm/brams/override_address[0]
    SLICE_X49Y61         LUT4 (Prop_lut4_I0_O)        0.124    32.105 r  sm/ram_reg_i_13/O
                         net (fo=1, routed)           0.590    32.695    brams/bram1/ADDRARDADDR[0]
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/ADDRARDADDR[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.478   104.883    brams/bram1/clk_IBUF_BUFG
    RAMB18_X1Y24         RAMB18E1                                     r  brams/bram1/ram_reg/CLKARDCLK
                         clock pessimism              0.258   105.140    
                         clock uncertainty           -0.035   105.105    
    RAMB18_X1Y24         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_ADDRARDADDR[1])
                                                     -0.566   104.539    brams/bram1/ram_reg
  -------------------------------------------------------------------
                         required time                        104.539    
                         arrival time                         -32.695    
  -------------------------------------------------------------------
                         slack                                 71.844    

Slack (MET) :             71.850ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sm/D_states_q_reg[4]_rep/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        27.938ns  (logic 5.810ns (20.796%)  route 22.128ns (79.204%))
  Logic Levels:           23  (LUT2=3 LUT5=10 LUT6=9 MUXF7=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.908ns = ( 104.908 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X54Y64         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDSE (Prop_fdse_C_Q)         0.518     5.656 f  sm/D_states_q_reg[0]/Q
                         net (fo=319, routed)         3.897     9.553    sm/Q[0]
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.119     9.672 f  sm/D_debug_dff_q[4]_i_6/O
                         net (fo=18, routed)          1.656    11.328    sm/D_debug_dff_q[4]_i_6_n_0
    SLICE_X55Y69         LUT6 (Prop_lut6_I3_O)        0.332    11.660 r  sm/D_registers_q[7][17]_i_27/O
                         net (fo=1, routed)           0.706    12.366    sm/D_registers_q[7][17]_i_27_n_0
    SLICE_X56Y74         MUXF7 (Prop_muxf7_S_O)       0.292    12.658 r  sm/D_registers_q_reg[7][17]_i_12/O
                         net (fo=36, routed)          2.449    15.107    sm/M_sm_bsel[0]
    SLICE_X43Y69         LUT5 (Prop_lut5_I2_O)        0.297    15.404 r  sm/D_registers_q[7][5]_i_10/O
                         net (fo=6, routed)           1.005    16.409    sm/D_states_q_reg[7]_rep_0[4]
    SLICE_X46Y70         LUT2 (Prop_lut2_I0_O)        0.146    16.555 r  sm/D_registers_q[7][5]_i_5/O
                         net (fo=5, routed)           0.960    17.515    sm/D_registers_q[7][5]_i_5_n_0
    SLICE_X45Y68         LUT5 (Prop_lut5_I2_O)        0.356    17.871 r  sm/D_registers_q[7][7]_i_4/O
                         net (fo=5, routed)           0.355    18.226    sm/D_registers_q[7][7]_i_4_n_0
    SLICE_X44Y69         LUT5 (Prop_lut5_I4_O)        0.332    18.558 r  sm/D_registers_q[7][11]_i_9/O
                         net (fo=3, routed)           0.427    18.985    sm/D_registers_q[7][11]_i_9_n_0
    SLICE_X45Y69         LUT6 (Prop_lut6_I5_O)        0.124    19.109 r  sm/D_registers_q[7][11]_i_4/O
                         net (fo=4, routed)           0.590    19.700    sm/D_registers_q[7][11]_i_4_n_0
    SLICE_X45Y70         LUT5 (Prop_lut5_I4_O)        0.118    19.818 r  sm/D_registers_q[7][13]_i_6/O
                         net (fo=3, routed)           0.318    20.135    sm/D_registers_q[7][13]_i_6_n_0
    SLICE_X45Y71         LUT6 (Prop_lut6_I5_O)        0.326    20.461 r  sm/D_registers_q[7][15]_i_5/O
                         net (fo=5, routed)           0.375    20.836    sm/D_registers_q[7][15]_i_5_n_0
    SLICE_X44Y71         LUT6 (Prop_lut6_I5_O)        0.124    20.960 r  sm/D_registers_q[7][17]_i_6/O
                         net (fo=4, routed)           0.624    21.584    sm/D_registers_q[7][17]_i_6_n_0
    SLICE_X45Y73         LUT6 (Prop_lut6_I5_O)        0.124    21.708 r  sm/D_registers_q[7][19]_i_5/O
                         net (fo=4, routed)           0.659    22.367    sm/D_registers_q[7][19]_i_5_n_0
    SLICE_X49Y72         LUT5 (Prop_lut5_I4_O)        0.118    22.485 r  sm/D_registers_q[7][21]_i_5/O
                         net (fo=4, routed)           0.675    23.161    sm/D_registers_q[7][21]_i_5_n_0
    SLICE_X48Y75         LUT5 (Prop_lut5_I4_O)        0.320    23.481 r  sm/D_registers_q[7][23]_i_5/O
                         net (fo=4, routed)           1.068    24.548    sm/D_registers_q[7][23]_i_5_n_0
    SLICE_X46Y76         LUT5 (Prop_lut5_I4_O)        0.348    24.896 r  sm/D_registers_q[7][25]_i_5/O
                         net (fo=4, routed)           0.896    25.792    sm/D_registers_q[7][25]_i_5_n_0
    SLICE_X48Y76         LUT5 (Prop_lut5_I4_O)        0.354    26.146 r  sm/D_registers_q[7][27]_i_5/O
                         net (fo=4, routed)           0.575    26.721    sm/D_registers_q[7][27]_i_5_n_0
    SLICE_X49Y75         LUT5 (Prop_lut5_I4_O)        0.320    27.041 r  sm/D_registers_q[7][29]_i_3/O
                         net (fo=4, routed)           0.648    27.689    sm/D_registers_q[7][29]_i_3_n_0
    SLICE_X49Y74         LUT5 (Prop_lut5_I4_O)        0.320    28.009 r  sm/D_registers_q[7][31]_i_68/O
                         net (fo=4, routed)           0.324    28.333    sm/D_registers_q[7][31]_i_68_n_0
    SLICE_X49Y73         LUT6 (Prop_lut6_I3_O)        0.326    28.659 r  sm/D_registers_q[7][31]_i_35/O
                         net (fo=1, routed)           0.405    29.063    sm/D_registers_q[7][31]_i_35_n_0
    SLICE_X49Y71         LUT2 (Prop_lut2_I1_O)        0.124    29.187 f  sm/D_registers_q[7][31]_i_9/O
                         net (fo=2, routed)           0.580    29.768    sm/M_alum_out[31]
    SLICE_X49Y71         LUT6 (Prop_lut6_I4_O)        0.124    29.892 r  sm/D_states_q[7]_i_25/O
                         net (fo=4, routed)           0.996    30.887    sm/D_states_q[7]_i_25_n_0
    SLICE_X58Y72         LUT6 (Prop_lut6_I1_O)        0.124    31.011 r  sm/D_states_q[7]_i_6/O
                         net (fo=1, routed)           0.937    31.948    sm/accel_edge/D_states_q_reg[4]_rep__1_1
    SLICE_X57Y66         LUT6 (Prop_lut6_I3_O)        0.124    32.072 r  sm/accel_edge/D_states_q[7]_i_1/O
                         net (fo=26, routed)          1.004    33.076    sm/accel_edge_n_0
    SLICE_X63Y64         FDRE                                         r  sm/D_states_q_reg[4]_rep/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.504   104.908    sm/clk_IBUF_BUFG
    SLICE_X63Y64         FDRE                                         r  sm/D_states_q_reg[4]_rep/C
                         clock pessimism              0.258   105.166    
                         clock uncertainty           -0.035   105.131    
    SLICE_X63Y64         FDRE (Setup_fdre_C_CE)      -0.205   104.926    sm/D_states_q_reg[4]_rep
  -------------------------------------------------------------------
                         required time                        104.926    
                         arrival time                         -33.076    
  -------------------------------------------------------------------
                         slack                                 71.850    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.498%)  route 0.280ns (66.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.588     1.532    sr3/clk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.280     1.953    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X64Y66         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.856     2.046    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y66         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.502     1.545    
    SLICE_X64Y66         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.854    sr3/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_0_0/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.498%)  route 0.280ns (66.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.588     1.532    sr3/clk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.280     1.953    sr3/ram/mem_reg_0_3_0_0/A1
    SLICE_X64Y66         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.856     2.046    sr3/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y66         RAMD32                                       r  sr3/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.502     1.545    
    SLICE_X64Y66         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.854    sr3/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/DP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.498%)  route 0.280ns (66.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.588     1.532    sr3/clk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.280     1.953    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X64Y66         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.856     2.046    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y66         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.502     1.545    
    SLICE_X64Y66         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.854    sr3/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 sr3/D_waddr_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr3/ram/mem_reg_0_3_1_1/SP/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.421ns  (logic 0.141ns (33.498%)  route 0.280ns (66.502%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.046ns
    Source Clock Delay      (SCD):    1.532ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.588     1.532    sr3/clk_IBUF_BUFG
    SLICE_X65Y66         FDRE                                         r  sr3/D_waddr_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y66         FDRE (Prop_fdre_C_Q)         0.141     1.673 r  sr3/D_waddr_q_reg[1]/Q
                         net (fo=10, routed)          0.280     1.953    sr3/ram/mem_reg_0_3_1_1/A1
    SLICE_X64Y66         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.856     2.046    sr3/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y66         RAMD32                                       r  sr3/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.502     1.545    
    SLICE_X64Y66         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.854    sr3/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.854    
                         arrival time                           1.953    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.666%)  route 0.271ns (62.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.586     1.530    sr1/clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.164     1.694 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.271     1.965    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y67         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.855     2.045    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y67         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.545    
    SLICE_X64Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.855    sr1/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.666%)  route 0.271ns (62.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.586     1.530    sr1/clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.164     1.694 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.271     1.965    sr1/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y67         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.855     2.045    sr1/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y67         RAMD32                                       r  sr1/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.545    
    SLICE_X64Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.855    sr1/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.666%)  route 0.271ns (62.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.586     1.530    sr1/clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.164     1.694 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.271     1.965    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X64Y67         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.855     2.045    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y67         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/DP/CLK
                         clock pessimism             -0.501     1.545    
    SLICE_X64Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.855    sr1/ram/mem_reg_0_3_1_1/DP
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 sr1/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr1/ram/mem_reg_0_3_1_1/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.666%)  route 0.271ns (62.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.045ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.586     1.530    sr1/clk_IBUF_BUFG
    SLICE_X64Y68         FDRE                                         r  sr1/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y68         FDRE (Prop_fdre_C_Q)         0.164     1.694 r  sr1/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.271     1.965    sr1/ram/mem_reg_0_3_1_1/A0
    SLICE_X64Y67         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.855     2.045    sr1/ram/mem_reg_0_3_1_1/WCLK
    SLICE_X64Y67         RAMD32                                       r  sr1/ram/mem_reg_0_3_1_1/SP/CLK
                         clock pessimism             -0.501     1.545    
    SLICE_X64Y67         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.855    sr1/ram/mem_reg_0_3_1_1/SP
  -------------------------------------------------------------------
                         required time                         -1.855    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/DP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.666%)  route 0.271ns (62.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.580     1.524    sr2/clk_IBUF_BUFG
    SLICE_X64Y74         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.271     1.959    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.848     2.038    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/DP/CLK
                         clock pessimism             -0.501     1.538    
    SLICE_X64Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.848    sr2/ram/mem_reg_0_3_0_0/DP
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 sr2/D_waddr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            sr2/ram/mem_reg_0_3_0_0/SP/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.164ns (37.666%)  route 0.271ns (62.334%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.580     1.524    sr2/clk_IBUF_BUFG
    SLICE_X64Y74         FDRE                                         r  sr2/D_waddr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y74         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  sr2/D_waddr_q_reg[0]/Q
                         net (fo=10, routed)          0.271     1.959    sr2/ram/mem_reg_0_3_0_0/A0
    SLICE_X64Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.848     2.038    sr2/ram/mem_reg_0_3_0_0/WCLK
    SLICE_X64Y73         RAMD32                                       r  sr2/ram/mem_reg_0_3_0_0/SP/CLK
                         clock pessimism             -0.501     1.538    
    SLICE_X64Y73         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     1.848    sr2/ram/mem_reg_0_3_0_0/SP
  -------------------------------------------------------------------
                         required time                         -1.848    
                         arrival time                           1.959    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y24   brams/bram1/ram_reg/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         100.000     97.424     RAMB18_X1Y25   brams/bram2/ram_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y61   D_buff4_q_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y61   D_buff4_q_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y61   D_buff4_q_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X65Y61   D_buff4_q_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X50Y69   L_reg/D_registers_q_reg[0][0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y71   L_reg/D_registers_q_reg[0][10]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X41Y71   L_reg/D_registers_q_reg[0][11]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y67   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y67   sr1/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y67   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y67   sr1/ram/mem_reg_0_3_0_0/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y67   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y67   sr1/ram/mem_reg_0_3_1_1/DP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y67   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y67   sr1/ram/mem_reg_0_3_1_1/SP/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y73   sr2/ram/mem_reg_0_3_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y73   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y67   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y67   sr1/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y67   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y67   sr1/ram/mem_reg_0_3_0_0/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y67   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y67   sr1/ram/mem_reg_0_3_1_1/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y67   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y67   sr1/ram/mem_reg_0_3_1_1/SP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y73   sr2/ram/mem_reg_0_3_0_0/DP/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.250         50.000      48.750     SLICE_X64Y73   sr2/ram/mem_reg_0_3_0_0/DP/CLK



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack       91.075ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.836ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             91.075ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.548ns  (logic 0.969ns (11.335%)  route 7.579ns (88.665%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 104.898 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X54Y64         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDSE (Prop_fdse_C_Q)         0.518     5.656 r  sm/D_states_q_reg[0]/Q
                         net (fo=319, routed)         3.897     9.553    sm/Q[0]
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.119     9.672 r  sm/D_debug_dff_q[4]_i_6/O
                         net (fo=18, routed)          3.151    12.823    sm/D_debug_dff_q[4]_i_6_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I5_O)        0.332    13.155 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.532    13.686    fifo_reset_cond/AS[0]
    SLICE_X62Y73         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.494   104.898    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y73         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism              0.258   105.156    
                         clock uncertainty           -0.035   105.121    
    SLICE_X62Y73         FDPE (Recov_fdpe_C_PRE)     -0.359   104.762    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                        104.762    
                         arrival time                         -13.686    
  -------------------------------------------------------------------
                         slack                                 91.075    

Slack (MET) :             91.075ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.548ns  (logic 0.969ns (11.335%)  route 7.579ns (88.665%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 104.898 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X54Y64         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDSE (Prop_fdse_C_Q)         0.518     5.656 r  sm/D_states_q_reg[0]/Q
                         net (fo=319, routed)         3.897     9.553    sm/Q[0]
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.119     9.672 r  sm/D_debug_dff_q[4]_i_6/O
                         net (fo=18, routed)          3.151    12.823    sm/D_debug_dff_q[4]_i_6_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I5_O)        0.332    13.155 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.532    13.686    fifo_reset_cond/AS[0]
    SLICE_X62Y73         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.494   104.898    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y73         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism              0.258   105.156    
                         clock uncertainty           -0.035   105.121    
    SLICE_X62Y73         FDPE (Recov_fdpe_C_PRE)     -0.359   104.762    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                        104.762    
                         arrival time                         -13.686    
  -------------------------------------------------------------------
                         slack                                 91.075    

Slack (MET) :             91.075ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.548ns  (logic 0.969ns (11.335%)  route 7.579ns (88.665%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 104.898 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X54Y64         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDSE (Prop_fdse_C_Q)         0.518     5.656 r  sm/D_states_q_reg[0]/Q
                         net (fo=319, routed)         3.897     9.553    sm/Q[0]
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.119     9.672 r  sm/D_debug_dff_q[4]_i_6/O
                         net (fo=18, routed)          3.151    12.823    sm/D_debug_dff_q[4]_i_6_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I5_O)        0.332    13.155 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.532    13.686    fifo_reset_cond/AS[0]
    SLICE_X62Y73         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.494   104.898    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y73         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism              0.258   105.156    
                         clock uncertainty           -0.035   105.121    
    SLICE_X62Y73         FDPE (Recov_fdpe_C_PRE)     -0.359   104.762    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                        104.762    
                         arrival time                         -13.686    
  -------------------------------------------------------------------
                         slack                                 91.075    

Slack (MET) :             91.075ns  (required time - arrival time)
  Source:                 sm/D_states_q_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_0 rise@100.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.548ns  (logic 0.969ns (11.335%)  route 7.579ns (88.665%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 104.898 - 100.000 ) 
    Source Clock Delay      (SCD):    5.138ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.554     5.138    sm/clk_IBUF_BUFG
    SLICE_X54Y64         FDSE                                         r  sm/D_states_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y64         FDSE (Prop_fdse_C_Q)         0.518     5.656 r  sm/D_states_q_reg[0]/Q
                         net (fo=319, routed)         3.897     9.553    sm/Q[0]
    SLICE_X58Y62         LUT2 (Prop_lut2_I1_O)        0.119     9.672 r  sm/D_debug_dff_q[4]_i_6/O
                         net (fo=18, routed)          3.151    12.823    sm/D_debug_dff_q[4]_i_6_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I5_O)        0.332    13.155 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.532    13.686    fifo_reset_cond/AS[0]
    SLICE_X62Y73         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)    100.000   100.000 r  
    N14                                               0.000   100.000 r  clk (IN)
                         net (fo=0)                   0.000   100.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446   101.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868   103.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091   103.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.494   104.898    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y73         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism              0.258   105.156    
                         clock uncertainty           -0.035   105.121    
    SLICE_X62Y73         FDPE (Recov_fdpe_C_PRE)     -0.359   104.762    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                        104.762    
                         arrival time                         -13.686    
  -------------------------------------------------------------------
                         slack                                 91.075    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.186ns (24.949%)  route 0.560ns (75.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.589     1.533    sm/clk_IBUF_BUFG
    SLICE_X65Y63         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDSE (Prop_fdse_C_Q)         0.141     1.674 r  sm/D_states_q_reg[7]_rep__0/Q
                         net (fo=96, routed)          0.383     2.056    sm/D_states_q_reg[7]_rep__0_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I3_O)        0.045     2.101 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.177     2.278    fifo_reset_cond/AS[0]
    SLICE_X62Y73         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.848     2.038    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y73         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[0]/C
                         clock pessimism             -0.501     1.538    
    SLICE_X62Y73         FDPE (Remov_fdpe_C_PRE)     -0.095     1.443    fifo_reset_cond/D_stage_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.186ns (24.949%)  route 0.560ns (75.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.589     1.533    sm/clk_IBUF_BUFG
    SLICE_X65Y63         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDSE (Prop_fdse_C_Q)         0.141     1.674 r  sm/D_states_q_reg[7]_rep__0/Q
                         net (fo=96, routed)          0.383     2.056    sm/D_states_q_reg[7]_rep__0_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I3_O)        0.045     2.101 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.177     2.278    fifo_reset_cond/AS[0]
    SLICE_X62Y73         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.848     2.038    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y73         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[1]/C
                         clock pessimism             -0.501     1.538    
    SLICE_X62Y73         FDPE (Remov_fdpe_C_PRE)     -0.095     1.443    fifo_reset_cond/D_stage_q_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.186ns (24.949%)  route 0.560ns (75.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.589     1.533    sm/clk_IBUF_BUFG
    SLICE_X65Y63         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDSE (Prop_fdse_C_Q)         0.141     1.674 r  sm/D_states_q_reg[7]_rep__0/Q
                         net (fo=96, routed)          0.383     2.056    sm/D_states_q_reg[7]_rep__0_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I3_O)        0.045     2.101 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.177     2.278    fifo_reset_cond/AS[0]
    SLICE_X62Y73         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.848     2.038    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y73         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[2]/C
                         clock pessimism             -0.501     1.538    
    SLICE_X62Y73         FDPE (Remov_fdpe_C_PRE)     -0.095     1.443    fifo_reset_cond/D_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.836    

Slack (MET) :             0.836ns  (arrival time - required time)
  Source:                 sm/D_states_q_reg[7]_rep__0/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            fifo_reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.746ns  (logic 0.186ns (24.949%)  route 0.560ns (75.051%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.533ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.589     1.533    sm/clk_IBUF_BUFG
    SLICE_X65Y63         FDSE                                         r  sm/D_states_q_reg[7]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y63         FDSE (Prop_fdse_C_Q)         0.141     1.674 r  sm/D_states_q_reg[7]_rep__0/Q
                         net (fo=96, routed)          0.383     2.056    sm/D_states_q_reg[7]_rep__0_n_0
    SLICE_X62Y73         LUT6 (Prop_lut6_I3_O)        0.045     2.101 f  sm/D_stage_q[3]_i_1/O
                         net (fo=4, routed)           0.177     2.278    fifo_reset_cond/AS[0]
    SLICE_X62Y73         FDPE                                         f  fifo_reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.848     2.038    fifo_reset_cond/clk_IBUF_BUFG
    SLICE_X62Y73         FDPE                                         r  fifo_reset_cond/D_stage_q_reg[3]/C
                         clock pessimism             -0.501     1.538    
    SLICE_X62Y73         FDPE (Remov_fdpe_C_PRE)     -0.095     1.443    fifo_reset_cond/D_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.443    
                         arrival time                           2.278    
  -------------------------------------------------------------------
                         slack                                  0.836    





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            63 Endpoints
Min Delay            63 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.675ns  (logic 11.843ns (31.433%)  route 25.833ns (68.567%))
  Logic Levels:           33  (CARRY4=8 LUT2=1 LUT3=4 LUT4=4 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X43Y70         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     5.581 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          2.002     7.583    L_reg/M_sm_pbc[7]
    SLICE_X45Y66         LUT3 (Prop_lut3_I2_O)        0.152     7.735 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           0.683     8.418    L_reg/i__carry_i_14__3_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I2_O)        0.326     8.744 f  L_reg/L_4b16e7ed_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           1.468    10.212    L_reg/L_4b16e7ed_remainder0_carry_i_16__0_n_0
    SLICE_X47Y65         LUT3 (Prop_lut3_I0_O)        0.152    10.364 f  L_reg/L_4b16e7ed_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.669    11.033    L_reg/L_4b16e7ed_remainder0_carry_i_19__0_n_0
    SLICE_X47Y65         LUT5 (Prop_lut5_I3_O)        0.360    11.393 r  L_reg/L_4b16e7ed_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.874    12.267    L_reg/L_4b16e7ed_remainder0_carry_i_10__0_n_0
    SLICE_X46Y65         LUT4 (Prop_lut4_I1_O)        0.326    12.593 r  L_reg/L_4b16e7ed_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.593    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.126 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.126    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_carry_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.345 f  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.987    14.332    L_reg/L_4b16e7ed_remainder0_1[4]
    SLICE_X43Y65         LUT3 (Prop_lut3_I0_O)        0.323    14.655 f  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.981    15.636    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X41Y64         LUT5 (Prop_lut5_I2_O)        0.326    15.962 r  L_reg/i__carry_i_25__2/O
                         net (fo=1, routed)           0.790    16.752    L_reg/i__carry_i_25__2_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I5_O)        0.124    16.876 f  L_reg/i__carry_i_22__0/O
                         net (fo=4, routed)           1.053    17.929    L_reg/i__carry_i_22__0_n_0
    SLICE_X45Y63         LUT5 (Prop_lut5_I3_O)        0.152    18.081 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.848    18.928    L_reg/i__carry_i_19__1_n_0
    SLICE_X45Y63         LUT4 (Prop_lut4_I1_O)        0.326    19.254 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.940    20.194    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X46Y64         LUT4 (Prop_lut4_I3_O)        0.124    20.318 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.805    21.123    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X44Y64         LUT6 (Prop_lut6_I2_O)        0.124    21.247 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    21.247    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.645 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.645    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.958 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.965    22.924    L_reg/L_4b16e7ed_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X44Y62         LUT5 (Prop_lut5_I0_O)        0.306    23.230 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.416    23.645    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X44Y61         LUT5 (Prop_lut5_I0_O)        0.124    23.769 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.207    24.977    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__0/i__carry__0_0
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124    25.101 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.912    26.013    L_reg/i__carry_i_13__1_0
    SLICE_X40Y61         LUT5 (Prop_lut5_I0_O)        0.152    26.165 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.791    26.955    L_reg/i__carry_i_23__1_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I0_O)        0.326    27.281 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           1.313    28.594    L_reg/i__carry_i_13__1_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I1_O)        0.152    28.746 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.859    29.606    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X43Y59         LUT5 (Prop_lut5_I0_O)        0.348    29.954 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.954    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.504 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.504    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.618 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.618    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.732 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.732    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.954 f  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.023    31.977    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.299    32.276 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    32.558    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.124    32.682 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.856    33.538    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I2_O)        0.124    33.662 f  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.965    34.627    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I5_O)        0.124    34.751 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.508    36.259    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y57         LUT4 (Prop_lut4_I0_O)        0.152    36.411 r  L_reg/bseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.636    39.047    bseg_OBUF[3]
    R1                   OBUF (Prop_obuf_I_O)         3.754    42.800 r  bseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    42.800    bseg[3]
    R1                                                                r  bseg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.451ns  (logic 11.605ns (30.986%)  route 25.846ns (69.014%))
  Logic Levels:           33  (CARRY4=8 LUT2=1 LUT3=4 LUT4=4 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X43Y70         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     5.581 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          2.002     7.583    L_reg/M_sm_pbc[7]
    SLICE_X45Y66         LUT3 (Prop_lut3_I2_O)        0.152     7.735 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           0.683     8.418    L_reg/i__carry_i_14__3_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I2_O)        0.326     8.744 f  L_reg/L_4b16e7ed_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           1.468    10.212    L_reg/L_4b16e7ed_remainder0_carry_i_16__0_n_0
    SLICE_X47Y65         LUT3 (Prop_lut3_I0_O)        0.152    10.364 f  L_reg/L_4b16e7ed_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.669    11.033    L_reg/L_4b16e7ed_remainder0_carry_i_19__0_n_0
    SLICE_X47Y65         LUT5 (Prop_lut5_I3_O)        0.360    11.393 r  L_reg/L_4b16e7ed_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.874    12.267    L_reg/L_4b16e7ed_remainder0_carry_i_10__0_n_0
    SLICE_X46Y65         LUT4 (Prop_lut4_I1_O)        0.326    12.593 r  L_reg/L_4b16e7ed_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.593    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.126 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.126    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_carry_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.345 f  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.987    14.332    L_reg/L_4b16e7ed_remainder0_1[4]
    SLICE_X43Y65         LUT3 (Prop_lut3_I0_O)        0.323    14.655 f  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.981    15.636    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X41Y64         LUT5 (Prop_lut5_I2_O)        0.326    15.962 r  L_reg/i__carry_i_25__2/O
                         net (fo=1, routed)           0.790    16.752    L_reg/i__carry_i_25__2_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I5_O)        0.124    16.876 f  L_reg/i__carry_i_22__0/O
                         net (fo=4, routed)           1.053    17.929    L_reg/i__carry_i_22__0_n_0
    SLICE_X45Y63         LUT5 (Prop_lut5_I3_O)        0.152    18.081 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.848    18.928    L_reg/i__carry_i_19__1_n_0
    SLICE_X45Y63         LUT4 (Prop_lut4_I1_O)        0.326    19.254 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.940    20.194    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X46Y64         LUT4 (Prop_lut4_I3_O)        0.124    20.318 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.805    21.123    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X44Y64         LUT6 (Prop_lut6_I2_O)        0.124    21.247 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    21.247    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.645 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.645    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.958 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.965    22.924    L_reg/L_4b16e7ed_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X44Y62         LUT5 (Prop_lut5_I0_O)        0.306    23.230 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.416    23.645    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X44Y61         LUT5 (Prop_lut5_I0_O)        0.124    23.769 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.207    24.977    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__0/i__carry__0_0
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124    25.101 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.912    26.013    L_reg/i__carry_i_13__1_0
    SLICE_X40Y61         LUT5 (Prop_lut5_I0_O)        0.152    26.165 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.791    26.955    L_reg/i__carry_i_23__1_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I0_O)        0.326    27.281 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           1.313    28.594    L_reg/i__carry_i_13__1_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I1_O)        0.152    28.746 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.859    29.606    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X43Y59         LUT5 (Prop_lut5_I0_O)        0.348    29.954 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.954    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.504 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.504    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.618 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.618    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.732 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.732    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.954 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.023    31.977    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.299    32.276 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    32.558    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.124    32.682 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.856    33.538    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I2_O)        0.124    33.662 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.965    34.627    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I5_O)        0.124    34.751 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.505    36.257    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y57         LUT4 (Prop_lut4_I0_O)        0.124    36.381 r  L_reg/bseg_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           2.652    39.032    bseg_OBUF[10]
    T4                   OBUF (Prop_obuf_I_O)         3.544    42.576 r  bseg_OBUF[10]_inst/O
                         net (fo=0)                   0.000    42.576    bseg[10]
    T4                                                                r  bseg[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.446ns  (logic 11.798ns (31.506%)  route 25.649ns (68.494%))
  Logic Levels:           33  (CARRY4=8 LUT2=1 LUT3=4 LUT4=4 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X43Y70         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     5.581 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          2.002     7.583    L_reg/M_sm_pbc[7]
    SLICE_X45Y66         LUT3 (Prop_lut3_I2_O)        0.152     7.735 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           0.683     8.418    L_reg/i__carry_i_14__3_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I2_O)        0.326     8.744 f  L_reg/L_4b16e7ed_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           1.468    10.212    L_reg/L_4b16e7ed_remainder0_carry_i_16__0_n_0
    SLICE_X47Y65         LUT3 (Prop_lut3_I0_O)        0.152    10.364 f  L_reg/L_4b16e7ed_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.669    11.033    L_reg/L_4b16e7ed_remainder0_carry_i_19__0_n_0
    SLICE_X47Y65         LUT5 (Prop_lut5_I3_O)        0.360    11.393 r  L_reg/L_4b16e7ed_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.874    12.267    L_reg/L_4b16e7ed_remainder0_carry_i_10__0_n_0
    SLICE_X46Y65         LUT4 (Prop_lut4_I1_O)        0.326    12.593 r  L_reg/L_4b16e7ed_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.593    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.126 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.126    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_carry_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.345 f  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.987    14.332    L_reg/L_4b16e7ed_remainder0_1[4]
    SLICE_X43Y65         LUT3 (Prop_lut3_I0_O)        0.323    14.655 f  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.981    15.636    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X41Y64         LUT5 (Prop_lut5_I2_O)        0.326    15.962 r  L_reg/i__carry_i_25__2/O
                         net (fo=1, routed)           0.790    16.752    L_reg/i__carry_i_25__2_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I5_O)        0.124    16.876 f  L_reg/i__carry_i_22__0/O
                         net (fo=4, routed)           1.053    17.929    L_reg/i__carry_i_22__0_n_0
    SLICE_X45Y63         LUT5 (Prop_lut5_I3_O)        0.152    18.081 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.848    18.928    L_reg/i__carry_i_19__1_n_0
    SLICE_X45Y63         LUT4 (Prop_lut4_I1_O)        0.326    19.254 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.940    20.194    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X46Y64         LUT4 (Prop_lut4_I3_O)        0.124    20.318 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.805    21.123    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X44Y64         LUT6 (Prop_lut6_I2_O)        0.124    21.247 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    21.247    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.645 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.645    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.958 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.965    22.924    L_reg/L_4b16e7ed_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X44Y62         LUT5 (Prop_lut5_I0_O)        0.306    23.230 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.416    23.645    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X44Y61         LUT5 (Prop_lut5_I0_O)        0.124    23.769 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.207    24.977    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__0/i__carry__0_0
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124    25.101 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.912    26.013    L_reg/i__carry_i_13__1_0
    SLICE_X40Y61         LUT5 (Prop_lut5_I0_O)        0.152    26.165 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.791    26.955    L_reg/i__carry_i_23__1_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I0_O)        0.326    27.281 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           1.313    28.594    L_reg/i__carry_i_13__1_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I1_O)        0.152    28.746 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.859    29.606    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X43Y59         LUT5 (Prop_lut5_I0_O)        0.348    29.954 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.954    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.504 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.504    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.618 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.618    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.732 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.732    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.954 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.023    31.977    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.299    32.276 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    32.558    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.124    32.682 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.856    33.538    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I2_O)        0.124    33.662 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.965    34.627    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I5_O)        0.124    34.751 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.505    36.257    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y57         LUT4 (Prop_lut4_I1_O)        0.152    36.409 r  L_reg/bseg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.454    38.863    bseg_OBUF[4]
    M5                   OBUF (Prop_obuf_I_O)         3.709    42.571 r  bseg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    42.571    bseg[4]
    M5                                                                r  bseg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        37.438ns  (logic 11.606ns (31.001%)  route 25.832ns (68.999%))
  Logic Levels:           33  (CARRY4=8 LUT2=1 LUT3=4 LUT4=4 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X43Y70         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     5.581 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          2.002     7.583    L_reg/M_sm_pbc[7]
    SLICE_X45Y66         LUT3 (Prop_lut3_I2_O)        0.152     7.735 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           0.683     8.418    L_reg/i__carry_i_14__3_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I2_O)        0.326     8.744 f  L_reg/L_4b16e7ed_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           1.468    10.212    L_reg/L_4b16e7ed_remainder0_carry_i_16__0_n_0
    SLICE_X47Y65         LUT3 (Prop_lut3_I0_O)        0.152    10.364 f  L_reg/L_4b16e7ed_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.669    11.033    L_reg/L_4b16e7ed_remainder0_carry_i_19__0_n_0
    SLICE_X47Y65         LUT5 (Prop_lut5_I3_O)        0.360    11.393 r  L_reg/L_4b16e7ed_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.874    12.267    L_reg/L_4b16e7ed_remainder0_carry_i_10__0_n_0
    SLICE_X46Y65         LUT4 (Prop_lut4_I1_O)        0.326    12.593 r  L_reg/L_4b16e7ed_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.593    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.126 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.126    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_carry_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.345 f  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.987    14.332    L_reg/L_4b16e7ed_remainder0_1[4]
    SLICE_X43Y65         LUT3 (Prop_lut3_I0_O)        0.323    14.655 f  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.981    15.636    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X41Y64         LUT5 (Prop_lut5_I2_O)        0.326    15.962 r  L_reg/i__carry_i_25__2/O
                         net (fo=1, routed)           0.790    16.752    L_reg/i__carry_i_25__2_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I5_O)        0.124    16.876 f  L_reg/i__carry_i_22__0/O
                         net (fo=4, routed)           1.053    17.929    L_reg/i__carry_i_22__0_n_0
    SLICE_X45Y63         LUT5 (Prop_lut5_I3_O)        0.152    18.081 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.848    18.928    L_reg/i__carry_i_19__1_n_0
    SLICE_X45Y63         LUT4 (Prop_lut4_I1_O)        0.326    19.254 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.940    20.194    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X46Y64         LUT4 (Prop_lut4_I3_O)        0.124    20.318 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.805    21.123    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X44Y64         LUT6 (Prop_lut6_I2_O)        0.124    21.247 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    21.247    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.645 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.645    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.958 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.965    22.924    L_reg/L_4b16e7ed_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X44Y62         LUT5 (Prop_lut5_I0_O)        0.306    23.230 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.416    23.645    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X44Y61         LUT5 (Prop_lut5_I0_O)        0.124    23.769 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.207    24.977    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__0/i__carry__0_0
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124    25.101 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.912    26.013    L_reg/i__carry_i_13__1_0
    SLICE_X40Y61         LUT5 (Prop_lut5_I0_O)        0.152    26.165 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.791    26.955    L_reg/i__carry_i_23__1_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I0_O)        0.326    27.281 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           1.313    28.594    L_reg/i__carry_i_13__1_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I1_O)        0.152    28.746 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.859    29.606    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X43Y59         LUT5 (Prop_lut5_I0_O)        0.348    29.954 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.954    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.504 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.504    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.618 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.618    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.732 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.732    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.954 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.023    31.977    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.299    32.276 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    32.558    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.124    32.682 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.856    33.538    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I2_O)        0.124    33.662 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.965    34.627    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I5_O)        0.124    34.751 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.519    36.270    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y57         LUT4 (Prop_lut4_I0_O)        0.124    36.394 r  L_reg/bseg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.623    39.018    bseg_OBUF[6]
    R3                   OBUF (Prop_obuf_I_O)         3.545    42.563 r  bseg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    42.563    bseg[6]
    R3                                                                r  bseg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.902ns  (logic 11.788ns (31.945%)  route 25.114ns (68.055%))
  Logic Levels:           33  (CARRY4=8 LUT2=1 LUT3=4 LUT4=4 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X43Y70         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     5.581 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          2.002     7.583    L_reg/M_sm_pbc[7]
    SLICE_X45Y66         LUT3 (Prop_lut3_I2_O)        0.152     7.735 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           0.683     8.418    L_reg/i__carry_i_14__3_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I2_O)        0.326     8.744 f  L_reg/L_4b16e7ed_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           1.468    10.212    L_reg/L_4b16e7ed_remainder0_carry_i_16__0_n_0
    SLICE_X47Y65         LUT3 (Prop_lut3_I0_O)        0.152    10.364 f  L_reg/L_4b16e7ed_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.669    11.033    L_reg/L_4b16e7ed_remainder0_carry_i_19__0_n_0
    SLICE_X47Y65         LUT5 (Prop_lut5_I3_O)        0.360    11.393 r  L_reg/L_4b16e7ed_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.874    12.267    L_reg/L_4b16e7ed_remainder0_carry_i_10__0_n_0
    SLICE_X46Y65         LUT4 (Prop_lut4_I1_O)        0.326    12.593 r  L_reg/L_4b16e7ed_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.593    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.126 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.126    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_carry_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.345 f  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.987    14.332    L_reg/L_4b16e7ed_remainder0_1[4]
    SLICE_X43Y65         LUT3 (Prop_lut3_I0_O)        0.323    14.655 f  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.981    15.636    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X41Y64         LUT5 (Prop_lut5_I2_O)        0.326    15.962 r  L_reg/i__carry_i_25__2/O
                         net (fo=1, routed)           0.790    16.752    L_reg/i__carry_i_25__2_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I5_O)        0.124    16.876 f  L_reg/i__carry_i_22__0/O
                         net (fo=4, routed)           1.053    17.929    L_reg/i__carry_i_22__0_n_0
    SLICE_X45Y63         LUT5 (Prop_lut5_I3_O)        0.152    18.081 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.848    18.928    L_reg/i__carry_i_19__1_n_0
    SLICE_X45Y63         LUT4 (Prop_lut4_I1_O)        0.326    19.254 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.940    20.194    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X46Y64         LUT4 (Prop_lut4_I3_O)        0.124    20.318 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.805    21.123    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X44Y64         LUT6 (Prop_lut6_I2_O)        0.124    21.247 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    21.247    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.645 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.645    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.958 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.965    22.924    L_reg/L_4b16e7ed_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X44Y62         LUT5 (Prop_lut5_I0_O)        0.306    23.230 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.416    23.645    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X44Y61         LUT5 (Prop_lut5_I0_O)        0.124    23.769 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.207    24.977    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__0/i__carry__0_0
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124    25.101 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.912    26.013    L_reg/i__carry_i_13__1_0
    SLICE_X40Y61         LUT5 (Prop_lut5_I0_O)        0.152    26.165 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.791    26.955    L_reg/i__carry_i_23__1_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I0_O)        0.326    27.281 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           1.313    28.594    L_reg/i__carry_i_13__1_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I1_O)        0.152    28.746 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.859    29.606    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X43Y59         LUT5 (Prop_lut5_I0_O)        0.348    29.954 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.954    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.504 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.504    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.618 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.618    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.732 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.732    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.954 f  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.023    31.977    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.299    32.276 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    32.558    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.124    32.682 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.856    33.538    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I2_O)        0.124    33.662 f  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.965    34.627    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I5_O)        0.124    34.751 f  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.519    36.270    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y57         LUT4 (Prop_lut4_I0_O)        0.154    36.424 r  L_reg/bseg_OBUF[9]_inst_i_1/O
                         net (fo=1, routed)           1.905    38.330    bseg_OBUF[9]
    L5                   OBUF (Prop_obuf_I_O)         3.697    42.027 r  bseg_OBUF[9]_inst/O
                         net (fo=0)                   0.000    42.027    bseg[9]
    L5                                                                r  bseg[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.889ns  (logic 11.571ns (31.367%)  route 25.318ns (68.633%))
  Logic Levels:           33  (CARRY4=8 LUT2=1 LUT3=5 LUT4=3 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X43Y70         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     5.581 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          2.002     7.583    L_reg/M_sm_pbc[7]
    SLICE_X45Y66         LUT3 (Prop_lut3_I2_O)        0.152     7.735 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           0.683     8.418    L_reg/i__carry_i_14__3_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I2_O)        0.326     8.744 f  L_reg/L_4b16e7ed_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           1.468    10.212    L_reg/L_4b16e7ed_remainder0_carry_i_16__0_n_0
    SLICE_X47Y65         LUT3 (Prop_lut3_I0_O)        0.152    10.364 f  L_reg/L_4b16e7ed_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.669    11.033    L_reg/L_4b16e7ed_remainder0_carry_i_19__0_n_0
    SLICE_X47Y65         LUT5 (Prop_lut5_I3_O)        0.360    11.393 r  L_reg/L_4b16e7ed_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.874    12.267    L_reg/L_4b16e7ed_remainder0_carry_i_10__0_n_0
    SLICE_X46Y65         LUT4 (Prop_lut4_I1_O)        0.326    12.593 r  L_reg/L_4b16e7ed_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.593    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.126 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.126    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_carry_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.345 f  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.987    14.332    L_reg/L_4b16e7ed_remainder0_1[4]
    SLICE_X43Y65         LUT3 (Prop_lut3_I0_O)        0.323    14.655 f  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.981    15.636    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X41Y64         LUT5 (Prop_lut5_I2_O)        0.326    15.962 r  L_reg/i__carry_i_25__2/O
                         net (fo=1, routed)           0.790    16.752    L_reg/i__carry_i_25__2_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I5_O)        0.124    16.876 f  L_reg/i__carry_i_22__0/O
                         net (fo=4, routed)           1.053    17.929    L_reg/i__carry_i_22__0_n_0
    SLICE_X45Y63         LUT5 (Prop_lut5_I3_O)        0.152    18.081 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.848    18.928    L_reg/i__carry_i_19__1_n_0
    SLICE_X45Y63         LUT4 (Prop_lut4_I1_O)        0.326    19.254 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.940    20.194    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X46Y64         LUT4 (Prop_lut4_I3_O)        0.124    20.318 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.805    21.123    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X44Y64         LUT6 (Prop_lut6_I2_O)        0.124    21.247 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    21.247    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.645 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.645    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.958 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.965    22.924    L_reg/L_4b16e7ed_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X44Y62         LUT5 (Prop_lut5_I0_O)        0.306    23.230 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.416    23.645    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X44Y61         LUT5 (Prop_lut5_I0_O)        0.124    23.769 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.207    24.977    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__0/i__carry__0_0
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124    25.101 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.912    26.013    L_reg/i__carry_i_13__1_0
    SLICE_X40Y61         LUT5 (Prop_lut5_I0_O)        0.152    26.165 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.791    26.955    L_reg/i__carry_i_23__1_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I0_O)        0.326    27.281 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           1.313    28.594    L_reg/i__carry_i_13__1_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I1_O)        0.152    28.746 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.859    29.606    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X43Y59         LUT5 (Prop_lut5_I0_O)        0.348    29.954 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.954    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.504 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.504    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.618 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.618    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.732 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.732    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.954 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.023    31.977    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.299    32.276 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    32.558    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.124    32.682 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.856    33.538    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I2_O)        0.124    33.662 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.965    34.627    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I5_O)        0.124    34.751 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.520    36.272    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y57         LUT3 (Prop_lut3_I0_O)        0.124    36.396 r  L_reg/bseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.109    38.504    bseg_OBUF[0]
    L4                   OBUF (Prop_obuf_I_O)         3.510    42.014 r  bseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    42.014    bseg[0]
    L4                                                                r  bseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[3][7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            bseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        36.840ns  (logic 11.575ns (31.419%)  route 25.265ns (68.580%))
  Logic Levels:           33  (CARRY4=8 LUT2=1 LUT3=4 LUT4=4 LUT5=7 LUT6=8 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.541     5.125    L_reg/clk_IBUF_BUFG
    SLICE_X43Y70         FDRE                                         r  L_reg/D_registers_q_reg[3][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y70         FDRE (Prop_fdre_C_Q)         0.456     5.581 f  L_reg/D_registers_q_reg[3][7]/Q
                         net (fo=19, routed)          2.002     7.583    L_reg/M_sm_pbc[7]
    SLICE_X45Y66         LUT3 (Prop_lut3_I2_O)        0.152     7.735 r  L_reg/i__carry_i_14__3/O
                         net (fo=2, routed)           0.683     8.418    L_reg/i__carry_i_14__3_n_0
    SLICE_X44Y66         LUT6 (Prop_lut6_I2_O)        0.326     8.744 f  L_reg/L_4b16e7ed_remainder0_carry_i_16__0/O
                         net (fo=3, routed)           1.468    10.212    L_reg/L_4b16e7ed_remainder0_carry_i_16__0_n_0
    SLICE_X47Y65         LUT3 (Prop_lut3_I0_O)        0.152    10.364 f  L_reg/L_4b16e7ed_remainder0_carry_i_19__0/O
                         net (fo=2, routed)           0.669    11.033    L_reg/L_4b16e7ed_remainder0_carry_i_19__0_n_0
    SLICE_X47Y65         LUT5 (Prop_lut5_I3_O)        0.360    11.393 r  L_reg/L_4b16e7ed_remainder0_carry_i_10__0/O
                         net (fo=3, routed)           0.874    12.267    L_reg/L_4b16e7ed_remainder0_carry_i_10__0_n_0
    SLICE_X46Y65         LUT4 (Prop_lut4_I1_O)        0.326    12.593 r  L_reg/L_4b16e7ed_remainder0_carry_i_6__0/O
                         net (fo=1, routed)           0.000    12.593    bseg_driver/decimal_renderer/i__carry_i_6__3_0[1]
    SLICE_X46Y65         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.533    13.126 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    13.126    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_carry_n_0
    SLICE_X46Y66         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219    13.345 f  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_carry__0/O[0]
                         net (fo=6, routed)           0.987    14.332    L_reg/L_4b16e7ed_remainder0_1[4]
    SLICE_X43Y65         LUT3 (Prop_lut3_I0_O)        0.323    14.655 f  L_reg/i__carry__1_i_14__0/O
                         net (fo=8, routed)           0.981    15.636    L_reg/i__carry__1_i_14__0_n_0
    SLICE_X41Y64         LUT5 (Prop_lut5_I2_O)        0.326    15.962 r  L_reg/i__carry_i_25__2/O
                         net (fo=1, routed)           0.790    16.752    L_reg/i__carry_i_25__2_n_0
    SLICE_X42Y64         LUT6 (Prop_lut6_I5_O)        0.124    16.876 f  L_reg/i__carry_i_22__0/O
                         net (fo=4, routed)           1.053    17.929    L_reg/i__carry_i_22__0_n_0
    SLICE_X45Y63         LUT5 (Prop_lut5_I3_O)        0.152    18.081 f  L_reg/i__carry_i_19__1/O
                         net (fo=2, routed)           0.848    18.928    L_reg/i__carry_i_19__1_n_0
    SLICE_X45Y63         LUT4 (Prop_lut4_I1_O)        0.326    19.254 f  L_reg/i__carry__0_i_11__1/O
                         net (fo=2, routed)           0.940    20.194    L_reg/i__carry__0_i_11__1_n_0
    SLICE_X46Y64         LUT4 (Prop_lut4_I3_O)        0.124    20.318 r  L_reg/i__carry__0_i_2__1/O
                         net (fo=2, routed)           0.805    21.123    L_reg/D_registers_q_reg[3][8]_0[2]
    SLICE_X44Y64         LUT6 (Prop_lut6_I2_O)        0.124    21.247 r  L_reg/i__carry__0_i_6__2/O
                         net (fo=1, routed)           0.000    21.247    bseg_driver/decimal_renderer/i__carry__0_i_9__1_1[2]
    SLICE_X44Y64         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    21.645 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    21.645    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X44Y65         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    21.958 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__0/i__carry__1/O[3]
                         net (fo=2, routed)           0.965    22.924    L_reg/L_4b16e7ed_remainder0_inferred__1/i__carry__2_0[3]
    SLICE_X44Y62         LUT5 (Prop_lut5_I0_O)        0.306    23.230 r  L_reg/i__carry__0_i_15__1/O
                         net (fo=1, routed)           0.416    23.645    bseg_driver/decimal_renderer/i__carry_i_25__1
    SLICE_X44Y61         LUT5 (Prop_lut5_I0_O)        0.124    23.769 r  bseg_driver/decimal_renderer/i__carry__0_i_14__1/O
                         net (fo=7, routed)           1.207    24.977    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__0/i__carry__0_0
    SLICE_X41Y61         LUT2 (Prop_lut2_I0_O)        0.124    25.101 r  bseg_driver/decimal_renderer/i__carry_i_26__1/O
                         net (fo=8, routed)           0.912    26.013    L_reg/i__carry_i_13__1_0
    SLICE_X40Y61         LUT5 (Prop_lut5_I0_O)        0.152    26.165 r  L_reg/i__carry_i_23__1/O
                         net (fo=1, routed)           0.791    26.955    L_reg/i__carry_i_23__1_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I0_O)        0.326    27.281 f  L_reg/i__carry_i_13__1/O
                         net (fo=3, routed)           1.313    28.594    L_reg/i__carry_i_13__1_n_0
    SLICE_X42Y59         LUT3 (Prop_lut3_I1_O)        0.152    28.746 r  L_reg/i__carry_i_3__3/O
                         net (fo=2, routed)           0.859    29.606    L_reg/D_registers_q_reg[3][3]_0[0]
    SLICE_X43Y59         LUT5 (Prop_lut5_I0_O)        0.348    29.954 r  L_reg/i__carry_i_6__0/O
                         net (fo=1, routed)           0.000    29.954    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X43Y59         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    30.504 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    30.504    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry_n_0
    SLICE_X43Y60         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.618 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    30.618    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__0_n_0
    SLICE_X43Y61         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    30.732 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000    30.732    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__1_n_0
    SLICE_X43Y62         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    30.954 r  bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__2/O[0]
                         net (fo=1, routed)           1.023    31.977    bseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__2_n_7
    SLICE_X42Y61         LUT6 (Prop_lut6_I5_O)        0.299    32.276 r  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.282    32.558    bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_27_n_0
    SLICE_X42Y61         LUT6 (Prop_lut6_I1_O)        0.124    32.682 f  bseg_driver/decimal_renderer/bseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.856    33.538    L_reg/bseg_OBUF[10]_inst_i_4_0
    SLICE_X44Y61         LUT6 (Prop_lut6_I2_O)        0.124    33.662 r  L_reg/bseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.965    34.627    L_reg/bseg_OBUF[10]_inst_i_7_n_0
    SLICE_X44Y59         LUT6 (Prop_lut6_I5_O)        0.124    34.751 r  L_reg/bseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.508    36.259    L_reg/bseg_OBUF[10]_inst_i_2_n_0
    SLICE_X58Y57         LUT4 (Prop_lut4_I1_O)        0.124    36.383 r  L_reg/bseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.068    38.451    bseg_OBUF[1]
    M4                   OBUF (Prop_obuf_I_O)         3.514    41.965 r  bseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    41.965    bseg[1]
    M4                                                                r  bseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.926ns  (logic 10.954ns (31.365%)  route 23.971ns (68.635%))
  Logic Levels:           32  (CARRY4=7 LUT2=3 LUT3=4 LUT4=3 LUT5=4 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.540     5.124    L_reg/clk_IBUF_BUFG
    SLICE_X42Y71         FDRE                                         r  L_reg/D_registers_q_reg[2][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.518     5.642 r  L_reg/D_registers_q_reg[2][11]/Q
                         net (fo=15, routed)          1.389     7.031    L_reg/M_sm_pac[11]
    SLICE_X42Y75         LUT2 (Prop_lut2_I0_O)        0.117     7.148 f  L_reg/L_4b16e7ed_remainder0_carry__0_i_12/O
                         net (fo=1, routed)           1.260     8.408    L_reg/L_4b16e7ed_remainder0_carry__0_i_12_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.348     8.756 r  L_reg/L_4b16e7ed_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.212     9.968    L_reg/L_4b16e7ed_remainder0_carry__0_i_9_n_0
    SLICE_X40Y67         LUT2 (Prop_lut2_I1_O)        0.152    10.120 f  L_reg/L_4b16e7ed_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.288    10.407    L_reg/L_4b16e7ed_remainder0_carry_i_15_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332    10.739 r  L_reg/L_4b16e7ed_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.971    11.711    L_reg/L_4b16e7ed_remainder0_carry_i_8_n_0
    SLICE_X42Y66         LUT2 (Prop_lut2_I0_O)        0.124    11.835 r  L_reg/L_4b16e7ed_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.338    12.172    aseg_driver/decimal_renderer/DI[2]
    SLICE_X41Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.557 r  aseg_driver/decimal_renderer/L_4b16e7ed_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.557    aseg_driver/decimal_renderer/L_4b16e7ed_remainder0_carry_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.671 r  aseg_driver/decimal_renderer/L_4b16e7ed_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.671    aseg_driver/decimal_renderer/L_4b16e7ed_remainder0_carry__0_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.893 r  aseg_driver/decimal_renderer/L_4b16e7ed_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.848    13.741    L_reg/L_4b16e7ed_remainder0[8]
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.299    14.040 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.843    14.883    L_reg/i__carry__1_i_10_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I0_O)        0.124    15.007 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.816    15.823    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124    15.947 r  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.714    16.661    L_reg/i__carry__0_i_19_n_0
    SLICE_X40Y65         LUT3 (Prop_lut3_I1_O)        0.150    16.811 r  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.848    17.659    L_reg/i__carry_i_20__0_n_0
    SLICE_X39Y65         LUT4 (Prop_lut4_I3_O)        0.326    17.985 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.676    18.661    L_reg/i__carry__0_i_11_n_0
    SLICE_X39Y65         LUT4 (Prop_lut4_I3_O)        0.124    18.785 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.666    19.451    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X38Y65         LUT6 (Prop_lut6_I2_O)        0.124    19.575 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    19.575    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.955 r  aseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.955    aseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.278 f  aseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.975    21.253    L_reg/L_4b16e7ed_remainder0_inferred__1/i__carry__2[1]
    SLICE_X39Y66         LUT5 (Prop_lut5_I4_O)        0.306    21.559 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.403    21.962    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X39Y64         LUT5 (Prop_lut5_I0_O)        0.124    22.086 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.263    23.349    L_reg/i__carry_i_14_0
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.152    23.501 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.451    23.952    L_reg/i__carry_i_25_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I0_O)        0.326    24.278 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.498    24.776    L_reg/i__carry_i_20_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I2_O)        0.124    24.900 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.467    25.367    L_reg/i__carry_i_13_n_0
    SLICE_X36Y63         LUT3 (Prop_lut3_I1_O)        0.150    25.517 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    26.218    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X37Y63         LUT5 (Prop_lut5_I0_O)        0.326    26.544 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    26.544    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.094 r  aseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.094    aseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.333 r  aseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.815    28.149    aseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X36Y65         LUT6 (Prop_lut6_I4_O)        0.302    28.451 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    29.268    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y64         LUT6 (Prop_lut6_I1_O)        0.124    29.392 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.734    30.126    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I2_O)        0.124    30.250 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.800    31.050    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I5_O)        0.124    31.174 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.660    32.834    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X38Y45         LUT3 (Prop_lut3_I0_O)        0.124    32.958 r  L_reg/aseg_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           3.518    36.476    aseg_OBUF[0]
    R10                  OBUF (Prop_obuf_I_O)         3.573    40.050 r  aseg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    40.050    aseg[0]
    R10                                                               r  aseg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.919ns  (logic 10.949ns (31.356%)  route 23.970ns (68.644%))
  Logic Levels:           32  (CARRY4=7 LUT2=3 LUT3=3 LUT4=4 LUT5=4 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.540     5.124    L_reg/clk_IBUF_BUFG
    SLICE_X42Y71         FDRE                                         r  L_reg/D_registers_q_reg[2][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.518     5.642 r  L_reg/D_registers_q_reg[2][11]/Q
                         net (fo=15, routed)          1.389     7.031    L_reg/M_sm_pac[11]
    SLICE_X42Y75         LUT2 (Prop_lut2_I0_O)        0.117     7.148 f  L_reg/L_4b16e7ed_remainder0_carry__0_i_12/O
                         net (fo=1, routed)           1.260     8.408    L_reg/L_4b16e7ed_remainder0_carry__0_i_12_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.348     8.756 r  L_reg/L_4b16e7ed_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.212     9.968    L_reg/L_4b16e7ed_remainder0_carry__0_i_9_n_0
    SLICE_X40Y67         LUT2 (Prop_lut2_I1_O)        0.152    10.120 f  L_reg/L_4b16e7ed_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.288    10.407    L_reg/L_4b16e7ed_remainder0_carry_i_15_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332    10.739 r  L_reg/L_4b16e7ed_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.971    11.711    L_reg/L_4b16e7ed_remainder0_carry_i_8_n_0
    SLICE_X42Y66         LUT2 (Prop_lut2_I0_O)        0.124    11.835 r  L_reg/L_4b16e7ed_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.338    12.172    aseg_driver/decimal_renderer/DI[2]
    SLICE_X41Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.557 r  aseg_driver/decimal_renderer/L_4b16e7ed_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.557    aseg_driver/decimal_renderer/L_4b16e7ed_remainder0_carry_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.671 r  aseg_driver/decimal_renderer/L_4b16e7ed_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.671    aseg_driver/decimal_renderer/L_4b16e7ed_remainder0_carry__0_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.893 r  aseg_driver/decimal_renderer/L_4b16e7ed_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.848    13.741    L_reg/L_4b16e7ed_remainder0[8]
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.299    14.040 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.843    14.883    L_reg/i__carry__1_i_10_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I0_O)        0.124    15.007 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.816    15.823    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124    15.947 r  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.714    16.661    L_reg/i__carry__0_i_19_n_0
    SLICE_X40Y65         LUT3 (Prop_lut3_I1_O)        0.150    16.811 r  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.848    17.659    L_reg/i__carry_i_20__0_n_0
    SLICE_X39Y65         LUT4 (Prop_lut4_I3_O)        0.326    17.985 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.676    18.661    L_reg/i__carry__0_i_11_n_0
    SLICE_X39Y65         LUT4 (Prop_lut4_I3_O)        0.124    18.785 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.666    19.451    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X38Y65         LUT6 (Prop_lut6_I2_O)        0.124    19.575 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    19.575    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.955 r  aseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.955    aseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.278 f  aseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.975    21.253    L_reg/L_4b16e7ed_remainder0_inferred__1/i__carry__2[1]
    SLICE_X39Y66         LUT5 (Prop_lut5_I4_O)        0.306    21.559 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.403    21.962    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X39Y64         LUT5 (Prop_lut5_I0_O)        0.124    22.086 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.263    23.349    L_reg/i__carry_i_14_0
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.152    23.501 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.451    23.952    L_reg/i__carry_i_25_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I0_O)        0.326    24.278 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.498    24.776    L_reg/i__carry_i_20_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I2_O)        0.124    24.900 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.467    25.367    L_reg/i__carry_i_13_n_0
    SLICE_X36Y63         LUT3 (Prop_lut3_I1_O)        0.150    25.517 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    26.218    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X37Y63         LUT5 (Prop_lut5_I0_O)        0.326    26.544 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    26.544    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.094 r  aseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.094    aseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.333 r  aseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.815    28.149    aseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X36Y65         LUT6 (Prop_lut6_I4_O)        0.302    28.451 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    29.268    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y64         LUT6 (Prop_lut6_I1_O)        0.124    29.392 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.734    30.126    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I2_O)        0.124    30.250 r  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.800    31.050    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I5_O)        0.124    31.174 r  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.671    32.845    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X38Y45         LUT4 (Prop_lut4_I1_O)        0.124    32.969 r  L_reg/aseg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.506    36.475    aseg_OBUF[1]
    R11                  OBUF (Prop_obuf_I_O)         3.568    40.043 r  aseg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    40.043    aseg[1]
    R11                                                               r  aseg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 L_reg/D_registers_q_reg[2][11]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            aseg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        34.715ns  (logic 11.187ns (32.224%)  route 23.529ns (67.776%))
  Logic Levels:           32  (CARRY4=7 LUT2=3 LUT3=3 LUT4=4 LUT5=4 LUT6=10 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.540     5.124    L_reg/clk_IBUF_BUFG
    SLICE_X42Y71         FDRE                                         r  L_reg/D_registers_q_reg[2][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y71         FDRE (Prop_fdre_C_Q)         0.518     5.642 r  L_reg/D_registers_q_reg[2][11]/Q
                         net (fo=15, routed)          1.389     7.031    L_reg/M_sm_pac[11]
    SLICE_X42Y75         LUT2 (Prop_lut2_I0_O)        0.117     7.148 f  L_reg/L_4b16e7ed_remainder0_carry__0_i_12/O
                         net (fo=1, routed)           1.260     8.408    L_reg/L_4b16e7ed_remainder0_carry__0_i_12_n_0
    SLICE_X41Y71         LUT6 (Prop_lut6_I5_O)        0.348     8.756 r  L_reg/L_4b16e7ed_remainder0_carry__0_i_9/O
                         net (fo=17, routed)          1.212     9.968    L_reg/L_4b16e7ed_remainder0_carry__0_i_9_n_0
    SLICE_X40Y67         LUT2 (Prop_lut2_I1_O)        0.152    10.120 f  L_reg/L_4b16e7ed_remainder0_carry_i_15/O
                         net (fo=1, routed)           0.288    10.407    L_reg/L_4b16e7ed_remainder0_carry_i_15_n_0
    SLICE_X40Y67         LUT6 (Prop_lut6_I3_O)        0.332    10.739 r  L_reg/L_4b16e7ed_remainder0_carry_i_8/O
                         net (fo=3, routed)           0.971    11.711    L_reg/L_4b16e7ed_remainder0_carry_i_8_n_0
    SLICE_X42Y66         LUT2 (Prop_lut2_I0_O)        0.124    11.835 r  L_reg/L_4b16e7ed_remainder0_carry_i_1/O
                         net (fo=1, routed)           0.338    12.172    aseg_driver/decimal_renderer/DI[2]
    SLICE_X41Y66         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    12.557 r  aseg_driver/decimal_renderer/L_4b16e7ed_remainder0_carry/CO[3]
                         net (fo=1, routed)           0.000    12.557    aseg_driver/decimal_renderer/L_4b16e7ed_remainder0_carry_n_0
    SLICE_X41Y67         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    12.671 r  aseg_driver/decimal_renderer/L_4b16e7ed_remainder0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.671    aseg_driver/decimal_renderer/L_4b16e7ed_remainder0_carry__0_n_0
    SLICE_X41Y68         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    12.893 r  aseg_driver/decimal_renderer/L_4b16e7ed_remainder0_carry__1/O[0]
                         net (fo=5, routed)           0.848    13.741    L_reg/L_4b16e7ed_remainder0[8]
    SLICE_X39Y67         LUT5 (Prop_lut5_I4_O)        0.299    14.040 r  L_reg/i__carry__1_i_10/O
                         net (fo=7, routed)           0.843    14.883    L_reg/i__carry__1_i_10_n_0
    SLICE_X37Y67         LUT4 (Prop_lut4_I0_O)        0.124    15.007 f  L_reg/i__carry__0_i_14__0/O
                         net (fo=3, routed)           0.816    15.823    L_reg/i__carry__0_i_14__0_n_0
    SLICE_X41Y65         LUT6 (Prop_lut6_I5_O)        0.124    15.947 r  L_reg/i__carry__0_i_19/O
                         net (fo=2, routed)           0.714    16.661    L_reg/i__carry__0_i_19_n_0
    SLICE_X40Y65         LUT3 (Prop_lut3_I1_O)        0.150    16.811 r  L_reg/i__carry_i_20__0/O
                         net (fo=4, routed)           0.848    17.659    L_reg/i__carry_i_20__0_n_0
    SLICE_X39Y65         LUT4 (Prop_lut4_I3_O)        0.326    17.985 f  L_reg/i__carry__0_i_11/O
                         net (fo=2, routed)           0.676    18.661    L_reg/i__carry__0_i_11_n_0
    SLICE_X39Y65         LUT4 (Prop_lut4_I3_O)        0.124    18.785 r  L_reg/i__carry__0_i_2/O
                         net (fo=2, routed)           0.666    19.451    L_reg/D_registers_q_reg[2][8]_0[2]
    SLICE_X38Y65         LUT6 (Prop_lut6_I2_O)        0.124    19.575 r  L_reg/i__carry__0_i_6__0/O
                         net (fo=1, routed)           0.000    19.575    aseg_driver/decimal_renderer/i__carry__0_i_9_1[2]
    SLICE_X38Y65         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    19.955 r  aseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000    19.955    aseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__0/i__carry__0_n_0
    SLICE_X38Y66         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    20.278 f  aseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__0/i__carry__1/O[1]
                         net (fo=4, routed)           0.975    21.253    L_reg/L_4b16e7ed_remainder0_inferred__1/i__carry__2[1]
    SLICE_X39Y66         LUT5 (Prop_lut5_I4_O)        0.306    21.559 f  L_reg/i__carry__0_i_15/O
                         net (fo=1, routed)           0.403    21.962    aseg_driver/decimal_renderer/i__carry_i_25
    SLICE_X39Y64         LUT5 (Prop_lut5_I0_O)        0.124    22.086 f  aseg_driver/decimal_renderer/i__carry__0_i_14/O
                         net (fo=7, routed)           1.263    23.349    L_reg/i__carry_i_14_0
    SLICE_X36Y62         LUT3 (Prop_lut3_I0_O)        0.152    23.501 f  L_reg/i__carry_i_25/O
                         net (fo=2, routed)           0.451    23.952    L_reg/i__carry_i_25_n_0
    SLICE_X36Y62         LUT6 (Prop_lut6_I0_O)        0.326    24.278 f  L_reg/i__carry_i_20/O
                         net (fo=2, routed)           0.498    24.776    L_reg/i__carry_i_20_n_0
    SLICE_X36Y63         LUT6 (Prop_lut6_I2_O)        0.124    24.900 f  L_reg/i__carry_i_13/O
                         net (fo=3, routed)           0.467    25.367    L_reg/i__carry_i_13_n_0
    SLICE_X36Y63         LUT3 (Prop_lut3_I1_O)        0.150    25.517 r  L_reg/i__carry_i_3__2/O
                         net (fo=2, routed)           0.702    26.218    L_reg/D_registers_q_reg[2][3]_0[0]
    SLICE_X37Y63         LUT5 (Prop_lut5_I0_O)        0.326    26.544 r  L_reg/i__carry_i_6/O
                         net (fo=1, routed)           0.000    26.544    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_18_0[1]
    SLICE_X37Y63         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    27.094 r  aseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000    27.094    aseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry_n_0
    SLICE_X37Y64         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    27.333 f  aseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__0/O[2]
                         net (fo=1, routed)           0.815    28.149    aseg_driver/decimal_renderer/L_4b16e7ed_remainder0_inferred__1/i__carry__0_n_5
    SLICE_X36Y65         LUT6 (Prop_lut6_I4_O)        0.302    28.451 f  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27/O
                         net (fo=1, routed)           0.817    29.268    aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_27_n_0
    SLICE_X36Y64         LUT6 (Prop_lut6_I1_O)        0.124    29.392 r  aseg_driver/decimal_renderer/aseg_OBUF[10]_inst_i_19/O
                         net (fo=3, routed)           0.734    30.126    L_reg/aseg_OBUF[10]_inst_i_4_0
    SLICE_X38Y62         LUT6 (Prop_lut6_I2_O)        0.124    30.250 f  L_reg/aseg_OBUF[10]_inst_i_7/O
                         net (fo=1, routed)           0.800    31.050    L_reg/aseg_OBUF[10]_inst_i_7_n_0
    SLICE_X37Y62         LUT6 (Prop_lut6_I5_O)        0.124    31.174 f  L_reg/aseg_OBUF[10]_inst_i_2/O
                         net (fo=7, routed)           1.671    32.845    L_reg/aseg_OBUF[10]_inst_i_2_n_0
    SLICE_X38Y45         LUT4 (Prop_lut4_I0_O)        0.150    32.995 r  L_reg/aseg_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           3.065    36.060    aseg_OBUF[3]
    P13                  OBUF (Prop_obuf_I_O)         3.780    39.839 r  aseg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    39.839    aseg[3]
    P13                                                               r  aseg[3] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 D_buff4_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.709ns  (logic 1.363ns (79.765%)  route 0.346ns (20.235%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  D_buff4_q_reg[2]/Q
                         net (fo=3, routed)           0.346     2.022    io_led_OBUF[2]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.244 r  io_led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.244    io_led[2]
    H2                                                                r  io_led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.781ns  (logic 1.409ns (79.082%)  route 0.373ns (20.918%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  D_buff4_q_reg[1]/Q
                         net (fo=4, routed)           0.373     2.035    io_led_OBUF[1]
    G1                   OBUF (Prop_obuf_I_O)         1.281     3.316 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.316    io_led[1]
    G1                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.806ns  (logic 1.367ns (75.696%)  route 0.439ns (24.304%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.141     1.676 r  D_buff4_q_reg[0]/Q
                         net (fo=5, routed)           0.439     2.115    io_led_OBUF[0]
    G2                   OBUF (Prop_obuf_I_O)         1.226     3.340 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.340    io_led[0]
    G2                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 D_buff4_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.404ns (77.222%)  route 0.414ns (22.778%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.591     1.535    clk_IBUF_BUFG
    SLICE_X65Y61         FDRE                                         r  D_buff4_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y61         FDRE (Prop_fdre_C_Q)         0.128     1.663 r  D_buff4_q_reg[3]/Q
                         net (fo=2, routed)           0.414     2.077    io_led_OBUF[3]
    H1                   OBUF (Prop_obuf_I_O)         1.276     3.353 r  io_led_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.353    io_led[3]
    H1                                                                r  io_led[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_rgb_data_1_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matbot[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.997ns  (logic 1.350ns (67.569%)  route 0.648ns (32.431%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.564     1.508    display/clk_IBUF_BUFG
    SLICE_X49Y56         FDRE                                         r  display/D_rgb_data_1_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y56         FDRE (Prop_fdre_C_Q)         0.141     1.649 r  display/D_rgb_data_1_q_reg[0]/Q
                         net (fo=1, routed)           0.648     2.296    matbot_OBUF[0]
    K3                   OBUF (Prop_obuf_I_O)         1.209     3.505 r  matbot_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.505    matbot[0]
    K3                                                                r  matbot[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_202192982[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.015ns  (logic 1.491ns (74.035%)  route 0.523ns (25.965%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.592     1.536    forLoop_idx_0_202192982[1].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X65Y59         FDRE                                         r  forLoop_idx_0_202192982[1].cond_butt_sel_desel/D_ctr_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y59         FDRE (Prop_fdre_C_Q)         0.141     1.677 r  forLoop_idx_0_202192982[1].cond_butt_sel_desel/D_ctr_q_reg[9]/Q
                         net (fo=2, routed)           0.091     1.768    forLoop_idx_0_202192982[1].cond_butt_sel_desel/D_ctr_q_reg[9]
    SLICE_X64Y59         LUT5 (Prop_lut5_I0_O)        0.048     1.816 r  forLoop_idx_0_202192982[1].cond_butt_sel_desel/io_led_OBUF[5]_inst_i_1/O
                         net (fo=8, routed)           0.432     2.248    io_led_OBUF[5]
    J1                   OBUF (Prop_obuf_I_O)         1.302     3.550 r  io_led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.550    io_led[5]
    J1                                                                r  io_led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 reset_cond/D_stage_q_reg[3]_lopt_replica/C
                            (rising edge-triggered cell FDPE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.036ns  (logic 1.373ns (67.454%)  route 0.663ns (32.546%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.580     1.524    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y74         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y74         FDPE (Prop_fdpe_C_Q)         0.141     1.665 r  reset_cond/D_stage_q_reg[3]_lopt_replica/Q
                         net (fo=1, routed)           0.663     2.327    lopt
    L2                   OBUF (Prop_obuf_I_O)         1.232     3.560 r  io_led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.560    io_led[7]
    L2                                                                r  io_led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_sclk_q_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matclk
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.059ns  (logic 1.406ns (68.284%)  route 0.653ns (31.716%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X50Y58         FDRE                                         r  display/D_sclk_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y58         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  display/D_sclk_q_reg/Q
                         net (fo=1, routed)           0.653     2.324    matclk_OBUF
    H5                   OBUF (Prop_obuf_I_O)         1.242     3.566 r  matclk_OBUF_inst/O
                         net (fo=0)                   0.000     3.566    matclk
    H5                                                                r  matclk (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 forLoop_idx_0_202192982[0].cond_butt_sel_desel/D_ctr_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            io_led[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.060ns  (logic 1.515ns (73.527%)  route 0.545ns (26.473%))
  Logic Levels:           2  (LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.593     1.537    forLoop_idx_0_202192982[0].cond_butt_sel_desel/clk_IBUF_BUFG
    SLICE_X64Y55         FDRE                                         r  forLoop_idx_0_202192982[0].cond_butt_sel_desel/D_ctr_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y55         FDRE (Prop_fdre_C_Q)         0.164     1.701 r  forLoop_idx_0_202192982[0].cond_butt_sel_desel/D_ctr_q_reg[7]/Q
                         net (fo=4, routed)           0.177     1.877    forLoop_idx_0_202192982[0].cond_butt_sel_desel/D_ctr_q_reg[7]
    SLICE_X64Y55         LUT5 (Prop_lut5_I4_O)        0.043     1.920 r  forLoop_idx_0_202192982[0].cond_butt_sel_desel/io_led_OBUF[4]_inst_i_1/O
                         net (fo=12, routed)          0.369     2.289    io_led_OBUF[4]
    K1                   OBUF (Prop_obuf_I_O)         1.308     3.597 r  io_led_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.597    io_led[4]
    K1                                                                r  io_led[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/D_latch_blank_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            matlat
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.220ns  (logic 1.396ns (62.868%)  route 0.824ns (37.132%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.563     1.507    display/clk_IBUF_BUFG
    SLICE_X50Y57         FDRE                                         r  display/D_latch_blank_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y57         FDRE (Prop_fdre_C_Q)         0.164     1.671 r  display/D_latch_blank_q_reg[1]/Q
                         net (fo=9, routed)           0.824     2.495    matlat_OBUF
    H4                   OBUF (Prop_obuf_I_O)         1.232     3.727 r  matlat_OBUF_inst/O
                         net (fo=0)                   0.000     3.727    matlat
    H4                                                                r  matlat (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay            12 Endpoints
Min Delay            12 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_dirs[3]
                            (input port)
  Destination:            forLoop_idx_0_285055583[3].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.274ns  (logic 1.612ns (25.686%)  route 4.662ns (74.314%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 f  butt_dirs[3] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.488     1.488 f  butt_dirs_IBUF[3]_inst/O
                         net (fo=1, routed)           3.873     5.360    forLoop_idx_0_285055583[3].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X50Y78         LUT1 (Prop_lut1_I0_O)        0.124     5.484 r  forLoop_idx_0_285055583[3].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2_i_1__4/O
                         net (fo=1, routed)           0.790     6.274    forLoop_idx_0_285055583[3].cond_butt_dirs/sync/M_cond_butt_dirs_in[3]
    SLICE_X60Y78         SRL16E                                       r  forLoop_idx_0_285055583[3].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.496     4.900    forLoop_idx_0_285055583[3].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X60Y78         SRL16E                                       r  forLoop_idx_0_285055583[3].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_dirs[2]
                            (input port)
  Destination:            forLoop_idx_0_285055583[2].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.793ns  (logic 1.614ns (27.857%)  route 4.179ns (72.143%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R16                                               0.000     0.000 f  butt_dirs[2] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[2]
    R16                  IBUF (Prop_ibuf_I_O)         1.490     1.490 f  butt_dirs_IBUF[2]_inst/O
                         net (fo=1, routed)           3.566     5.056    forLoop_idx_0_285055583[2].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X57Y54         LUT1 (Prop_lut1_I0_O)        0.124     5.180 r  forLoop_idx_0_285055583[2].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2_i_1__3/O
                         net (fo=1, routed)           0.613     5.793    forLoop_idx_0_285055583[2].cond_butt_dirs/sync/M_cond_butt_dirs_in[2]
    SLICE_X56Y54         SRL16E                                       r  forLoop_idx_0_285055583[2].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.443     4.847    forLoop_idx_0_285055583[2].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y54         SRL16E                                       r  forLoop_idx_0_285055583[2].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_285055583[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.489ns  (logic 1.626ns (29.628%)  route 3.863ns (70.372%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         1.502     1.502 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           3.673     5.175    forLoop_idx_0_285055583[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X57Y54         LUT1 (Prop_lut1_I0_O)        0.124     5.299 r  forLoop_idx_0_285055583[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2_i_1__1/O
                         net (fo=1, routed)           0.190     5.489    forLoop_idx_0_285055583[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X56Y54         SRL16E                                       r  forLoop_idx_0_285055583[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.443     4.847    forLoop_idx_0_285055583[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y54         SRL16E                                       r  forLoop_idx_0_285055583[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_285055583[1].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.369ns  (logic 1.624ns (30.247%)  route 3.745ns (69.753%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         1.500     1.500 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           3.555     5.055    forLoop_idx_0_285055583[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X57Y54         LUT1 (Prop_lut1_I0_O)        0.124     5.179 r  forLoop_idx_0_285055583[1].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2_i_1__2/O
                         net (fo=1, routed)           0.190     5.369    forLoop_idx_0_285055583[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X56Y54         SRL16E                                       r  forLoop_idx_0_285055583[1].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.443     4.847    forLoop_idx_0_285055583[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y54         SRL16E                                       r  forLoop_idx_0_285055583[1].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_202192982[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.980ns  (logic 1.586ns (39.848%)  route 2.394ns (60.152%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.847ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.847ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         1.462     1.462 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           1.444     2.905    forLoop_idx_0_202192982[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.124     3.029 r  forLoop_idx_0_202192982[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2_i_1__0/O
                         net (fo=1, routed)           0.950     3.980    forLoop_idx_0_202192982[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X56Y54         SRL16E                                       r  forLoop_idx_0_202192982[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.443     4.847    forLoop_idx_0_202192982[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X56Y54         SRL16E                                       r  forLoop_idx_0_202192982[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_202192982[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.613ns  (logic 1.592ns (44.062%)  route 2.021ns (55.938%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.913ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.913ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         1.468     1.468 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           1.335     2.803    forLoop_idx_0_202192982[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.124     2.927 r  forLoop_idx_0_202192982[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2_i_1/O
                         net (fo=1, routed)           0.686     3.613    forLoop_idx_0_202192982[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y54         SRL16E                                       r  forLoop_idx_0_202192982[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.509     4.913    forLoop_idx_0_202192982[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y54         SRL16E                                       r  forLoop_idx_0_202192982[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.579ns  (logic 1.617ns (45.193%)  route 1.961ns (54.807%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         1.493     1.493 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           1.437     2.931    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y83         LUT1 (Prop_lut1_I0_O)        0.124     3.055 r  cond_butt_next_play/sync/D_pipe_q_reg[1]_srl2_i_1__5/O
                         net (fo=1, routed)           0.524     3.579    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X60Y78         SRL16E                                       r  cond_butt_next_play/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.496     4.900    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y78         SRL16E                                       r  cond_butt_next_play/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.516ns  (logic 1.620ns (46.066%)  route 1.896ns (53.934%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.495     2.991    reset_cond/butt_reset_IBUF
    SLICE_X63Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.115 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.401     3.516    reset_cond/M_reset_cond_in
    SLICE_X62Y74         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.492     4.896    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y74         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.511ns  (logic 1.620ns (46.123%)  route 1.892ns (53.877%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.495     2.991    reset_cond/butt_reset_IBUF
    SLICE_X63Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.115 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.397     3.511    reset_cond/M_reset_cond_in
    SLICE_X63Y74         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.492     4.896    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y74         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (recovery check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        3.511ns  (logic 1.620ns (46.123%)  route 1.892ns (53.877%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        4.896ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.896ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         1.496     1.496 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           1.495     2.991    reset_cond/butt_reset_IBUF
    SLICE_X63Y74         LUT1 (Prop_lut1_I0_O)        0.124     3.115 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.397     3.511    reset_cond/M_reset_cond_in
    SLICE_X63Y74         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         1.492     4.896    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y74         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 butt_sel_desel[0]
                            (input port)
  Destination:            forLoop_idx_0_202192982[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.040ns  (logic 0.281ns (27.014%)  route 0.759ns (72.986%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.053ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.053ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G5                                                0.000     0.000 f  butt_sel_desel[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[0]
    G5                   IBUF (Prop_ibuf_I_O)         0.236     0.236 f  butt_sel_desel_IBUF[0]_inst/O
                         net (fo=1, routed)           0.505     0.741    forLoop_idx_0_202192982[0].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.786 r  forLoop_idx_0_202192982[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2_i_1/O
                         net (fo=1, routed)           0.254     1.040    forLoop_idx_0_202192982[0].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[0]
    SLICE_X64Y54         SRL16E                                       r  forLoop_idx_0_202192982[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.863     2.053    forLoop_idx_0_202192982[0].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X64Y54         SRL16E                                       r  forLoop_idx_0_202192982[0].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_next_play
                            (input port)
  Destination:            cond_butt_next_play/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.045ns  (logic 0.306ns (29.303%)  route 0.738ns (70.697%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.039ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A3                                                0.000     0.000 f  butt_next_play (IN)
                         net (fo=0)                   0.000     0.000    butt_next_play
    A3                   IBUF (Prop_ibuf_I_O)         0.261     0.261 f  butt_next_play_IBUF_inst/O
                         net (fo=1, routed)           0.548     0.809    cond_butt_next_play/sync/butt_next_play_IBUF
    SLICE_X64Y83         LUT1 (Prop_lut1_I0_O)        0.045     0.854 r  cond_butt_next_play/sync/D_pipe_q_reg[1]_srl2_i_1__5/O
                         net (fo=1, routed)           0.190     1.045    cond_butt_next_play/sync/D_pipe_d[0]
    SLICE_X60Y78         SRL16E                                       r  cond_butt_next_play/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.850     2.039    cond_butt_next_play/sync/clk_IBUF_BUFG
    SLICE_X60Y78         SRL16E                                       r  cond_butt_next_play/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[1]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.058ns  (logic 0.308ns (29.132%)  route 0.750ns (70.868%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.621     0.884    reset_cond/butt_reset_IBUF
    SLICE_X63Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.929 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.129     1.058    reset_cond/M_reset_cond_in
    SLICE_X63Y74         FDPE                                         f  reset_cond/D_stage_q_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.847     2.037    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y74         FDPE                                         r  reset_cond/D_stage_q_reg[1]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[2]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.058ns  (logic 0.308ns (29.132%)  route 0.750ns (70.868%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.621     0.884    reset_cond/butt_reset_IBUF
    SLICE_X63Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.929 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.129     1.058    reset_cond/M_reset_cond_in
    SLICE_X63Y74         FDPE                                         f  reset_cond/D_stage_q_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.847     2.037    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y74         FDPE                                         r  reset_cond/D_stage_q_reg[2]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.058ns  (logic 0.308ns (29.132%)  route 0.750ns (70.868%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.621     0.884    reset_cond/butt_reset_IBUF
    SLICE_X63Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.929 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.129     1.058    reset_cond/M_reset_cond_in
    SLICE_X63Y74         FDPE                                         f  reset_cond/D_stage_q_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.847     2.037    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y74         FDPE                                         r  reset_cond/D_stage_q_reg[3]/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.058ns  (logic 0.308ns (29.132%)  route 0.750ns (70.868%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.621     0.884    reset_cond/butt_reset_IBUF
    SLICE_X63Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.929 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.129     1.058    reset_cond/M_reset_cond_in
    SLICE_X63Y74         FDPE                                         f  reset_cond/D_stage_q_reg[3]_lopt_replica/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.847     2.037    reset_cond/clk_IBUF_BUFG
    SLICE_X63Y74         FDPE                                         r  reset_cond/D_stage_q_reg[3]_lopt_replica/C

Slack:                    inf
  Source:                 butt_reset
                            (input port)
  Destination:            reset_cond/D_stage_q_reg[0]/PRE
                            (removal check against rising-edge clock clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.062ns  (logic 0.308ns (29.013%)  route 0.754ns (70.987%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    B4                                                0.000     0.000 r  butt_reset (IN)
                         net (fo=0)                   0.000     0.000    butt_reset
    B4                   IBUF (Prop_ibuf_I_O)         0.263     0.263 r  butt_reset_IBUF_inst/O
                         net (fo=1, routed)           0.621     0.884    reset_cond/butt_reset_IBUF
    SLICE_X63Y74         LUT1 (Prop_lut1_I0_O)        0.045     0.929 f  reset_cond/D_stage_q[3]_i_1__0/O
                         net (fo=5, routed)           0.133     1.062    reset_cond/M_reset_cond_in
    SLICE_X62Y74         FDPE                                         f  reset_cond/D_stage_q_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.847     2.037    reset_cond/clk_IBUF_BUFG
    SLICE_X62Y74         FDPE                                         r  reset_cond/D_stage_q_reg[0]/C

Slack:                    inf
  Source:                 butt_sel_desel[1]
                            (input port)
  Destination:            forLoop_idx_0_202192982[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.217ns  (logic 0.275ns (22.593%)  route 0.942ns (77.407%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    G4                                                0.000     0.000 f  butt_sel_desel[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_sel_desel[1]
    G4                   IBUF (Prop_ibuf_I_O)         0.230     0.230 f  butt_sel_desel_IBUF[1]_inst/O
                         net (fo=1, routed)           0.549     0.778    forLoop_idx_0_202192982[1].cond_butt_sel_desel/sync/butt_sel_desel_IBUF[0]
    SLICE_X65Y61         LUT1 (Prop_lut1_I0_O)        0.045     0.823 r  forLoop_idx_0_202192982[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2_i_1__0/O
                         net (fo=1, routed)           0.393     1.217    forLoop_idx_0_202192982[1].cond_butt_sel_desel/sync/M_cond_butt_sel_desel_in[1]
    SLICE_X56Y54         SRL16E                                       r  forLoop_idx_0_202192982[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.834     2.024    forLoop_idx_0_202192982[1].cond_butt_sel_desel/sync/clk_IBUF_BUFG
    SLICE_X56Y54         SRL16E                                       r  forLoop_idx_0_202192982[1].cond_butt_sel_desel/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_dirs[1]
                            (input port)
  Destination:            forLoop_idx_0_285055583[1].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.967ns  (logic 0.313ns (15.886%)  route 1.655ns (84.114%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T14                                               0.000     0.000 f  butt_dirs[1] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[1]
    T14                  IBUF (Prop_ibuf_I_O)         0.268     0.268 f  butt_dirs_IBUF[1]_inst/O
                         net (fo=1, routed)           1.599     1.866    forLoop_idx_0_285055583[1].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X57Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.911 r  forLoop_idx_0_285055583[1].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2_i_1__2/O
                         net (fo=1, routed)           0.056     1.967    forLoop_idx_0_285055583[1].cond_butt_dirs/sync/M_cond_butt_dirs_in[1]
    SLICE_X56Y54         SRL16E                                       r  forLoop_idx_0_285055583[1].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.834     2.024    forLoop_idx_0_285055583[1].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y54         SRL16E                                       r  forLoop_idx_0_285055583[1].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/CLK

Slack:                    inf
  Source:                 butt_dirs[0]
                            (input port)
  Destination:            forLoop_idx_0_285055583[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by clk_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.996ns  (logic 0.315ns (15.778%)  route 1.681ns (84.222%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.024ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.024ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       Asynchronous Clock Groups

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T15                                               0.000     0.000 f  butt_dirs[0] (IN)
                         net (fo=0)                   0.000     0.000    butt_dirs[0]
    T15                  IBUF (Prop_ibuf_I_O)         0.270     0.270 f  butt_dirs_IBUF[0]_inst/O
                         net (fo=1, routed)           1.625     1.895    forLoop_idx_0_285055583[0].cond_butt_dirs/sync/butt_dirs_IBUF[0]
    SLICE_X57Y54         LUT1 (Prop_lut1_I0_O)        0.045     1.940 r  forLoop_idx_0_285055583[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2_i_1__1/O
                         net (fo=1, routed)           0.056     1.996    forLoop_idx_0_285055583[0].cond_butt_dirs/sync/M_cond_butt_dirs_in[0]
    SLICE_X56Y54         SRL16E                                       r  forLoop_idx_0_285055583[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=562, routed)         0.834     2.024    forLoop_idx_0_285055583[0].cond_butt_dirs/sync/clk_IBUF_BUFG
    SLICE_X56Y54         SRL16E                                       r  forLoop_idx_0_285055583[0].cond_butt_dirs/sync/D_pipe_q_reg[1]_srl2/CLK





