<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: cpu/o3/cpu.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_c433b04169c945a1c7f0848f853d4379.html">cpu</a></li><li class="navelem"><a class="el" href="dir_707bfd69a2555b9d128abcf1a5317e37.html">o3</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">cpu.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="cpu_2o3_2cpu_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2011-2012, 2014, 2016, 2017, 2019 ARM Limited</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (c) 2013 Advanced Micro Devices, Inc.</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * All rights reserved</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * The license below extends only to copyright in the software and shall</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * not be construed as granting a license to any other intellectual</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * property including but not limited to intellectual property relating</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * to a hardware implementation of the functionality of the software</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * licensed hereunder.  You may use the software subject to the license</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * terms below provided that you ensure that this notice is replicated</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * unmodified and in its entirety in all distributions of the software,</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * modified or unmodified, in source code or in binary form.</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * Copyright (c) 2004-2006 The Regents of The University of Michigan</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * Copyright (c) 2011 Regents of the University of California</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"> * Authors: Kevin Lim</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment"> *          Korey Sewell</span></div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment"> *          Rick Strong</span></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2o3_2cpu_8hh.html">cpu/o3/cpu.hh</a>&quot;</span></div><div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="traits_8hh.html">arch/generic/traits.hh</a>&quot;</span></div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="preprocessor">#include &quot;arch/kernel_stats.hh&quot;</span></div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="preprocessor">#include &quot;config/the_isa.hh&quot;</span></div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="activity_8hh.html">cpu/activity.hh</a>&quot;</span></div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2checker_2cpu_8hh.html">cpu/checker/cpu.hh</a>&quot;</span></div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2checker_2thread__context_8hh.html">cpu/checker/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="isa__specific_8hh.html">cpu/o3/isa_specific.hh</a>&quot;</span></div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2o3_2thread__context_8hh.html">cpu/o3/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="quiesce__event_8hh.html">cpu/quiesce_event.hh</a>&quot;</span></div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="simple__thread_8hh.html">cpu/simple_thread.hh</a>&quot;</span></div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="preprocessor">#include &quot;debug/Activity.hh&quot;</span></div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;<span class="preprocessor">#include &quot;debug/Drain.hh&quot;</span></div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="preprocessor">#include &quot;debug/O3CPU.hh&quot;</span></div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="preprocessor">#include &quot;debug/Quiesce.hh&quot;</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="preprocessor">#include &quot;enums/MemoryMode.hh&quot;</span></div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim_2core_8hh.html">sim/core.hh</a>&quot;</span></div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="full__system_8hh.html">sim/full_system.hh</a>&quot;</span></div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim_2process_8hh.html">sim/process.hh</a>&quot;</span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="stat__control_8hh.html">sim/stat_control.hh</a>&quot;</span></div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim_2system_8hh.html">sim/system.hh</a>&quot;</span></div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor">#if THE_ISA == ALPHA_ISA</span></div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="osfpal_8hh.html">arch/alpha/osfpal.hh</a>&quot;</span></div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="preprocessor">#include &quot;debug/Activity.hh&quot;</span></div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="keyword">struct </span>BaseCPUParams;</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespaceTheISA.html">TheISA</a>;</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;<span class="keyword">using namespace </span><a class="code" href="namespacestd.html">std</a>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;</div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="classBaseO3CPU.html#aaa546a9b6e8fe0bc4ed97e8750e41d49">   82</a></span>&#160;<a class="code" href="classBaseO3CPU.html#aaa546a9b6e8fe0bc4ed97e8750e41d49">BaseO3CPU::BaseO3CPU</a>(BaseCPUParams *params)</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;    : <a class="code" href="classBaseCPU.html">BaseCPU</a>(params)</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;{</div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;}</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="classBaseO3CPU.html#a055882739c74157bde0548fe059d4f2d">   88</a></span>&#160;<a class="code" href="classBaseO3CPU.html#a055882739c74157bde0548fe059d4f2d">BaseO3CPU::regStats</a>()</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;{</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;    <a class="code" href="classBaseCPU.html#aa2f420943abde80ac3f6d3071ee043bb">BaseCPU::regStats</a>();</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;}</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a1503fc1ab45eee66fca854dd0b958cfd">   94</a></span>&#160;<a class="code" href="classFullO3CPU.html#a1503fc1ab45eee66fca854dd0b958cfd">FullO3CPU&lt;Impl&gt;::FullO3CPU</a>(DerivO3CPUParams *<a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>)</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;    : <a class="code" href="classBaseO3CPU.html">BaseO3CPU</a>(params),</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;      itb(params-&gt;itb),</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;      dtb(params-&gt;dtb),</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;      tickEvent([this]{ <a class="code" href="classFullO3CPU.html#a8e9eded754156ba17cbe459a6608626a">tick</a>(); }, <span class="stringliteral">&quot;FullO3CPU tick&quot;</span>,</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;                <span class="keyword">false</span>, <a class="code" href="classEventBase.html#aac6e2b4bf6313c24ed561ccb0a100d0e">Event::CPU_Tick_Pri</a>),</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;      <a class="code" href="classFullO3CPU.html#a42d61f4aa510184a9924109f9110e077">threadExitEvent</a>([<span class="keyword">this</span>]{ <a class="code" href="classFullO3CPU.html#aa3cb899115fac860f17bcdd787f5f740">exitThreads</a>(); }, <span class="stringliteral">&quot;FullO3CPU exit threads&quot;</span>,</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;                <span class="keyword">false</span>, <a class="code" href="classEventBase.html#af616e9c06e5d13a5e71b27e094441d05">Event::CPU_Exit_Pri</a>),</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;#ifndef NDEBUG</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;      <a class="code" href="classFullO3CPU.html#ae83371c9f9ba79c4aaf86a8f3711d014">instcount</a>(0),</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;<span class="preprocessor">#endif</span></div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;      <a class="code" href="classFullO3CPU.html#a760b07650452a555d057975eb57236cb">removeInstsThisCycle</a>(<span class="keyword">false</span>),</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;      <a class="code" href="classFullO3CPU.html#ab3ef6fb9dcae082a49b9b2279368318e">fetch</a>(<span class="keyword">this</span>, <a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>),</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;      <a class="code" href="classFullO3CPU.html#ab5a0fd1aef7ee12688c0fb29d15bd9a7">decode</a>(<span class="keyword">this</span>, <a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>),</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;      <a class="code" href="classFullO3CPU.html#a7bde463e7d3d0bdece444f23aa465748">rename</a>(<span class="keyword">this</span>, <a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>),</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;      <a class="code" href="classFullO3CPU.html#aa06829f19f2a8ab7b370e66337cb1c29">iew</a>(<span class="keyword">this</span>, <a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>),</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;      <a class="code" href="classFullO3CPU.html#aee892cacc38eba3a9b265c22fa9ca4dc">commit</a>(<span class="keyword">this</span>, <a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>),</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;      <span class="comment">/* It is mandatory that all SMT threads use the same renaming mode as</span></div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment">       * they are sharing registers and rename */</span></div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;      <a class="code" href="classFullO3CPU.html#aedd2f941c815bedb35a83bc74502d5cd">vecMode</a>(<a class="code" href="structRenameMode.html">RenameMode&lt;TheISA::ISA&gt;::init</a>(<a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>-&gt;isa[0])),</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;      <a class="code" href="classFullO3CPU.html#a55f5ebb19c85f88f293e6938cd51c9e1">regFile</a>(<a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>-&gt;numPhysIntRegs,</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;              <a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>-&gt;numPhysFloatRegs,</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;              <a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>-&gt;numPhysVecRegs,</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;              <a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>-&gt;numPhysVecPredRegs,</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;              <a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>-&gt;numPhysCCRegs,</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;              <a class="code" href="classFullO3CPU.html#aedd2f941c815bedb35a83bc74502d5cd">vecMode</a>),</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;</div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;      <a class="code" href="classFullO3CPU.html#a7f1067267f21723aa61ef12a1c329e88">freeList</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.freelist&quot;</span>, &amp;<a class="code" href="classFullO3CPU.html#a55f5ebb19c85f88f293e6938cd51c9e1">regFile</a>),</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;      <a class="code" href="classFullO3CPU.html#a19250de6ded2e0cb43fa89922808945f">rob</a>(<span class="keyword">this</span>, <a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>),</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;      <a class="code" href="classFullO3CPU.html#a254337d51cbd32d7766948da13f30701">scoreboard</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.scoreboard&quot;</span>,</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;                 <a class="code" href="classFullO3CPU.html#a55f5ebb19c85f88f293e6938cd51c9e1">regFile</a>.<a class="code" href="classPhysRegFile.html#a0eb5b9c9ed5410b1c2fc9e0cc66f737b">totalNumPhysRegs</a>()),</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;      <a class="code" href="classFullO3CPU.html#ad4d649ac9a6739b62311e7050c025473">isa</a>(<a class="code" href="classBaseCPU.html#a7c1d0eec4075862b04e96cad7a82799d">numThreads</a>, NULL),</div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;      <a class="code" href="classFullO3CPU.html#aec1b568397f6137098b95e829ee08bac">timeBuffer</a>(<a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>-&gt;backComSize, <a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>-&gt;forwardComSize),</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;      <a class="code" href="classFullO3CPU.html#a4a0e649268933b1294bfc50e98f95719">fetchQueue</a>(<a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>-&gt;backComSize, <a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>-&gt;forwardComSize),</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;      <a class="code" href="classFullO3CPU.html#a2b0573efb4242897c5508e79d9098fbc">decodeQueue</a>(<a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>-&gt;backComSize, <a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>-&gt;forwardComSize),</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;      <a class="code" href="classFullO3CPU.html#a8b39c3889d140e26b492dd449997f24b">renameQueue</a>(<a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>-&gt;backComSize, <a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>-&gt;forwardComSize),</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;      <a class="code" href="classFullO3CPU.html#a9829f21400941521ac9659b6bde53768">iewQueue</a>(<a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>-&gt;backComSize, <a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>-&gt;forwardComSize),</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;      <a class="code" href="classFullO3CPU.html#aff35d813ef6b7d0891f5303dd30f71fb">activityRec</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>(), <a class="code" href="classFullO3CPU.html#ad3304476f0325332bb25fd8acf3d2ccfae2435a1606f79aebb3dcaf56a2925868">NumStages</a>,</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;                  <a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>-&gt;backComSize + <a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>-&gt;forwardComSize,</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;                  <a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>-&gt;activity),</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;      <a class="code" href="classFullO3CPU.html#a75ab35fb784ac710573e41f53bc5a9cc">globalSeqNum</a>(1),</div><div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;      <a class="code" href="classFullO3CPU.html#a5f2b7550fd8023b59e0966060239dfa2">system</a>(<a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>-&gt;system),</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;      <a class="code" href="classFullO3CPU.html#a9e44324b3d49c98c5065f81edbc50bf4">lastRunningCycle</a>(<a class="code" href="classClocked.html#a069f191370db82454b84e131ac5b54c5">curCycle</a>())</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;{</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>-&gt;switched_out) {</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;        <a class="code" href="classFullO3CPU.html#a2f3169fa3cb0fa0f1a91ea4ce175c342">_status</a> = <a class="code" href="classFullO3CPU.html#a1e263fbb1cb65488acbe5b55db949fbaa0b61b787d73d856285cb0aec308d6a1c">Running</a>;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;        <a class="code" href="classFullO3CPU.html#a2f3169fa3cb0fa0f1a91ea4ce175c342">_status</a> = <a class="code" href="classFullO3CPU.html#a1e263fbb1cb65488acbe5b55db949fbaac88ab4a99e453b94dcc8fe3dc2f3b503">SwitchedOut</a>;</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    }</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>-&gt;checker) {</div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;        <a class="code" href="classBaseCPU.html">BaseCPU</a> *temp_checker = <a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>-&gt;checker;</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;        <a class="code" href="classFullO3CPU.html#a5e909eae8ed2bf9d0d1186c60b820945">checker</a> = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classChecker.html">Checker&lt;Impl&gt;</a> *<span class="keyword">&gt;</span>(temp_checker);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;        <a class="code" href="classFullO3CPU.html#a5e909eae8ed2bf9d0d1186c60b820945">checker</a>-&gt;setIcachePort(&amp;this-&gt;<a class="code" href="classFullO3CPU.html#ab3ef6fb9dcae082a49b9b2279368318e">fetch</a>.getInstPort());</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;        <a class="code" href="classFullO3CPU.html#a5e909eae8ed2bf9d0d1186c60b820945">checker</a>-&gt;setSystem(<a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>-&gt;system);</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;        <a class="code" href="classFullO3CPU.html#a5e909eae8ed2bf9d0d1186c60b820945">checker</a> = NULL;</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;    }</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>) {</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;        <a class="code" href="classFullO3CPU.html#a7f17fe63fe2de029205b0d408b2cb572">thread</a>.resize(<a class="code" href="classBaseCPU.html#a7c1d0eec4075862b04e96cad7a82799d">numThreads</a>);</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;        <a class="code" href="classFullO3CPU.html#afa4cfa3556bc2cce3a525ef065b9add8">tids</a>.resize(<a class="code" href="classBaseCPU.html#a7c1d0eec4075862b04e96cad7a82799d">numThreads</a>);</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;    }</div><div class="line"><a name="l00163"></a><span class="lineno">  163</span>&#160;</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;    <span class="comment">// The stages also need their CPU pointer setup.  However this</span></div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <span class="comment">// must be done at the upper level CPU because they have pointers</span></div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;    <span class="comment">// to the upper level CPU, and not this FullO3CPU.</span></div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;    <span class="comment">// Set up Pointers to the activeThreads list for each stage</span></div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;    <a class="code" href="classFullO3CPU.html#ab3ef6fb9dcae082a49b9b2279368318e">fetch</a>.setActiveThreads(&amp;<a class="code" href="classFullO3CPU.html#ac10cf61c741e5ff2ee0ba36a0e6b4b2f">activeThreads</a>);</div><div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;    <a class="code" href="classFullO3CPU.html#ab5a0fd1aef7ee12688c0fb29d15bd9a7">decode</a>.setActiveThreads(&amp;<a class="code" href="classFullO3CPU.html#ac10cf61c741e5ff2ee0ba36a0e6b4b2f">activeThreads</a>);</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;    <a class="code" href="classFullO3CPU.html#a7bde463e7d3d0bdece444f23aa465748">rename</a>.setActiveThreads(&amp;<a class="code" href="classFullO3CPU.html#ac10cf61c741e5ff2ee0ba36a0e6b4b2f">activeThreads</a>);</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;    <a class="code" href="classFullO3CPU.html#aa06829f19f2a8ab7b370e66337cb1c29">iew</a>.setActiveThreads(&amp;<a class="code" href="classFullO3CPU.html#ac10cf61c741e5ff2ee0ba36a0e6b4b2f">activeThreads</a>);</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <a class="code" href="classFullO3CPU.html#aee892cacc38eba3a9b265c22fa9ca4dc">commit</a>.setActiveThreads(&amp;<a class="code" href="classFullO3CPU.html#ac10cf61c741e5ff2ee0ba36a0e6b4b2f">activeThreads</a>);</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;    <span class="comment">// Give each of the stages the time buffer they will use.</span></div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;    <a class="code" href="classFullO3CPU.html#ab3ef6fb9dcae082a49b9b2279368318e">fetch</a>.setTimeBuffer(&amp;<a class="code" href="classFullO3CPU.html#aec1b568397f6137098b95e829ee08bac">timeBuffer</a>);</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;    <a class="code" href="classFullO3CPU.html#ab5a0fd1aef7ee12688c0fb29d15bd9a7">decode</a>.setTimeBuffer(&amp;<a class="code" href="classFullO3CPU.html#aec1b568397f6137098b95e829ee08bac">timeBuffer</a>);</div><div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;    <a class="code" href="classFullO3CPU.html#a7bde463e7d3d0bdece444f23aa465748">rename</a>.setTimeBuffer(&amp;<a class="code" href="classFullO3CPU.html#aec1b568397f6137098b95e829ee08bac">timeBuffer</a>);</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;    <a class="code" href="classFullO3CPU.html#aa06829f19f2a8ab7b370e66337cb1c29">iew</a>.setTimeBuffer(&amp;<a class="code" href="classFullO3CPU.html#aec1b568397f6137098b95e829ee08bac">timeBuffer</a>);</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <a class="code" href="classFullO3CPU.html#aee892cacc38eba3a9b265c22fa9ca4dc">commit</a>.setTimeBuffer(&amp;<a class="code" href="classFullO3CPU.html#aec1b568397f6137098b95e829ee08bac">timeBuffer</a>);</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;    <span class="comment">// Also setup each of the stages&#39; queues.</span></div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;    <a class="code" href="classFullO3CPU.html#ab3ef6fb9dcae082a49b9b2279368318e">fetch</a>.setFetchQueue(&amp;<a class="code" href="classFullO3CPU.html#a4a0e649268933b1294bfc50e98f95719">fetchQueue</a>);</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;    <a class="code" href="classFullO3CPU.html#ab5a0fd1aef7ee12688c0fb29d15bd9a7">decode</a>.setFetchQueue(&amp;<a class="code" href="classFullO3CPU.html#a4a0e649268933b1294bfc50e98f95719">fetchQueue</a>);</div><div class="line"><a name="l00185"></a><span class="lineno">  185</span>&#160;    <a class="code" href="classFullO3CPU.html#aee892cacc38eba3a9b265c22fa9ca4dc">commit</a>.setFetchQueue(&amp;<a class="code" href="classFullO3CPU.html#a4a0e649268933b1294bfc50e98f95719">fetchQueue</a>);</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;    <a class="code" href="classFullO3CPU.html#ab5a0fd1aef7ee12688c0fb29d15bd9a7">decode</a>.setDecodeQueue(&amp;<a class="code" href="classFullO3CPU.html#a2b0573efb4242897c5508e79d9098fbc">decodeQueue</a>);</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <a class="code" href="classFullO3CPU.html#a7bde463e7d3d0bdece444f23aa465748">rename</a>.setDecodeQueue(&amp;<a class="code" href="classFullO3CPU.html#a2b0573efb4242897c5508e79d9098fbc">decodeQueue</a>);</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;    <a class="code" href="classFullO3CPU.html#a7bde463e7d3d0bdece444f23aa465748">rename</a>.setRenameQueue(&amp;<a class="code" href="classFullO3CPU.html#a8b39c3889d140e26b492dd449997f24b">renameQueue</a>);</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;    <a class="code" href="classFullO3CPU.html#aa06829f19f2a8ab7b370e66337cb1c29">iew</a>.setRenameQueue(&amp;<a class="code" href="classFullO3CPU.html#a8b39c3889d140e26b492dd449997f24b">renameQueue</a>);</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;    <a class="code" href="classFullO3CPU.html#aa06829f19f2a8ab7b370e66337cb1c29">iew</a>.setIEWQueue(&amp;<a class="code" href="classFullO3CPU.html#a9829f21400941521ac9659b6bde53768">iewQueue</a>);</div><div class="line"><a name="l00191"></a><span class="lineno">  191</span>&#160;    <a class="code" href="classFullO3CPU.html#aee892cacc38eba3a9b265c22fa9ca4dc">commit</a>.setIEWQueue(&amp;<a class="code" href="classFullO3CPU.html#a9829f21400941521ac9659b6bde53768">iewQueue</a>);</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;    <a class="code" href="classFullO3CPU.html#aee892cacc38eba3a9b265c22fa9ca4dc">commit</a>.setRenameQueue(&amp;<a class="code" href="classFullO3CPU.html#a8b39c3889d140e26b492dd449997f24b">renameQueue</a>);</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    <a class="code" href="classFullO3CPU.html#aee892cacc38eba3a9b265c22fa9ca4dc">commit</a>.setIEWStage(&amp;<a class="code" href="classFullO3CPU.html#aa06829f19f2a8ab7b370e66337cb1c29">iew</a>);</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;    <a class="code" href="classFullO3CPU.html#a7bde463e7d3d0bdece444f23aa465748">rename</a>.setIEWStage(&amp;<a class="code" href="classFullO3CPU.html#aa06829f19f2a8ab7b370e66337cb1c29">iew</a>);</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;    <a class="code" href="classFullO3CPU.html#a7bde463e7d3d0bdece444f23aa465748">rename</a>.setCommitStage(&amp;<a class="code" href="classFullO3CPU.html#aee892cacc38eba3a9b265c22fa9ca4dc">commit</a>);</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;</div><div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;    <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> active_threads;</div><div class="line"><a name="l00199"></a><span class="lineno">  199</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>) {</div><div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;        active_threads = 1;</div><div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00202"></a><span class="lineno">  202</span>&#160;        active_threads = <a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>-&gt;workload.size();</div><div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;</div><div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;        <span class="keywordflow">if</span> (active_threads &gt; Impl::MaxThreads) {</div><div class="line"><a name="l00205"></a><span class="lineno">  205</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Workload Size too large. Increase the &#39;MaxThreads&#39; &quot;</span></div><div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;                  <span class="stringliteral">&quot;constant in your O3CPU impl. file (e.g. o3/alpha/impl.hh) &quot;</span></div><div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;                  <span class="stringliteral">&quot;or edit your workload size.&quot;</span>);</div><div class="line"><a name="l00208"></a><span class="lineno">  208</span>&#160;        }</div><div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;    }</div><div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;</div><div class="line"><a name="l00211"></a><span class="lineno">  211</span>&#160;    <span class="comment">//Make Sure That this a Valid Architeture</span></div><div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;    assert(<a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>-&gt;numPhysIntRegs   &gt;= <a class="code" href="classBaseCPU.html#a7c1d0eec4075862b04e96cad7a82799d">numThreads</a> * <a class="code" href="namespaceAlphaISA.html#ac3bdf5556028b6834f1ac52fec27c888">TheISA::NumIntRegs</a>);</div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;    assert(<a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>-&gt;numPhysFloatRegs &gt;= <a class="code" href="classBaseCPU.html#a7c1d0eec4075862b04e96cad7a82799d">numThreads</a> * <a class="code" href="namespaceAlphaISA.html#ac9cefba32ac336e881cfff4410b5e289">TheISA::NumFloatRegs</a>);</div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;    assert(<a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>-&gt;numPhysVecRegs &gt;= <a class="code" href="classBaseCPU.html#a7c1d0eec4075862b04e96cad7a82799d">numThreads</a> * <a class="code" href="namespaceAlphaISA.html#a2ffb21e191e86f0d92f29be8599a13dc">TheISA::NumVecRegs</a>);</div><div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;    assert(<a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>-&gt;numPhysVecPredRegs &gt;= <a class="code" href="classBaseCPU.html#a7c1d0eec4075862b04e96cad7a82799d">numThreads</a> * <a class="code" href="namespaceAlphaISA.html#af935878526ca20090367ac002e796e19">TheISA::NumVecPredRegs</a>);</div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;    assert(<a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>-&gt;numPhysCCRegs &gt;= <a class="code" href="classBaseCPU.html#a7c1d0eec4075862b04e96cad7a82799d">numThreads</a> * <a class="code" href="namespaceAlphaISA.html#ad0836be0071794ac156dfd876e3bc5a4">TheISA::NumCCRegs</a>);</div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;</div><div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;    <a class="code" href="classFullO3CPU.html#a7bde463e7d3d0bdece444f23aa465748">rename</a>.setScoreboard(&amp;<a class="code" href="classFullO3CPU.html#a254337d51cbd32d7766948da13f30701">scoreboard</a>);</div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;    <a class="code" href="classFullO3CPU.html#aa06829f19f2a8ab7b370e66337cb1c29">iew</a>.setScoreboard(&amp;<a class="code" href="classFullO3CPU.html#a254337d51cbd32d7766948da13f30701">scoreboard</a>);</div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;</div><div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;    <span class="comment">// Setup the rename map for whichever stages need it.</span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = 0; tid &lt; <a class="code" href="classBaseCPU.html#a7c1d0eec4075862b04e96cad7a82799d">numThreads</a>; tid++) {</div><div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;        <a class="code" href="classFullO3CPU.html#ad4d649ac9a6739b62311e7050c025473">isa</a>[tid] = <a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>-&gt;isa[tid];</div><div class="line"><a name="l00224"></a><span class="lineno">  224</span>&#160;        assert(<a class="code" href="structRenameMode.html">RenameMode&lt;TheISA::ISA&gt;::equalsInit</a>(<a class="code" href="classFullO3CPU.html#ad4d649ac9a6739b62311e7050c025473">isa</a>[tid], <a class="code" href="classFullO3CPU.html#ad4d649ac9a6739b62311e7050c025473">isa</a>[0]));</div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;</div><div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;        <span class="comment">// Only Alpha has an FP zero register, so for other ISAs we</span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;        <span class="comment">// use an invalid FP register index to avoid special treatment</span></div><div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;        <span class="comment">// of any valid FP reg.</span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;        <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> invalidFPReg = TheISA::NumFloatRegs + 1;</div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;        <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> fpZeroReg =</div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;            (THE_ISA == ALPHA_ISA) ? <a class="code" href="namespaceAlphaISA.html#a7f37f910d53f6a7535037c4d47366260">TheISA::ZeroReg</a> : invalidFPReg;</div><div class="line"><a name="l00232"></a><span class="lineno">  232</span>&#160;</div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;        <a class="code" href="classFullO3CPU.html#a91979bd9a40983c5107f48ca2b581ba8">commitRenameMap</a>[tid].init(&amp;<a class="code" href="classFullO3CPU.html#a55f5ebb19c85f88f293e6938cd51c9e1">regFile</a>, <a class="code" href="namespaceAlphaISA.html#a7f37f910d53f6a7535037c4d47366260">TheISA::ZeroReg</a>, fpZeroReg,</div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;                                  &amp;<a class="code" href="classFullO3CPU.html#a7f1067267f21723aa61ef12a1c329e88">freeList</a>,</div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;                                  <a class="code" href="classFullO3CPU.html#aedd2f941c815bedb35a83bc74502d5cd">vecMode</a>);</div><div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;        <a class="code" href="classFullO3CPU.html#a720b802a7a4c98c51aa5f7a1778f87e4">renameMap</a>[tid].init(&amp;<a class="code" href="classFullO3CPU.html#a55f5ebb19c85f88f293e6938cd51c9e1">regFile</a>, <a class="code" href="namespaceAlphaISA.html#a7f37f910d53f6a7535037c4d47366260">TheISA::ZeroReg</a>, fpZeroReg,</div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;                            &amp;<a class="code" href="classFullO3CPU.html#a7f1067267f21723aa61ef12a1c329e88">freeList</a>, <a class="code" href="classFullO3CPU.html#aedd2f941c815bedb35a83bc74502d5cd">vecMode</a>);</div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;    }</div><div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;    <span class="comment">// Initialize rename map to assign physical registers to the</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;    <span class="comment">// architectural registers for active threads only.</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = 0; tid &lt; active_threads; tid++) {</div><div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> ridx = 0; ridx &lt; <a class="code" href="namespaceAlphaISA.html#ac3bdf5556028b6834f1ac52fec27c888">TheISA::NumIntRegs</a>; ++ridx) {</div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;            <span class="comment">// Note that we can&#39;t use the rename() method because we don&#39;t</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;            <span class="comment">// want special treatment for the zero register at this point</span></div><div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;            <a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg = <a class="code" href="classFullO3CPU.html#a7f1067267f21723aa61ef12a1c329e88">freeList</a>.getIntReg();</div><div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;            <a class="code" href="classFullO3CPU.html#a720b802a7a4c98c51aa5f7a1778f87e4">renameMap</a>[tid].setEntry(<a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ab412c1eeaf26e79fee8922d9a479889c">IntRegClass</a>, ridx), phys_reg);</div><div class="line"><a name="l00249"></a><span class="lineno">  249</span>&#160;            <a class="code" href="classFullO3CPU.html#a91979bd9a40983c5107f48ca2b581ba8">commitRenameMap</a>[tid].setEntry(<a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ab412c1eeaf26e79fee8922d9a479889c">IntRegClass</a>, ridx), phys_reg);</div><div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;        }</div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;</div><div class="line"><a name="l00252"></a><span class="lineno">  252</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> ridx = 0; ridx &lt; <a class="code" href="namespaceAlphaISA.html#ac9cefba32ac336e881cfff4410b5e289">TheISA::NumFloatRegs</a>; ++ridx) {</div><div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;            <a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg = <a class="code" href="classFullO3CPU.html#a7f1067267f21723aa61ef12a1c329e88">freeList</a>.getFloatReg();</div><div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;            <a class="code" href="classFullO3CPU.html#a720b802a7a4c98c51aa5f7a1778f87e4">renameMap</a>[tid].setEntry(<a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a207a831a62a5c23ac4ac6405378b125e">FloatRegClass</a>, ridx), phys_reg);</div><div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;            <a class="code" href="classFullO3CPU.html#a91979bd9a40983c5107f48ca2b581ba8">commitRenameMap</a>[tid].setEntry(</div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;                    <a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a207a831a62a5c23ac4ac6405378b125e">FloatRegClass</a>, ridx), phys_reg);</div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;        }</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;</div><div class="line"><a name="l00259"></a><span class="lineno">  259</span>&#160;        <span class="comment">/* Here we need two &#39;interfaces&#39; the &#39;whole register&#39; and the</span></div><div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;<span class="comment">         * &#39;register element&#39;. At any point only one of them will be</span></div><div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;<span class="comment">         * active. */</span></div><div class="line"><a name="l00262"></a><span class="lineno">  262</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classFullO3CPU.html#aedd2f941c815bedb35a83bc74502d5cd">vecMode</a> == Enums::Full) {</div><div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;            <span class="comment">/* Initialize the full-vector interface */</span></div><div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;            <span class="keywordflow">for</span> (<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> ridx = 0; ridx &lt; <a class="code" href="namespaceAlphaISA.html#a2ffb21e191e86f0d92f29be8599a13dc">TheISA::NumVecRegs</a>; ++ridx) {</div><div class="line"><a name="l00265"></a><span class="lineno">  265</span>&#160;                <a class="code" href="classRegId.html">RegId</a> rid = <a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a593bec642ffa754054b3e92477eac4f7">VecRegClass</a>, ridx);</div><div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;                <a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg = <a class="code" href="classFullO3CPU.html#a7f1067267f21723aa61ef12a1c329e88">freeList</a>.getVecReg();</div><div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;                <a class="code" href="classFullO3CPU.html#a720b802a7a4c98c51aa5f7a1778f87e4">renameMap</a>[tid].setEntry(rid, phys_reg);</div><div class="line"><a name="l00268"></a><span class="lineno">  268</span>&#160;                <a class="code" href="classFullO3CPU.html#a91979bd9a40983c5107f48ca2b581ba8">commitRenameMap</a>[tid].setEntry(rid, phys_reg);</div><div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;            }</div><div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00271"></a><span class="lineno">  271</span>&#160;            <span class="comment">/* Initialize the vector-element interface */</span></div><div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;            <span class="keywordflow">for</span> (<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> ridx = 0; ridx &lt; <a class="code" href="namespaceAlphaISA.html#a2ffb21e191e86f0d92f29be8599a13dc">TheISA::NumVecRegs</a>; ++ridx) {</div><div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;                <span class="keywordflow">for</span> (<a class="code" href="arch_2generic_2types_8hh.html#aaa1a1a9639697fa452e491a57ced71ba">ElemIndex</a> ldx = 0; ldx &lt; <a class="code" href="namespaceAlphaISA.html#a470123cb4b24155c8d9ca93d0311d81d">TheISA::NumVecElemPerVecReg</a>;</div><div class="line"><a name="l00274"></a><span class="lineno">  274</span>&#160;                        ++ldx) {</div><div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;                    <a class="code" href="classRegId.html">RegId</a> lrid = <a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ad44428f9f9b2e4bcbf75ae2163a0f349">VecElemClass</a>, ridx, ldx);</div><div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;                    <a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_elem = <a class="code" href="classFullO3CPU.html#a7f1067267f21723aa61ef12a1c329e88">freeList</a>.getVecElem();</div><div class="line"><a name="l00277"></a><span class="lineno">  277</span>&#160;                    <a class="code" href="classFullO3CPU.html#a720b802a7a4c98c51aa5f7a1778f87e4">renameMap</a>[tid].setEntry(lrid, phys_elem);</div><div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;                    <a class="code" href="classFullO3CPU.html#a91979bd9a40983c5107f48ca2b581ba8">commitRenameMap</a>[tid].setEntry(lrid, phys_elem);</div><div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;                }</div><div class="line"><a name="l00280"></a><span class="lineno">  280</span>&#160;            }</div><div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;        }</div><div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;</div><div class="line"><a name="l00283"></a><span class="lineno">  283</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> ridx = 0; ridx &lt; <a class="code" href="namespaceAlphaISA.html#af935878526ca20090367ac002e796e19">TheISA::NumVecPredRegs</a>; ++ridx) {</div><div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;            <a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg = <a class="code" href="classFullO3CPU.html#a7f1067267f21723aa61ef12a1c329e88">freeList</a>.getVecPredReg();</div><div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;            <a class="code" href="classFullO3CPU.html#a720b802a7a4c98c51aa5f7a1778f87e4">renameMap</a>[tid].setEntry(<a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a5db88c6994d473e7670b1376a4bccff7">VecPredRegClass</a>, ridx), phys_reg);</div><div class="line"><a name="l00286"></a><span class="lineno">  286</span>&#160;            <a class="code" href="classFullO3CPU.html#a91979bd9a40983c5107f48ca2b581ba8">commitRenameMap</a>[tid].setEntry(</div><div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;                    <a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a5db88c6994d473e7670b1376a4bccff7">VecPredRegClass</a>, ridx), phys_reg);</div><div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;        }</div><div class="line"><a name="l00289"></a><span class="lineno">  289</span>&#160;</div><div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a> ridx = 0; ridx &lt; <a class="code" href="namespaceAlphaISA.html#ad0836be0071794ac156dfd876e3bc5a4">TheISA::NumCCRegs</a>; ++ridx) {</div><div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;            <a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg = <a class="code" href="classFullO3CPU.html#a7f1067267f21723aa61ef12a1c329e88">freeList</a>.getCCReg();</div><div class="line"><a name="l00292"></a><span class="lineno">  292</span>&#160;            <a class="code" href="classFullO3CPU.html#a720b802a7a4c98c51aa5f7a1778f87e4">renameMap</a>[tid].setEntry(<a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a432484d211463d83c5bd364df83f82c2">CCRegClass</a>, ridx), phys_reg);</div><div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;            <a class="code" href="classFullO3CPU.html#a91979bd9a40983c5107f48ca2b581ba8">commitRenameMap</a>[tid].setEntry(<a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a432484d211463d83c5bd364df83f82c2">CCRegClass</a>, ridx), phys_reg);</div><div class="line"><a name="l00294"></a><span class="lineno">  294</span>&#160;        }</div><div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;    }</div><div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;</div><div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;    <a class="code" href="classFullO3CPU.html#a7bde463e7d3d0bdece444f23aa465748">rename</a>.setRenameMap(<a class="code" href="classFullO3CPU.html#a720b802a7a4c98c51aa5f7a1778f87e4">renameMap</a>);</div><div class="line"><a name="l00298"></a><span class="lineno">  298</span>&#160;    <a class="code" href="classFullO3CPU.html#aee892cacc38eba3a9b265c22fa9ca4dc">commit</a>.setRenameMap(<a class="code" href="classFullO3CPU.html#a91979bd9a40983c5107f48ca2b581ba8">commitRenameMap</a>);</div><div class="line"><a name="l00299"></a><span class="lineno">  299</span>&#160;    <a class="code" href="classFullO3CPU.html#a7bde463e7d3d0bdece444f23aa465748">rename</a>.setFreeList(&amp;<a class="code" href="classFullO3CPU.html#a7f1067267f21723aa61ef12a1c329e88">freeList</a>);</div><div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div><div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;    <span class="comment">// Setup the ROB for whichever stages need it.</span></div><div class="line"><a name="l00302"></a><span class="lineno">  302</span>&#160;    <a class="code" href="classFullO3CPU.html#aee892cacc38eba3a9b265c22fa9ca4dc">commit</a>.setROB(&amp;<a class="code" href="classFullO3CPU.html#a19250de6ded2e0cb43fa89922808945f">rob</a>);</div><div class="line"><a name="l00303"></a><span class="lineno">  303</span>&#160;</div><div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;    <a class="code" href="classFullO3CPU.html#abcb5a3c0fc17eb64049abc07d313b860">lastActivatedCycle</a> = 0;</div><div class="line"><a name="l00305"></a><span class="lineno">  305</span>&#160;</div><div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classFullO3CPU.html#a221dd1332d5a3c726842a1a2552bda03">O3CPU</a>, <span class="stringliteral">&quot;Creating O3CPU object.\n&quot;</span>);</div><div class="line"><a name="l00307"></a><span class="lineno">  307</span>&#160;</div><div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;    <span class="comment">// Setup any thread state.</span></div><div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;    this-&gt;<a class="code" href="classFullO3CPU.html#a7f17fe63fe2de029205b0d408b2cb572">thread</a>.resize(this-&gt;numThreads);</div><div class="line"><a name="l00310"></a><span class="lineno">  310</span>&#160;</div><div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = 0; tid &lt; this-&gt;<a class="code" href="classBaseCPU.html#a7c1d0eec4075862b04e96cad7a82799d">numThreads</a>; ++tid) {</div><div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>) {</div><div class="line"><a name="l00313"></a><span class="lineno">  313</span>&#160;            <span class="comment">// SMT is not supported in FS mode yet.</span></div><div class="line"><a name="l00314"></a><span class="lineno">  314</span>&#160;            assert(this-&gt;numThreads == 1);</div><div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;            this-&gt;<a class="code" href="classFullO3CPU.html#a7f17fe63fe2de029205b0d408b2cb572">thread</a>[tid] = <span class="keyword">new</span> <a class="code" href="classFullO3CPU.html#a45d401cf6ad25bc96c5d0a0bf27d25b0">Thread</a>(<span class="keyword">this</span>, 0, NULL);</div><div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00317"></a><span class="lineno">  317</span>&#160;            <span class="keywordflow">if</span> (tid &lt; params-&gt;workload.size()) {</div><div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classFullO3CPU.html#a221dd1332d5a3c726842a1a2552bda03">O3CPU</a>, <span class="stringliteral">&quot;Workload[%i] process is %#x&quot;</span>,</div><div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;                        tid, this-&gt;<a class="code" href="classFullO3CPU.html#a7f17fe63fe2de029205b0d408b2cb572">thread</a>[tid]);</div><div class="line"><a name="l00320"></a><span class="lineno">  320</span>&#160;                this-&gt;<a class="code" href="classFullO3CPU.html#a7f17fe63fe2de029205b0d408b2cb572">thread</a>[tid] = <span class="keyword">new</span> <span class="keyword">typename</span> <a class="code" href="classFullO3CPU.html#a45d401cf6ad25bc96c5d0a0bf27d25b0">FullO3CPU&lt;Impl&gt;::Thread</a>(</div><div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;                        (<span class="keyword">typename</span> Impl::O3CPU *)(<span class="keyword">this</span>),</div><div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;                        tid, <a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>-&gt;workload[tid]);</div><div class="line"><a name="l00323"></a><span class="lineno">  323</span>&#160;</div><div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;                <span class="comment">//usedTids[tid] = true;</span></div><div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;                <span class="comment">//threadMap[tid] = tid;</span></div><div class="line"><a name="l00326"></a><span class="lineno">  326</span>&#160;            } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00327"></a><span class="lineno">  327</span>&#160;                <span class="comment">//Allocate Empty thread so M5 can use later</span></div><div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;                <span class="comment">//when scheduling threads to CPU</span></div><div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;                <a class="code" href="classProcess.html">Process</a>* dummy_proc = NULL;</div><div class="line"><a name="l00330"></a><span class="lineno">  330</span>&#160;</div><div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;                this-&gt;<a class="code" href="classFullO3CPU.html#a7f17fe63fe2de029205b0d408b2cb572">thread</a>[tid] = <span class="keyword">new</span> <span class="keyword">typename</span> <a class="code" href="classFullO3CPU.html#a45d401cf6ad25bc96c5d0a0bf27d25b0">FullO3CPU&lt;Impl&gt;::Thread</a>(</div><div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;                        (<span class="keyword">typename</span> Impl::O3CPU *)(<span class="keyword">this</span>),</div><div class="line"><a name="l00333"></a><span class="lineno">  333</span>&#160;                        tid, dummy_proc);</div><div class="line"><a name="l00334"></a><span class="lineno">  334</span>&#160;                <span class="comment">//usedTids[tid] = false;</span></div><div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;            }</div><div class="line"><a name="l00336"></a><span class="lineno">  336</span>&#160;        }</div><div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;</div><div class="line"><a name="l00338"></a><span class="lineno">  338</span>&#160;        <a class="code" href="classThreadContext.html">ThreadContext</a> *tc;</div><div class="line"><a name="l00339"></a><span class="lineno">  339</span>&#160;</div><div class="line"><a name="l00340"></a><span class="lineno">  340</span>&#160;        <span class="comment">// Setup the TC that will serve as the interface to the threads/CPU.</span></div><div class="line"><a name="l00341"></a><span class="lineno">  341</span>&#160;        <a class="code" href="classO3ThreadContext.html">O3ThreadContext&lt;Impl&gt;</a> *o3_tc = <span class="keyword">new</span> <a class="code" href="classO3ThreadContext.html">O3ThreadContext&lt;Impl&gt;</a>;</div><div class="line"><a name="l00342"></a><span class="lineno">  342</span>&#160;</div><div class="line"><a name="l00343"></a><span class="lineno">  343</span>&#160;        tc = o3_tc;</div><div class="line"><a name="l00344"></a><span class="lineno">  344</span>&#160;</div><div class="line"><a name="l00345"></a><span class="lineno">  345</span>&#160;        <span class="comment">// If we&#39;re using a checker, then the TC should be the</span></div><div class="line"><a name="l00346"></a><span class="lineno">  346</span>&#160;        <span class="comment">// CheckerThreadContext.</span></div><div class="line"><a name="l00347"></a><span class="lineno">  347</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>-&gt;checker) {</div><div class="line"><a name="l00348"></a><span class="lineno">  348</span>&#160;            tc = <span class="keyword">new</span> <a class="code" href="classCheckerThreadContext.html">CheckerThreadContext&lt;O3ThreadContext&lt;Impl&gt;</a> &gt;(</div><div class="line"><a name="l00349"></a><span class="lineno">  349</span>&#160;                o3_tc, this-&gt;<a class="code" href="classFullO3CPU.html#a5e909eae8ed2bf9d0d1186c60b820945">checker</a>);</div><div class="line"><a name="l00350"></a><span class="lineno">  350</span>&#160;        }</div><div class="line"><a name="l00351"></a><span class="lineno">  351</span>&#160;</div><div class="line"><a name="l00352"></a><span class="lineno">  352</span>&#160;        o3_tc-&gt;<a class="code" href="classO3ThreadContext.html#ac34d390290b71d924e3ff3a35a0ef828">cpu</a> = (<span class="keyword">typename</span> Impl::O3CPU *)(<span class="keyword">this</span>);</div><div class="line"><a name="l00353"></a><span class="lineno">  353</span>&#160;        assert(o3_tc-&gt;<a class="code" href="classO3ThreadContext.html#ac34d390290b71d924e3ff3a35a0ef828">cpu</a>);</div><div class="line"><a name="l00354"></a><span class="lineno">  354</span>&#160;        o3_tc-&gt;<a class="code" href="classO3ThreadContext.html#a8f5d7ccf4ec481f252177e05e16d8a3d">thread</a> = this-&gt;<a class="code" href="classFullO3CPU.html#a7f17fe63fe2de029205b0d408b2cb572">thread</a>[tid];</div><div class="line"><a name="l00355"></a><span class="lineno">  355</span>&#160;</div><div class="line"><a name="l00356"></a><span class="lineno">  356</span>&#160;        <span class="comment">// Setup quiesce event.</span></div><div class="line"><a name="l00357"></a><span class="lineno">  357</span>&#160;        this-&gt;<a class="code" href="classFullO3CPU.html#a7f17fe63fe2de029205b0d408b2cb572">thread</a>[tid]-&gt;quiesceEvent = <span class="keyword">new</span> <a class="code" href="classEndQuiesceEvent.html">EndQuiesceEvent</a>(tc);</div><div class="line"><a name="l00358"></a><span class="lineno">  358</span>&#160;</div><div class="line"><a name="l00359"></a><span class="lineno">  359</span>&#160;        <span class="comment">// Give the thread the TC.</span></div><div class="line"><a name="l00360"></a><span class="lineno">  360</span>&#160;        this-&gt;<a class="code" href="classFullO3CPU.html#a7f17fe63fe2de029205b0d408b2cb572">thread</a>[tid]-&gt;tc = tc;</div><div class="line"><a name="l00361"></a><span class="lineno">  361</span>&#160;</div><div class="line"><a name="l00362"></a><span class="lineno">  362</span>&#160;        <span class="comment">// Add the TC to the CPU&#39;s list of TC&#39;s.</span></div><div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;        this-&gt;<a class="code" href="classBaseCPU.html#a22178d56f16f4d27c17453771f334a88">threadContexts</a>.push_back(tc);</div><div class="line"><a name="l00364"></a><span class="lineno">  364</span>&#160;    }</div><div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;</div><div class="line"><a name="l00366"></a><span class="lineno">  366</span>&#160;    <span class="comment">// FullO3CPU always requires an interrupt controller.</span></div><div class="line"><a name="l00367"></a><span class="lineno">  367</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>-&gt;switched_out &amp;&amp; <a class="code" href="classBaseCPU.html#ad632b5fdf96b18eb627ef842494d48a5">interrupts</a>.empty()) {</div><div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;        <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;FullO3CPU %s has no interrupt controller.\n&quot;</span></div><div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;              <span class="stringliteral">&quot;Ensure createInterruptController() is called.\n&quot;</span>, <a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>());</div><div class="line"><a name="l00370"></a><span class="lineno">  370</span>&#160;    }</div><div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;</div><div class="line"><a name="l00372"></a><span class="lineno">  372</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = 0; tid &lt; this-&gt;<a class="code" href="classBaseCPU.html#a7c1d0eec4075862b04e96cad7a82799d">numThreads</a>; tid++)</div><div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;        this-&gt;<a class="code" href="classFullO3CPU.html#a7f17fe63fe2de029205b0d408b2cb572">thread</a>[tid]-&gt;setFuncExeInst(0);</div><div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;}</div><div class="line"><a name="l00375"></a><span class="lineno">  375</span>&#160;</div><div class="line"><a name="l00376"></a><span class="lineno">  376</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#af4188c16270b015c5eec88eec3d52f39">  377</a></span>&#160;<a class="code" href="classFullO3CPU.html#af4188c16270b015c5eec88eec3d52f39">FullO3CPU&lt;Impl&gt;::~FullO3CPU</a>()</div><div class="line"><a name="l00378"></a><span class="lineno">  378</span>&#160;{</div><div class="line"><a name="l00379"></a><span class="lineno">  379</span>&#160;}</div><div class="line"><a name="l00380"></a><span class="lineno">  380</span>&#160;</div><div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a0a22d26face6968fd877ce449f534055">  383</a></span>&#160;<a class="code" href="classFullO3CPU.html#a0a22d26face6968fd877ce449f534055">FullO3CPU&lt;Impl&gt;::regProbePoints</a>()</div><div class="line"><a name="l00384"></a><span class="lineno">  384</span>&#160;{</div><div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;    <a class="code" href="classBaseCPU.html#a07eaa3b6dbe0c21b9c5780dff534f173">BaseCPU::regProbePoints</a>();</div><div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;</div><div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;    <a class="code" href="classFullO3CPU.html#ad1faa74081871a57af96bc2d982fb783">ppInstAccessComplete</a> = <span class="keyword">new</span> <a class="code" href="classProbePointArg.html">ProbePointArg&lt;PacketPtr&gt;</a>(<a class="code" href="classSimObject.html#ab6f8b1c9e7c8239917c9b27254c5fe82">getProbeManager</a>(), <span class="stringliteral">&quot;InstAccessComplete&quot;</span>);</div><div class="line"><a name="l00388"></a><span class="lineno">  388</span>&#160;    <a class="code" href="classFullO3CPU.html#a11ac216c1ea273166806cbb91151ef39">ppDataAccessComplete</a> = <span class="keyword">new</span> <a class="code" href="classProbePointArg.html">ProbePointArg&lt;std::pair&lt;DynInstPtr, PacketPtr&gt;</a> &gt;(<a class="code" href="classSimObject.html#ab6f8b1c9e7c8239917c9b27254c5fe82">getProbeManager</a>(), <span class="stringliteral">&quot;DataAccessComplete&quot;</span>);</div><div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div><div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;    <a class="code" href="classFullO3CPU.html#ab3ef6fb9dcae082a49b9b2279368318e">fetch</a>.regProbePoints();</div><div class="line"><a name="l00391"></a><span class="lineno">  391</span>&#160;    <a class="code" href="classFullO3CPU.html#a7bde463e7d3d0bdece444f23aa465748">rename</a>.regProbePoints();</div><div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;    <a class="code" href="classFullO3CPU.html#aa06829f19f2a8ab7b370e66337cb1c29">iew</a>.regProbePoints();</div><div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;    <a class="code" href="classFullO3CPU.html#aee892cacc38eba3a9b265c22fa9ca4dc">commit</a>.regProbePoints();</div><div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;}</div><div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;</div><div class="line"><a name="l00396"></a><span class="lineno">  396</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00398"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ad12e71c3ed2e126d0466e90f44ccbb5a">  398</a></span>&#160;<a class="code" href="classFullO3CPU.html#ad12e71c3ed2e126d0466e90f44ccbb5a">FullO3CPU&lt;Impl&gt;::regStats</a>()</div><div class="line"><a name="l00399"></a><span class="lineno">  399</span>&#160;{</div><div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;    <a class="code" href="classBaseO3CPU.html#a055882739c74157bde0548fe059d4f2d">BaseO3CPU::regStats</a>();</div><div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;</div><div class="line"><a name="l00402"></a><span class="lineno">  402</span>&#160;    <span class="comment">// Register any of the O3CPU&#39;s stats here.</span></div><div class="line"><a name="l00403"></a><span class="lineno">  403</span>&#160;    <a class="code" href="classFullO3CPU.html#aaa7813626e9837aeef8dd504517a7317">timesIdled</a></div><div class="line"><a name="l00404"></a><span class="lineno">  404</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.timesIdled&quot;</span>)</div><div class="line"><a name="l00405"></a><span class="lineno">  405</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;Number of times that the entire CPU went into an idle state and&quot;</span></div><div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;              <span class="stringliteral">&quot; unscheduled itself&quot;</span>)</div><div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a9302d23cee7c3d6a8bc4f421434645cd">prereq</a>(<a class="code" href="classFullO3CPU.html#aaa7813626e9837aeef8dd504517a7317">timesIdled</a>);</div><div class="line"><a name="l00408"></a><span class="lineno">  408</span>&#160;</div><div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;    <a class="code" href="classFullO3CPU.html#a048ad7a9769733fd6182f3f65f8a09db">idleCycles</a></div><div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.idleCycles&quot;</span>)</div><div class="line"><a name="l00411"></a><span class="lineno">  411</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;Total number of cycles that the CPU has spent unscheduled due &quot;</span></div><div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;              <span class="stringliteral">&quot;to idling&quot;</span>)</div><div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a9302d23cee7c3d6a8bc4f421434645cd">prereq</a>(<a class="code" href="classFullO3CPU.html#a048ad7a9769733fd6182f3f65f8a09db">idleCycles</a>);</div><div class="line"><a name="l00414"></a><span class="lineno">  414</span>&#160;</div><div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;    <a class="code" href="classFullO3CPU.html#adf30d90663a78d76cb6b5f3b8358c09e">quiesceCycles</a></div><div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.quiesceCycles&quot;</span>)</div><div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;Total number of cycles that CPU has spent quiesced or waiting &quot;</span></div><div class="line"><a name="l00418"></a><span class="lineno">  418</span>&#160;              <span class="stringliteral">&quot;for an interrupt&quot;</span>)</div><div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a9302d23cee7c3d6a8bc4f421434645cd">prereq</a>(<a class="code" href="classFullO3CPU.html#adf30d90663a78d76cb6b5f3b8358c09e">quiesceCycles</a>);</div><div class="line"><a name="l00420"></a><span class="lineno">  420</span>&#160;</div><div class="line"><a name="l00421"></a><span class="lineno">  421</span>&#160;    <span class="comment">// Number of Instructions simulated</span></div><div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;    <span class="comment">// --------------------------------</span></div><div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;    <span class="comment">// Should probably be in Base CPU but need templated</span></div><div class="line"><a name="l00424"></a><span class="lineno">  424</span>&#160;    <span class="comment">// MaxThreads so put in here instead</span></div><div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;    <a class="code" href="classFullO3CPU.html#a545758fe4e93e7cfd2abec9773937359">committedInsts</a></div><div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;        .<a class="code" href="classStats_1_1VectorBase.html#ada7b4d1605ccdfba6975aa1025b861a2">init</a>(<a class="code" href="classBaseCPU.html#a7c1d0eec4075862b04e96cad7a82799d">numThreads</a>)</div><div class="line"><a name="l00427"></a><span class="lineno">  427</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.committedInsts&quot;</span>)</div><div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;Number of Instructions Simulated&quot;</span>)</div><div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">Stats::total</a>);</div><div class="line"><a name="l00430"></a><span class="lineno">  430</span>&#160;</div><div class="line"><a name="l00431"></a><span class="lineno">  431</span>&#160;    <a class="code" href="classFullO3CPU.html#ac686d961bcaf355e2fbfe17ba3d37a63">committedOps</a></div><div class="line"><a name="l00432"></a><span class="lineno">  432</span>&#160;        .<a class="code" href="classStats_1_1VectorBase.html#ada7b4d1605ccdfba6975aa1025b861a2">init</a>(<a class="code" href="classBaseCPU.html#a7c1d0eec4075862b04e96cad7a82799d">numThreads</a>)</div><div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.committedOps&quot;</span>)</div><div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;Number of Ops (including micro ops) Simulated&quot;</span>)</div><div class="line"><a name="l00435"></a><span class="lineno">  435</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">flags</a>(<a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">Stats::total</a>);</div><div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div><div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;    <a class="code" href="classFullO3CPU.html#a011df4267bc9cf0d1fe12f04f9b5809e">cpi</a></div><div class="line"><a name="l00438"></a><span class="lineno">  438</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.cpi&quot;</span>)</div><div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;CPI: Cycles Per Instruction&quot;</span>)</div><div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#afe64a5e12da34c6c351a4de7b9c67000">precision</a>(6);</div><div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;    <a class="code" href="classFullO3CPU.html#a011df4267bc9cf0d1fe12f04f9b5809e">cpi</a> = <a class="code" href="classBaseCPU.html#a205aff3cc2e726632f492ccd4f45d3ca">numCycles</a> / <a class="code" href="classFullO3CPU.html#a545758fe4e93e7cfd2abec9773937359">committedInsts</a>;</div><div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;</div><div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;    <a class="code" href="classFullO3CPU.html#a25b21d0ac59bfb4330c77e2755bfdf00">totalCpi</a></div><div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.cpi_total&quot;</span>)</div><div class="line"><a name="l00445"></a><span class="lineno">  445</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;CPI: Total CPI of All Threads&quot;</span>)</div><div class="line"><a name="l00446"></a><span class="lineno">  446</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#afe64a5e12da34c6c351a4de7b9c67000">precision</a>(6);</div><div class="line"><a name="l00447"></a><span class="lineno">  447</span>&#160;    <a class="code" href="classFullO3CPU.html#a25b21d0ac59bfb4330c77e2755bfdf00">totalCpi</a> = <a class="code" href="classBaseCPU.html#a205aff3cc2e726632f492ccd4f45d3ca">numCycles</a> / <a class="code" href="namespaceRiscvISA.html#ad5a44391b681c76db984e122283cd540">sum</a>(<a class="code" href="classFullO3CPU.html#a545758fe4e93e7cfd2abec9773937359">committedInsts</a>);</div><div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;</div><div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;    <a class="code" href="classFullO3CPU.html#a7e5c9ace9afa1faf7fb6ce965b2bb816">ipc</a></div><div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.ipc&quot;</span>)</div><div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;IPC: Instructions Per Cycle&quot;</span>)</div><div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#afe64a5e12da34c6c351a4de7b9c67000">precision</a>(6);</div><div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;    <a class="code" href="classFullO3CPU.html#a7e5c9ace9afa1faf7fb6ce965b2bb816">ipc</a> =  <a class="code" href="classFullO3CPU.html#a545758fe4e93e7cfd2abec9773937359">committedInsts</a> / <a class="code" href="classBaseCPU.html#a205aff3cc2e726632f492ccd4f45d3ca">numCycles</a>;</div><div class="line"><a name="l00454"></a><span class="lineno">  454</span>&#160;</div><div class="line"><a name="l00455"></a><span class="lineno">  455</span>&#160;    <a class="code" href="classFullO3CPU.html#a172545b26bfd1684e1103ba4b08f5e33">totalIpc</a></div><div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.ipc_total&quot;</span>)</div><div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;IPC: Total IPC of All Threads&quot;</span>)</div><div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#afe64a5e12da34c6c351a4de7b9c67000">precision</a>(6);</div><div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;    <a class="code" href="classFullO3CPU.html#a172545b26bfd1684e1103ba4b08f5e33">totalIpc</a> =  <a class="code" href="namespaceRiscvISA.html#ad5a44391b681c76db984e122283cd540">sum</a>(<a class="code" href="classFullO3CPU.html#a545758fe4e93e7cfd2abec9773937359">committedInsts</a>) / <a class="code" href="classBaseCPU.html#a205aff3cc2e726632f492ccd4f45d3ca">numCycles</a>;</div><div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;</div><div class="line"><a name="l00461"></a><span class="lineno">  461</span>&#160;    this-&gt;<a class="code" href="classFullO3CPU.html#ab3ef6fb9dcae082a49b9b2279368318e">fetch</a>.regStats();</div><div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;    this-&gt;<a class="code" href="classFullO3CPU.html#ab5a0fd1aef7ee12688c0fb29d15bd9a7">decode</a>.regStats();</div><div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;    this-&gt;<a class="code" href="classFullO3CPU.html#a7bde463e7d3d0bdece444f23aa465748">rename</a>.regStats();</div><div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;    this-&gt;<a class="code" href="classFullO3CPU.html#aa06829f19f2a8ab7b370e66337cb1c29">iew</a>.regStats();</div><div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;    this-&gt;<a class="code" href="classFullO3CPU.html#aee892cacc38eba3a9b265c22fa9ca4dc">commit</a>.regStats();</div><div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;    this-&gt;<a class="code" href="classFullO3CPU.html#a19250de6ded2e0cb43fa89922808945f">rob</a>.regStats();</div><div class="line"><a name="l00467"></a><span class="lineno">  467</span>&#160;</div><div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;    <a class="code" href="classFullO3CPU.html#a1d205a48f31238501384519833cee255">intRegfileReads</a></div><div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.int_regfile_reads&quot;</span>)</div><div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;number of integer regfile reads&quot;</span>)</div><div class="line"><a name="l00471"></a><span class="lineno">  471</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a9302d23cee7c3d6a8bc4f421434645cd">prereq</a>(<a class="code" href="classFullO3CPU.html#a1d205a48f31238501384519833cee255">intRegfileReads</a>);</div><div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div><div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;    <a class="code" href="classFullO3CPU.html#ae91a89e8e6cebabbe8519020a25f9873">intRegfileWrites</a></div><div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.int_regfile_writes&quot;</span>)</div><div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;number of integer regfile writes&quot;</span>)</div><div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a9302d23cee7c3d6a8bc4f421434645cd">prereq</a>(<a class="code" href="classFullO3CPU.html#ae91a89e8e6cebabbe8519020a25f9873">intRegfileWrites</a>);</div><div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;</div><div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;    <a class="code" href="classFullO3CPU.html#afff5c68e15ef807b1ee2f6e85c8b24d0">fpRegfileReads</a></div><div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.fp_regfile_reads&quot;</span>)</div><div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;number of floating regfile reads&quot;</span>)</div><div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a9302d23cee7c3d6a8bc4f421434645cd">prereq</a>(<a class="code" href="classFullO3CPU.html#afff5c68e15ef807b1ee2f6e85c8b24d0">fpRegfileReads</a>);</div><div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;</div><div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;    <a class="code" href="classFullO3CPU.html#a222eb3b2b51e68ae725de11388daa42b">fpRegfileWrites</a></div><div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.fp_regfile_writes&quot;</span>)</div><div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;number of floating regfile writes&quot;</span>)</div><div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a9302d23cee7c3d6a8bc4f421434645cd">prereq</a>(<a class="code" href="classFullO3CPU.html#a222eb3b2b51e68ae725de11388daa42b">fpRegfileWrites</a>);</div><div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;</div><div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;    <a class="code" href="classFullO3CPU.html#acadf311bfc8e404f1b8dba166aa2a391">vecRegfileReads</a></div><div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.vec_regfile_reads&quot;</span>)</div><div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;number of vector regfile reads&quot;</span>)</div><div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a9302d23cee7c3d6a8bc4f421434645cd">prereq</a>(<a class="code" href="classFullO3CPU.html#acadf311bfc8e404f1b8dba166aa2a391">vecRegfileReads</a>);</div><div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;</div><div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;    <a class="code" href="classFullO3CPU.html#a79fa73a661a80d43a67fc78365ffcb77">vecRegfileWrites</a></div><div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.vec_regfile_writes&quot;</span>)</div><div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;number of vector regfile writes&quot;</span>)</div><div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a9302d23cee7c3d6a8bc4f421434645cd">prereq</a>(<a class="code" href="classFullO3CPU.html#a79fa73a661a80d43a67fc78365ffcb77">vecRegfileWrites</a>);</div><div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;</div><div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;    <a class="code" href="classFullO3CPU.html#a794c7c2bce215756d0cc11f20d86c06f">vecPredRegfileReads</a></div><div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.pred_regfile_reads&quot;</span>)</div><div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;number of predicate regfile reads&quot;</span>)</div><div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a9302d23cee7c3d6a8bc4f421434645cd">prereq</a>(<a class="code" href="classFullO3CPU.html#a794c7c2bce215756d0cc11f20d86c06f">vecPredRegfileReads</a>);</div><div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;</div><div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;    <a class="code" href="classFullO3CPU.html#afbd736ab81073e0c0896131f19b60d16">vecPredRegfileWrites</a></div><div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.pred_regfile_writes&quot;</span>)</div><div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;number of predicate regfile writes&quot;</span>)</div><div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a9302d23cee7c3d6a8bc4f421434645cd">prereq</a>(<a class="code" href="classFullO3CPU.html#afbd736ab81073e0c0896131f19b60d16">vecPredRegfileWrites</a>);</div><div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;</div><div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;    <a class="code" href="classFullO3CPU.html#acd2425a8a098602af055382dc299d73f">ccRegfileReads</a></div><div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.cc_regfile_reads&quot;</span>)</div><div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;number of cc regfile reads&quot;</span>)</div><div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a9302d23cee7c3d6a8bc4f421434645cd">prereq</a>(<a class="code" href="classFullO3CPU.html#acd2425a8a098602af055382dc299d73f">ccRegfileReads</a>);</div><div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;</div><div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;    <a class="code" href="classFullO3CPU.html#a05e4b26096aff26b1857e9b030c66877">ccRegfileWrites</a></div><div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.cc_regfile_writes&quot;</span>)</div><div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;number of cc regfile writes&quot;</span>)</div><div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a9302d23cee7c3d6a8bc4f421434645cd">prereq</a>(<a class="code" href="classFullO3CPU.html#a05e4b26096aff26b1857e9b030c66877">ccRegfileWrites</a>);</div><div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;</div><div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;    <a class="code" href="classFullO3CPU.html#afce2d1da6935b43cb0e77717b8dcdc55">miscRegfileReads</a></div><div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.misc_regfile_reads&quot;</span>)</div><div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;number of misc regfile reads&quot;</span>)</div><div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a9302d23cee7c3d6a8bc4f421434645cd">prereq</a>(<a class="code" href="classFullO3CPU.html#afce2d1da6935b43cb0e77717b8dcdc55">miscRegfileReads</a>);</div><div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;</div><div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;    <a class="code" href="classFullO3CPU.html#a84bc51b6821938e256d21f6744ca9cbd">miscRegfileWrites</a></div><div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">name</a>(<a class="code" href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">name</a>() + <span class="stringliteral">&quot;.misc_regfile_writes&quot;</span>)</div><div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">desc</a>(<span class="stringliteral">&quot;number of misc regfile writes&quot;</span>)</div><div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;        .<a class="code" href="classStats_1_1DataWrap.html#a9302d23cee7c3d6a8bc4f421434645cd">prereq</a>(<a class="code" href="classFullO3CPU.html#a84bc51b6821938e256d21f6744ca9cbd">miscRegfileWrites</a>);</div><div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;}</div><div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div><div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00531"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a8e9eded754156ba17cbe459a6608626a">  531</a></span>&#160;<a class="code" href="classFullO3CPU.html#a8e9eded754156ba17cbe459a6608626a">FullO3CPU&lt;Impl&gt;::tick</a>()</div><div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;{</div><div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classFullO3CPU.html#a221dd1332d5a3c726842a1a2552bda03">O3CPU</a>, <span class="stringliteral">&quot;\n\nFullO3CPU: Ticking main, FullO3CPU.\n&quot;</span>);</div><div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;    assert(!<a class="code" href="classBaseCPU.html#aa8abe8f8fecef8ef4bd3e423cd8d22f2">switchedOut</a>());</div><div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;    assert(<a class="code" href="classDrainable.html#a06aa9ed2bfe0ae1c9987c144a287f9fa">drainState</a>() != <a class="code" href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043a8ea1e4c68c45720d9f01e3547de4c0f1">DrainState::Drained</a>);</div><div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;</div><div class="line"><a name="l00537"></a><span class="lineno">  537</span>&#160;    ++<a class="code" href="classBaseCPU.html#a205aff3cc2e726632f492ccd4f45d3ca">numCycles</a>;</div><div class="line"><a name="l00538"></a><span class="lineno">  538</span>&#160;    <a class="code" href="classBaseCPU.html#aab4a7a7856ebf8b06c76061a47fedd28">updateCycleCounters</a>(<a class="code" href="classBaseCPU.html#acc523df235b8d6e9b9d21733359f00fea7a3dd80922db0a5ce27f9896f846db24">BaseCPU::CPU_STATE_ON</a>);</div><div class="line"><a name="l00539"></a><span class="lineno">  539</span>&#160;</div><div class="line"><a name="l00540"></a><span class="lineno">  540</span>&#160;<span class="comment">//    activity = false;</span></div><div class="line"><a name="l00541"></a><span class="lineno">  541</span>&#160;</div><div class="line"><a name="l00542"></a><span class="lineno">  542</span>&#160;    <span class="comment">//Tick each of the stages</span></div><div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    <a class="code" href="classFullO3CPU.html#ab3ef6fb9dcae082a49b9b2279368318e">fetch</a>.tick();</div><div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;</div><div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;    <a class="code" href="classFullO3CPU.html#ab5a0fd1aef7ee12688c0fb29d15bd9a7">decode</a>.tick();</div><div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;</div><div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;    <a class="code" href="classFullO3CPU.html#a7bde463e7d3d0bdece444f23aa465748">rename</a>.tick();</div><div class="line"><a name="l00548"></a><span class="lineno">  548</span>&#160;</div><div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;    <a class="code" href="classFullO3CPU.html#aa06829f19f2a8ab7b370e66337cb1c29">iew</a>.tick();</div><div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;</div><div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;    <a class="code" href="classFullO3CPU.html#aee892cacc38eba3a9b265c22fa9ca4dc">commit</a>.tick();</div><div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;</div><div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;    <span class="comment">// Now advance the time buffers</span></div><div class="line"><a name="l00554"></a><span class="lineno">  554</span>&#160;    <a class="code" href="classFullO3CPU.html#aec1b568397f6137098b95e829ee08bac">timeBuffer</a>.<a class="code" href="classTimeBuffer.html#a21de34de6f57e99a2f78a5160fb6e3e0">advance</a>();</div><div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div><div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    <a class="code" href="classFullO3CPU.html#a4a0e649268933b1294bfc50e98f95719">fetchQueue</a>.<a class="code" href="classTimeBuffer.html#a21de34de6f57e99a2f78a5160fb6e3e0">advance</a>();</div><div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    <a class="code" href="classFullO3CPU.html#a2b0573efb4242897c5508e79d9098fbc">decodeQueue</a>.<a class="code" href="classTimeBuffer.html#a21de34de6f57e99a2f78a5160fb6e3e0">advance</a>();</div><div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;    <a class="code" href="classFullO3CPU.html#a8b39c3889d140e26b492dd449997f24b">renameQueue</a>.<a class="code" href="classTimeBuffer.html#a21de34de6f57e99a2f78a5160fb6e3e0">advance</a>();</div><div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;    <a class="code" href="classFullO3CPU.html#a9829f21400941521ac9659b6bde53768">iewQueue</a>.<a class="code" href="classTimeBuffer.html#a21de34de6f57e99a2f78a5160fb6e3e0">advance</a>();</div><div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;</div><div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;    <a class="code" href="classFullO3CPU.html#aff35d813ef6b7d0891f5303dd30f71fb">activityRec</a>.<a class="code" href="classActivityRecorder.html#ab051abcb3f284fe59d0d5d63dd7e47bf">advance</a>();</div><div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;</div><div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classFullO3CPU.html#a760b07650452a555d057975eb57236cb">removeInstsThisCycle</a>) {</div><div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;        <a class="code" href="classFullO3CPU.html#a1126ca457670b4bb8058bcfdb6329e9f">cleanUpRemovedInsts</a>();</div><div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    }</div><div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;</div><div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classFullO3CPU.html#af6b5320ef3fcd8efd18ab8137a05ddd1">tickEvent</a>.<a class="code" href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">scheduled</a>()) {</div><div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classFullO3CPU.html#a2f3169fa3cb0fa0f1a91ea4ce175c342">_status</a> == <a class="code" href="classFullO3CPU.html#a1e263fbb1cb65488acbe5b55db949fbaac88ab4a99e453b94dcc8fe3dc2f3b503">SwitchedOut</a>) {</div><div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classFullO3CPU.html#a221dd1332d5a3c726842a1a2552bda03">O3CPU</a>, <span class="stringliteral">&quot;Switched out!\n&quot;</span>);</div><div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;            <span class="comment">// increment stat</span></div><div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;            <a class="code" href="classFullO3CPU.html#a9e44324b3d49c98c5065f81edbc50bf4">lastRunningCycle</a> = <a class="code" href="classClocked.html#a069f191370db82454b84e131ac5b54c5">curCycle</a>();</div><div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;        } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (!<a class="code" href="classFullO3CPU.html#aff35d813ef6b7d0891f5303dd30f71fb">activityRec</a>.<a class="code" href="classActivityRecorder.html#a15680655b8e19e88b2e2bf1c4416448e">active</a>() || <a class="code" href="classFullO3CPU.html#a2f3169fa3cb0fa0f1a91ea4ce175c342">_status</a> == <a class="code" href="classFullO3CPU.html#a1e263fbb1cb65488acbe5b55db949fbaa5bbc5de7d4fd2e1a3779b38736093e09">Idle</a>) {</div><div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classFullO3CPU.html#a221dd1332d5a3c726842a1a2552bda03">O3CPU</a>, <span class="stringliteral">&quot;Idle!\n&quot;</span>);</div><div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;            <a class="code" href="classFullO3CPU.html#a9e44324b3d49c98c5065f81edbc50bf4">lastRunningCycle</a> = <a class="code" href="classClocked.html#a069f191370db82454b84e131ac5b54c5">curCycle</a>();</div><div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;            <a class="code" href="classFullO3CPU.html#aaa7813626e9837aeef8dd504517a7317">timesIdled</a>++;</div><div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;            <a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(<a class="code" href="classFullO3CPU.html#af6b5320ef3fcd8efd18ab8137a05ddd1">tickEvent</a>, <a class="code" href="classClocked.html#a082ec89d11f90b11b91ba7876040e41e">clockEdge</a>(<a class="code" href="classCycles.html">Cycles</a>(1)));</div><div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classFullO3CPU.html#a221dd1332d5a3c726842a1a2552bda03">O3CPU</a>, <span class="stringliteral">&quot;Scheduling next tick!\n&quot;</span>);</div><div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;        }</div><div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;    }</div><div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;</div><div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>)</div><div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;        <a class="code" href="classFullO3CPU.html#a569a77e072ba8b79375ea9da20130a83">updateThreadPriority</a>();</div><div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;</div><div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;    <a class="code" href="classFullO3CPU.html#a4467daf6241f30b560b945d80f087ab1">tryDrain</a>();</div><div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;}</div><div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;</div><div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00590"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ab23365cb855eb8287fd8f2fb3dfa0fbe">  590</a></span>&#160;<a class="code" href="classFullO3CPU.html#ab23365cb855eb8287fd8f2fb3dfa0fbe">FullO3CPU&lt;Impl&gt;::init</a>()</div><div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;{</div><div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;    <a class="code" href="classBaseCPU.html#a2f23fd3267b49197b46ba0aceb1e0cb8">BaseCPU::init</a>();</div><div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;</div><div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = 0; tid &lt; <a class="code" href="classBaseCPU.html#a7c1d0eec4075862b04e96cad7a82799d">numThreads</a>; ++tid) {</div><div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;        <span class="comment">// Set noSquashFromTC so that the CPU doesn&#39;t squash when initially</span></div><div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;        <span class="comment">// setting up registers.</span></div><div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;        <a class="code" href="classFullO3CPU.html#a7f17fe63fe2de029205b0d408b2cb572">thread</a>[tid]-&gt;noSquashFromTC = <span class="keyword">true</span>;</div><div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;        <span class="comment">// Initialise the ThreadContext&#39;s memory proxies</span></div><div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;        <a class="code" href="classFullO3CPU.html#a7f17fe63fe2de029205b0d408b2cb572">thread</a>[tid]-&gt;initMemProxies(<a class="code" href="classFullO3CPU.html#a7f17fe63fe2de029205b0d408b2cb572">thread</a>[tid]-&gt;getTC());</div><div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;    }</div><div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;</div><div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a> &amp;&amp; !<a class="code" href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">params</a>()-&gt;switched_out) {</div><div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;        <span class="keywordflow">for</span> (<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = 0; tid &lt; <a class="code" href="classBaseCPU.html#a7c1d0eec4075862b04e96cad7a82799d">numThreads</a>; tid++) {</div><div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;            <a class="code" href="classThreadContext.html">ThreadContext</a> *src_tc = <a class="code" href="classBaseCPU.html#a22178d56f16f4d27c17453771f334a88">threadContexts</a>[tid];</div><div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;            <a class="code" href="namespaceAlphaISA.html#a06411429ba06d7939a3aedc9099788eb">TheISA::initCPU</a>(src_tc, src_tc-&gt;<a class="code" href="classThreadContext.html#af8521a9f618db8c70a3291240a166abf">contextId</a>());</div><div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;        }</div><div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;    }</div><div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;</div><div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;    <span class="comment">// Clear noSquashFromTC.</span></div><div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> tid = 0; tid &lt; <a class="code" href="classBaseCPU.html#a7c1d0eec4075862b04e96cad7a82799d">numThreads</a>; ++tid)</div><div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;        <a class="code" href="classFullO3CPU.html#a7f17fe63fe2de029205b0d408b2cb572">thread</a>[tid]-&gt;noSquashFromTC = <span class="keyword">false</span>;</div><div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div><div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;    <a class="code" href="classFullO3CPU.html#aee892cacc38eba3a9b265c22fa9ca4dc">commit</a>.setThreads(<a class="code" href="classFullO3CPU.html#a7f17fe63fe2de029205b0d408b2cb572">thread</a>);</div><div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;}</div><div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;</div><div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00618"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a74bdf6319ffc6aa9839b86bf4bdfed15">  618</a></span>&#160;<a class="code" href="classFullO3CPU.html#a74bdf6319ffc6aa9839b86bf4bdfed15">FullO3CPU&lt;Impl&gt;::startup</a>()</div><div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;{</div><div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;    <a class="code" href="classBaseCPU.html#a10b7e1691d924e5cbd0bf381d9195be2">BaseCPU::startup</a>();</div><div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;    <span class="keywordflow">for</span> (<span class="keywordtype">int</span> tid = 0; tid &lt; <a class="code" href="classBaseCPU.html#a7c1d0eec4075862b04e96cad7a82799d">numThreads</a>; ++tid)</div><div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;        <a class="code" href="classFullO3CPU.html#ad4d649ac9a6739b62311e7050c025473">isa</a>[tid]-&gt;<a class="code" href="classFullO3CPU.html#a74bdf6319ffc6aa9839b86bf4bdfed15">startup</a>(<a class="code" href="classBaseCPU.html#a22178d56f16f4d27c17453771f334a88">threadContexts</a>[tid]);</div><div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;</div><div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;    <a class="code" href="classFullO3CPU.html#ab3ef6fb9dcae082a49b9b2279368318e">fetch</a>.startupStage();</div><div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;    <a class="code" href="classFullO3CPU.html#ab5a0fd1aef7ee12688c0fb29d15bd9a7">decode</a>.startupStage();</div><div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;    <a class="code" href="classFullO3CPU.html#aa06829f19f2a8ab7b370e66337cb1c29">iew</a>.startupStage();</div><div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;    <a class="code" href="classFullO3CPU.html#a7bde463e7d3d0bdece444f23aa465748">rename</a>.startupStage();</div><div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    <a class="code" href="classFullO3CPU.html#aee892cacc38eba3a9b265c22fa9ca4dc">commit</a>.startupStage();</div><div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;}</div><div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;</div><div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00633"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a724ef907927977bd2526a047b3fb4c0e">  633</a></span>&#160;<a class="code" href="classFullO3CPU.html#a724ef907927977bd2526a047b3fb4c0e">FullO3CPU&lt;Impl&gt;::activateThread</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;{</div><div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;    <a class="code" href="classstd_1_1list.html">list&lt;ThreadID&gt;::iterator</a> isActive =</div><div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;        std::find(<a class="code" href="classFullO3CPU.html#ac10cf61c741e5ff2ee0ba36a0e6b4b2f">activeThreads</a>.begin(), <a class="code" href="classFullO3CPU.html#ac10cf61c741e5ff2ee0ba36a0e6b4b2f">activeThreads</a>.end(), tid);</div><div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;</div><div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classFullO3CPU.html#a221dd1332d5a3c726842a1a2552bda03">O3CPU</a>, <span class="stringliteral">&quot;[tid:%i] Calling activate thread.\n&quot;</span>, tid);</div><div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;    assert(!<a class="code" href="classBaseCPU.html#aa8abe8f8fecef8ef4bd3e423cd8d22f2">switchedOut</a>());</div><div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;</div><div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;    <span class="keywordflow">if</span> (isActive == <a class="code" href="classFullO3CPU.html#ac10cf61c741e5ff2ee0ba36a0e6b4b2f">activeThreads</a>.end()) {</div><div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classFullO3CPU.html#a221dd1332d5a3c726842a1a2552bda03">O3CPU</a>, <span class="stringliteral">&quot;[tid:%i] Adding to active threads list\n&quot;</span>,</div><div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;                tid);</div><div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;</div><div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;        <a class="code" href="classFullO3CPU.html#ac10cf61c741e5ff2ee0ba36a0e6b4b2f">activeThreads</a>.push_back(tid);</div><div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;    }</div><div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;}</div><div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;</div><div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00651"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#adf86956e1dd00ba8d26a70c94d87a9c2">  651</a></span>&#160;<a class="code" href="classFullO3CPU.html#adf86956e1dd00ba8d26a70c94d87a9c2">FullO3CPU&lt;Impl&gt;::deactivateThread</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;{</div><div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;    <span class="comment">//Remove From Active List, if Active</span></div><div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;    <a class="code" href="classstd_1_1list.html">list&lt;ThreadID&gt;::iterator</a> thread_it =</div><div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;        std::find(<a class="code" href="classFullO3CPU.html#ac10cf61c741e5ff2ee0ba36a0e6b4b2f">activeThreads</a>.begin(), <a class="code" href="classFullO3CPU.html#ac10cf61c741e5ff2ee0ba36a0e6b4b2f">activeThreads</a>.end(), tid);</div><div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;</div><div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classFullO3CPU.html#a221dd1332d5a3c726842a1a2552bda03">O3CPU</a>, <span class="stringliteral">&quot;[tid:%i] Calling deactivate thread.\n&quot;</span>, tid);</div><div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;    assert(!<a class="code" href="classBaseCPU.html#aa8abe8f8fecef8ef4bd3e423cd8d22f2">switchedOut</a>());</div><div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;</div><div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;    <span class="keywordflow">if</span> (thread_it != <a class="code" href="classFullO3CPU.html#ac10cf61c741e5ff2ee0ba36a0e6b4b2f">activeThreads</a>.end()) {</div><div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classFullO3CPU.html#a221dd1332d5a3c726842a1a2552bda03">O3CPU</a>,<span class="stringliteral">&quot;[tid:%i] Removing from active threads list\n&quot;</span>,</div><div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;                tid);</div><div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;        <a class="code" href="classFullO3CPU.html#ac10cf61c741e5ff2ee0ba36a0e6b4b2f">activeThreads</a>.erase(thread_it);</div><div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;    }</div><div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;</div><div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;    <a class="code" href="classFullO3CPU.html#ab3ef6fb9dcae082a49b9b2279368318e">fetch</a>.deactivateThread(tid);</div><div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;    <a class="code" href="classFullO3CPU.html#aee892cacc38eba3a9b265c22fa9ca4dc">commit</a>.deactivateThread(tid);</div><div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;}</div><div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;</div><div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;<a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a></div><div class="line"><a name="l00672"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a1e86cf82f36aee311314696e5f1ab059">  672</a></span>&#160;<a class="code" href="classFullO3CPU.html#a1e86cf82f36aee311314696e5f1ab059">FullO3CPU&lt;Impl&gt;::totalInsts</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;    <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a>(0);</div><div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;</div><div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;    <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> size = <a class="code" href="classFullO3CPU.html#a7f17fe63fe2de029205b0d408b2cb572">thread</a>.size();</div><div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; size; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++)</div><div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;        total += <a class="code" href="classFullO3CPU.html#a7f17fe63fe2de029205b0d408b2cb572">thread</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]-&gt;numInst;</div><div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;</div><div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a>;</div><div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;}</div><div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;</div><div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a></div><div class="line"><a name="l00685"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a758dfded81f7df755c1ef5691374c562">  685</a></span>&#160;<a class="code" href="classFullO3CPU.html#a758dfded81f7df755c1ef5691374c562">FullO3CPU&lt;Impl&gt;::totalOps</a>()<span class="keyword"> const</span></div><div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;    <a class="code" href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a> <a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a>(0);</div><div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;</div><div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;    <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> size = <a class="code" href="classFullO3CPU.html#a7f17fe63fe2de029205b0d408b2cb572">thread</a>.size();</div><div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; size; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++)</div><div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;        total += <a class="code" href="classFullO3CPU.html#a7f17fe63fe2de029205b0d408b2cb572">thread</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]-&gt;numOp;</div><div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;</div><div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">total</a>;</div><div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;}</div><div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;</div><div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00698"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ab63da5b570be4e10b801e18b19be8f98">  698</a></span>&#160;<a class="code" href="classFullO3CPU.html#ab63da5b570be4e10b801e18b19be8f98">FullO3CPU&lt;Impl&gt;::activateContext</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;{</div><div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;    assert(!<a class="code" href="classBaseCPU.html#aa8abe8f8fecef8ef4bd3e423cd8d22f2">switchedOut</a>());</div><div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;</div><div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;    <span class="comment">// Needs to set each stage to running as well.</span></div><div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;    <a class="code" href="classFullO3CPU.html#a724ef907927977bd2526a047b3fb4c0e">activateThread</a>(tid);</div><div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;</div><div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;    <span class="comment">// We don&#39;t want to wake the CPU if it is drained. In that case,</span></div><div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;    <span class="comment">// we just want to flag the thread as active and schedule the tick</span></div><div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;    <span class="comment">// event from drainResume() instead.</span></div><div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classDrainable.html#a06aa9ed2bfe0ae1c9987c144a287f9fa">drainState</a>() == <a class="code" href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043a8ea1e4c68c45720d9f01e3547de4c0f1">DrainState::Drained</a>)</div><div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;</div><div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;    <span class="comment">// If we are time 0 or if the last activation time is in the past,</span></div><div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;    <span class="comment">// schedule the next tick and wake up the fetch unit</span></div><div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classFullO3CPU.html#abcb5a3c0fc17eb64049abc07d313b860">lastActivatedCycle</a> == 0 || <a class="code" href="classFullO3CPU.html#abcb5a3c0fc17eb64049abc07d313b860">lastActivatedCycle</a> &lt; <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>()) {</div><div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;        <a class="code" href="classFullO3CPU.html#a14e2155f809d6ff23702ab6b8b2eaab4">scheduleTickEvent</a>(<a class="code" href="classCycles.html">Cycles</a>(0));</div><div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;</div><div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;        <span class="comment">// Be sure to signal that there&#39;s some activity so the CPU doesn&#39;t</span></div><div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;        <span class="comment">// deschedule itself.</span></div><div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;        <a class="code" href="classFullO3CPU.html#aff35d813ef6b7d0891f5303dd30f71fb">activityRec</a>.<a class="code" href="classActivityRecorder.html#a020dc37917baa7ac21ed5d9d35e73071">activity</a>();</div><div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;        <a class="code" href="classFullO3CPU.html#ab3ef6fb9dcae082a49b9b2279368318e">fetch</a>.wakeFromQuiesce();</div><div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div><div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;        <a class="code" href="classCycles.html">Cycles</a> cycles(<a class="code" href="classClocked.html#a069f191370db82454b84e131ac5b54c5">curCycle</a>() - <a class="code" href="classFullO3CPU.html#a9e44324b3d49c98c5065f81edbc50bf4">lastRunningCycle</a>);</div><div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;        <span class="comment">// @todo: This is an oddity that is only here to match the stats</span></div><div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;        <span class="keywordflow">if</span> (cycles != 0)</div><div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;            --cycles;</div><div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;        <a class="code" href="classFullO3CPU.html#adf30d90663a78d76cb6b5f3b8358c09e">quiesceCycles</a> += cycles;</div><div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;</div><div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;        <a class="code" href="classFullO3CPU.html#abcb5a3c0fc17eb64049abc07d313b860">lastActivatedCycle</a> = <a class="code" href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a>();</div><div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;</div><div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;        <a class="code" href="classFullO3CPU.html#a2f3169fa3cb0fa0f1a91ea4ce175c342">_status</a> = <a class="code" href="classFullO3CPU.html#a1e263fbb1cb65488acbe5b55db949fbaa0b61b787d73d856285cb0aec308d6a1c">Running</a>;</div><div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;</div><div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;        <a class="code" href="classBaseCPU.html#a710f9aa8ddd39ec23b853cfabff0f587">BaseCPU::activateContext</a>(tid);</div><div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    }</div><div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;}</div><div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;</div><div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00737"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a4b50718b81ef5a7d479ec5dc7b0e0ea0">  737</a></span>&#160;<a class="code" href="classFullO3CPU.html#a4b50718b81ef5a7d479ec5dc7b0e0ea0">FullO3CPU&lt;Impl&gt;::suspendContext</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;{</div><div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classFullO3CPU.html#a221dd1332d5a3c726842a1a2552bda03">O3CPU</a>,<span class="stringliteral">&quot;[tid:%i] Suspending Thread Context.\n&quot;</span>, tid);</div><div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;    assert(!<a class="code" href="classBaseCPU.html#aa8abe8f8fecef8ef4bd3e423cd8d22f2">switchedOut</a>());</div><div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;</div><div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;    <a class="code" href="classFullO3CPU.html#adf86956e1dd00ba8d26a70c94d87a9c2">deactivateThread</a>(tid);</div><div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;</div><div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;    <span class="comment">// If this was the last thread then unschedule the tick event.</span></div><div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classFullO3CPU.html#ac10cf61c741e5ff2ee0ba36a0e6b4b2f">activeThreads</a>.size() == 0) {</div><div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;        <a class="code" href="classFullO3CPU.html#ad78b2a1c5f3ddcca9767553b7d5fde60">unscheduleTickEvent</a>();</div><div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;        <a class="code" href="classFullO3CPU.html#a9e44324b3d49c98c5065f81edbc50bf4">lastRunningCycle</a> = <a class="code" href="classClocked.html#a069f191370db82454b84e131ac5b54c5">curCycle</a>();</div><div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;        <a class="code" href="classFullO3CPU.html#a2f3169fa3cb0fa0f1a91ea4ce175c342">_status</a> = <a class="code" href="classFullO3CPU.html#a1e263fbb1cb65488acbe5b55db949fbaa5bbc5de7d4fd2e1a3779b38736093e09">Idle</a>;</div><div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;    }</div><div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;</div><div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Quiesce, <span class="stringliteral">&quot;Suspending Context\n&quot;</span>);</div><div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;</div><div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;    <a class="code" href="classBaseCPU.html#a04fa733164b90e6aa56cb5b639a4f97d">BaseCPU::suspendContext</a>(tid);</div><div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;}</div><div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;</div><div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00758"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a5511278ae29df08fec5f99c1a127d897">  758</a></span>&#160;<a class="code" href="classFullO3CPU.html#a5511278ae29df08fec5f99c1a127d897">FullO3CPU&lt;Impl&gt;::haltContext</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;{</div><div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;    <span class="comment">//For now, this is the same as deallocate</span></div><div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classFullO3CPU.html#a221dd1332d5a3c726842a1a2552bda03">O3CPU</a>,<span class="stringliteral">&quot;[tid:%i] Halt Context called. Deallocating\n&quot;</span>, tid);</div><div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;    assert(!<a class="code" href="classBaseCPU.html#aa8abe8f8fecef8ef4bd3e423cd8d22f2">switchedOut</a>());</div><div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;</div><div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;    <a class="code" href="classFullO3CPU.html#adf86956e1dd00ba8d26a70c94d87a9c2">deactivateThread</a>(tid);</div><div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;    <a class="code" href="classFullO3CPU.html#a579c10d97ffecfe7513799d115d2b318">removeThread</a>(tid);</div><div class="line"><a name="l00766"></a><span class="lineno">  766</span>&#160;</div><div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;    <a class="code" href="classBaseCPU.html#aab4a7a7856ebf8b06c76061a47fedd28">updateCycleCounters</a>(<a class="code" href="classBaseCPU.html#acc523df235b8d6e9b9d21733359f00fea9dda2fce89416d763b91970fafc8638d">BaseCPU::CPU_STATE_SLEEP</a>);</div><div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;}</div><div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;</div><div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00772"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ac969a4efedca60bfa6efe11361e22ae3">  772</a></span>&#160;<a class="code" href="classFullO3CPU.html#ac969a4efedca60bfa6efe11361e22ae3">FullO3CPU&lt;Impl&gt;::insertThread</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;{</div><div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classFullO3CPU.html#a221dd1332d5a3c726842a1a2552bda03">O3CPU</a>,<span class="stringliteral">&quot;[tid:%i] Initializing thread into CPU&quot;</span>);</div><div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;    <span class="comment">// Will change now that the PC and thread state is internal to the CPU</span></div><div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;    <span class="comment">// and not in the ThreadContext.</span></div><div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;    <a class="code" href="classThreadContext.html">ThreadContext</a> *src_tc;</div><div class="line"><a name="l00778"></a><span class="lineno">  778</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>)</div><div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;        src_tc = <a class="code" href="classFullO3CPU.html#a5f2b7550fd8023b59e0966060239dfa2">system</a>-&gt;<a class="code" href="classSystem.html#aeed43dde330823c7fdee0ff1de6692a0">threadContexts</a>[tid];</div><div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    <span class="keywordflow">else</span></div><div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;        src_tc = <a class="code" href="classFullO3CPU.html#a01b8b594f65b6927e52cc698982c6f49">tcBase</a>(tid);</div><div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;</div><div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;    <span class="comment">//Bind Int Regs to Rename Map</span></div><div class="line"><a name="l00784"></a><span class="lineno">  784</span>&#160;</div><div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classRegId.html">RegId</a> reg_id(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ab412c1eeaf26e79fee8922d9a479889c">IntRegClass</a>, 0); reg_id.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>() &lt; <a class="code" href="namespaceAlphaISA.html#ac3bdf5556028b6834f1ac52fec27c888">TheISA::NumIntRegs</a>;</div><div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;         reg_id.index()++) {</div><div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;        <a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg = <a class="code" href="classFullO3CPU.html#a7f1067267f21723aa61ef12a1c329e88">freeList</a>.getIntReg();</div><div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;        <a class="code" href="classFullO3CPU.html#a720b802a7a4c98c51aa5f7a1778f87e4">renameMap</a>[tid].setEntry(reg_id, phys_reg);</div><div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;        <a class="code" href="classFullO3CPU.html#a254337d51cbd32d7766948da13f30701">scoreboard</a>.<a class="code" href="classScoreboard.html#adeaaa442065ff630181da8fb605c6d53">setReg</a>(phys_reg);</div><div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;    }</div><div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;</div><div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;    <span class="comment">//Bind Float Regs to Rename Map</span></div><div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classRegId.html">RegId</a> reg_id(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a207a831a62a5c23ac4ac6405378b125e">FloatRegClass</a>, 0); reg_id.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>() &lt; <a class="code" href="namespaceAlphaISA.html#ac9cefba32ac336e881cfff4410b5e289">TheISA::NumFloatRegs</a>;</div><div class="line"><a name="l00794"></a><span class="lineno">  794</span>&#160;         reg_id.index()++) {</div><div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;        <a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg = <a class="code" href="classFullO3CPU.html#a7f1067267f21723aa61ef12a1c329e88">freeList</a>.getFloatReg();</div><div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;        <a class="code" href="classFullO3CPU.html#a720b802a7a4c98c51aa5f7a1778f87e4">renameMap</a>[tid].setEntry(reg_id, phys_reg);</div><div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;        <a class="code" href="classFullO3CPU.html#a254337d51cbd32d7766948da13f30701">scoreboard</a>.<a class="code" href="classScoreboard.html#adeaaa442065ff630181da8fb605c6d53">setReg</a>(phys_reg);</div><div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;    }</div><div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;</div><div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;    <span class="comment">//Bind condition-code Regs to Rename Map</span></div><div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="classRegId.html">RegId</a> reg_id(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a432484d211463d83c5bd364df83f82c2">CCRegClass</a>, 0); reg_id.<a class="code" href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">index</a>() &lt; <a class="code" href="namespaceAlphaISA.html#ad0836be0071794ac156dfd876e3bc5a4">TheISA::NumCCRegs</a>;</div><div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;         reg_id.index()++) {</div><div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;        <a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg = <a class="code" href="classFullO3CPU.html#a7f1067267f21723aa61ef12a1c329e88">freeList</a>.getCCReg();</div><div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;        <a class="code" href="classFullO3CPU.html#a720b802a7a4c98c51aa5f7a1778f87e4">renameMap</a>[tid].setEntry(reg_id, phys_reg);</div><div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;        <a class="code" href="classFullO3CPU.html#a254337d51cbd32d7766948da13f30701">scoreboard</a>.<a class="code" href="classScoreboard.html#adeaaa442065ff630181da8fb605c6d53">setReg</a>(phys_reg);</div><div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;    }</div><div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;</div><div class="line"><a name="l00808"></a><span class="lineno">  808</span>&#160;    <span class="comment">//Copy Thread Data Into RegFile</span></div><div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;    <span class="comment">//this-&gt;copyFromTC(tid);</span></div><div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;</div><div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;    <span class="comment">//Set PC/NPC/NNPC</span></div><div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;    <a class="code" href="classFullO3CPU.html#acf220177112c167381e1368c74641671">pcState</a>(src_tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>(), tid);</div><div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;</div><div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;    src_tc-&gt;<a class="code" href="classThreadContext.html#a8219da21012da41fb8e3a6b4d746d55b">setStatus</a>(<a class="code" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7af2b2df42c993156412afb11741fec94b">ThreadContext::Active</a>);</div><div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;</div><div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;    <a class="code" href="classFullO3CPU.html#ab63da5b570be4e10b801e18b19be8f98">activateContext</a>(tid);</div><div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;</div><div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;    <span class="comment">//Reset ROB/IQ/LSQ Entries</span></div><div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;    <a class="code" href="classFullO3CPU.html#aee892cacc38eba3a9b265c22fa9ca4dc">commit</a>.rob-&gt;resetEntries();</div><div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;}</div><div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;</div><div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00824"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a579c10d97ffecfe7513799d115d2b318">  824</a></span>&#160;<a class="code" href="classFullO3CPU.html#a579c10d97ffecfe7513799d115d2b318">FullO3CPU&lt;Impl&gt;::removeThread</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;{</div><div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classFullO3CPU.html#a221dd1332d5a3c726842a1a2552bda03">O3CPU</a>,<span class="stringliteral">&quot;[tid:%i] Removing thread context from CPU.\n&quot;</span>, tid);</div><div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;</div><div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;    <span class="comment">// Copy Thread Data From RegFile</span></div><div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;    <span class="comment">// If thread is suspended, it might be re-allocated</span></div><div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;    <span class="comment">// this-&gt;copyToTC(tid);</span></div><div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;</div><div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;</div><div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;    <span class="comment">// @todo: 2-27-2008: Fix how we free up rename mappings</span></div><div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;    <span class="comment">// here to alleviate the case for double-freeing registers</span></div><div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;    <span class="comment">// in SMT workloads.</span></div><div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;</div><div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;    <span class="comment">// clear all thread-specific states in each stage of the pipeline</span></div><div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;    <span class="comment">// since this thread is going to be completely removed from the CPU</span></div><div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;    <a class="code" href="classFullO3CPU.html#aee892cacc38eba3a9b265c22fa9ca4dc">commit</a>.clearStates(tid);</div><div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;    <a class="code" href="classFullO3CPU.html#ab3ef6fb9dcae082a49b9b2279368318e">fetch</a>.clearStates(tid);</div><div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;    <a class="code" href="classFullO3CPU.html#ab5a0fd1aef7ee12688c0fb29d15bd9a7">decode</a>.clearStates(tid);</div><div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;    <a class="code" href="classFullO3CPU.html#a7bde463e7d3d0bdece444f23aa465748">rename</a>.clearStates(tid);</div><div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;    <a class="code" href="classFullO3CPU.html#aa06829f19f2a8ab7b370e66337cb1c29">iew</a>.clearStates(tid);</div><div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;</div><div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;    <span class="comment">// at this step, all instructions in the pipeline should be already</span></div><div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;    <span class="comment">// either committed successfully or squashed. All thread-specific</span></div><div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;    <span class="comment">// queues in the pipeline must be empty.</span></div><div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;    assert(<a class="code" href="classFullO3CPU.html#aa06829f19f2a8ab7b370e66337cb1c29">iew</a>.instQueue.getCount(tid) == 0);</div><div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;    assert(<a class="code" href="classFullO3CPU.html#aa06829f19f2a8ab7b370e66337cb1c29">iew</a>.ldstQueue.getCount(tid) == 0);</div><div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;    assert(<a class="code" href="classFullO3CPU.html#aee892cacc38eba3a9b265c22fa9ca4dc">commit</a>.rob-&gt;isEmpty(tid));</div><div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;</div><div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;    <span class="comment">// Reset ROB/IQ/LSQ Entries</span></div><div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;</div><div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;    <span class="comment">// Commented out for now.  This should be possible to do by</span></div><div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    <span class="comment">// telling all the pipeline stages to drain first, and then</span></div><div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;    <span class="comment">// checking until the drain completes.  Once the pipeline is</span></div><div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;    <span class="comment">// drained, call resetEntries(). - 10-09-06 ktlim</span></div><div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment">    if (activeThreads.size() &gt;= 1) {</span></div><div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment">        commit.rob-&gt;resetEntries();</span></div><div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment">        iew.resetEntries();</span></div><div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment">    }</span></div><div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;}</div><div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;</div><div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00868"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ab7250d57f889d5b45bce9aedf65c8f57">  868</a></span>&#160;<a class="code" href="classFullO3CPU.html#ab7250d57f889d5b45bce9aedf65c8f57">FullO3CPU&lt;Impl&gt;::switchRenameMode</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid, <a class="code" href="classUnifiedFreeList.html">UnifiedFreeList</a>* freelist)</div><div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;{</div><div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;    <span class="keyword">auto</span> <a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a> = this-&gt;<a class="code" href="classFullO3CPU.html#acf220177112c167381e1368c74641671">pcState</a>(tid);</div><div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;</div><div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;    <span class="comment">// new_mode is the new vector renaming mode</span></div><div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;    <span class="keyword">auto</span> new_mode = <a class="code" href="structRenameMode.html#ab0d8182dcf6c51f79f64392a08b9afdf">RenameMode&lt;TheISA::ISA&gt;::mode</a>(<a class="code" href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">pc</a>);</div><div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;</div><div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;    <span class="comment">// We update vecMode only if there has been a change</span></div><div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;    <span class="keywordflow">if</span> (new_mode != <a class="code" href="classFullO3CPU.html#aedd2f941c815bedb35a83bc74502d5cd">vecMode</a>) {</div><div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;        <a class="code" href="classFullO3CPU.html#aedd2f941c815bedb35a83bc74502d5cd">vecMode</a> = new_mode;</div><div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;</div><div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;        <a class="code" href="classFullO3CPU.html#a720b802a7a4c98c51aa5f7a1778f87e4">renameMap</a>[tid].switchMode(<a class="code" href="classFullO3CPU.html#aedd2f941c815bedb35a83bc74502d5cd">vecMode</a>);</div><div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;        <a class="code" href="classFullO3CPU.html#a91979bd9a40983c5107f48ca2b581ba8">commitRenameMap</a>[tid].switchMode(<a class="code" href="classFullO3CPU.html#aedd2f941c815bedb35a83bc74502d5cd">vecMode</a>);</div><div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;        <a class="code" href="classFullO3CPU.html#a720b802a7a4c98c51aa5f7a1778f87e4">renameMap</a>[tid].switchFreeList(freelist);</div><div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;    }</div><div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;}</div><div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;</div><div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="line"><a name="l00887"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a5013a2f9ba2684b66a68f7c36ddf5eb3">  887</a></span>&#160;<a class="code" href="classFullO3CPU.html#a5013a2f9ba2684b66a68f7c36ddf5eb3">FullO3CPU&lt;Impl&gt;::getInterrupts</a>()</div><div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;{</div><div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;    <span class="comment">// Check if there are any outstanding interrupts</span></div><div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;    <span class="keywordflow">return</span> this-&gt;<a class="code" href="classBaseCPU.html#ad632b5fdf96b18eb627ef842494d48a5">interrupts</a>[0]-&gt;getInterrupt(this-&gt;<a class="code" href="classBaseCPU.html#a22178d56f16f4d27c17453771f334a88">threadContexts</a>[0]);</div><div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;}</div><div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;</div><div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00895"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a15fa8aa3af7840ead31809d345032f2a">  895</a></span>&#160;<a class="code" href="classFullO3CPU.html#a15fa8aa3af7840ead31809d345032f2a">FullO3CPU&lt;Impl&gt;::processInterrupts</a>(<span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> &amp;interrupt)</div><div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;{</div><div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;    <span class="comment">// Check for interrupts here.  For now can copy the code that</span></div><div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;    <span class="comment">// exists within isa_fullsys_traits.hh.  Also assume that thread 0</span></div><div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;    <span class="comment">// is the one that handles the interrupts.</span></div><div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;    <span class="comment">// @todo: Possibly consolidate the interrupt checking code.</span></div><div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;    <span class="comment">// @todo: Allow other threads to handle interrupts.</span></div><div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;</div><div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;    assert(interrupt != <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>);</div><div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;    this-&gt;<a class="code" href="classBaseCPU.html#ad632b5fdf96b18eb627ef842494d48a5">interrupts</a>[0]-&gt;updateIntrInfo(this-&gt;<a class="code" href="classBaseCPU.html#a22178d56f16f4d27c17453771f334a88">threadContexts</a>[0]);</div><div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;</div><div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classFullO3CPU.html#a221dd1332d5a3c726842a1a2552bda03">O3CPU</a>, <span class="stringliteral">&quot;Interrupt %s being handled\n&quot;</span>, interrupt-&gt;name());</div><div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;    this-&gt;<a class="code" href="classFullO3CPU.html#ac33ab8593ac63bf6c452d72e996ad707">trap</a>(interrupt, 0, <span class="keyword">nullptr</span>);</div><div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;}</div><div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;</div><div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00912"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ac33ab8593ac63bf6c452d72e996ad707">  912</a></span>&#160;<a class="code" href="classFullO3CPU.html#ac33ab8593ac63bf6c452d72e996ad707">FullO3CPU&lt;Impl&gt;::trap</a>(<span class="keyword">const</span> <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> &amp;fault, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid,</div><div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;                      <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;{</div><div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;    <span class="comment">// Pass the thread&#39;s TC into the invoke method.</span></div><div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;    fault-&gt;invoke(this-&gt;<a class="code" href="classBaseCPU.html#a22178d56f16f4d27c17453771f334a88">threadContexts</a>[tid], inst);</div><div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;}</div><div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;</div><div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00921"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ae81d627566e0d36a8cb0fc1fb6866b72">  921</a></span>&#160;<a class="code" href="classFullO3CPU.html#ae81d627566e0d36a8cb0fc1fb6866b72">FullO3CPU&lt;Impl&gt;::syscall</a>(int64_t callnum, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid, <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> *fault)</div><div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;{</div><div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classFullO3CPU.html#a221dd1332d5a3c726842a1a2552bda03">O3CPU</a>, <span class="stringliteral">&quot;[tid:%i] Executing syscall().\n\n&quot;</span>, tid);</div><div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;</div><div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Activity,<span class="stringliteral">&quot;Activity: syscall() called.\n&quot;</span>);</div><div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;</div><div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;    <span class="comment">// Temporarily increase this by one to account for the syscall</span></div><div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;    <span class="comment">// instruction.</span></div><div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;    ++(this-&gt;<a class="code" href="classFullO3CPU.html#a7f17fe63fe2de029205b0d408b2cb572">thread</a>[tid]-&gt;funcExeInst);</div><div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;</div><div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;    <span class="comment">// Execute the actual syscall.</span></div><div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;    this-&gt;<a class="code" href="classFullO3CPU.html#a7f17fe63fe2de029205b0d408b2cb572">thread</a>[tid]-&gt;syscall(callnum, fault);</div><div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;</div><div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;    <span class="comment">// Decrease funcExeInst by one as the normal commit will handle</span></div><div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;    <span class="comment">// incrementing it.</span></div><div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;    --(this-&gt;<a class="code" href="classFullO3CPU.html#a7f17fe63fe2de029205b0d408b2cb572">thread</a>[tid]-&gt;funcExeInst);</div><div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;}</div><div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;</div><div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00941"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a29605cc34ecc8c7d9a0dcd980bd52dd2">  941</a></span>&#160;<a class="code" href="classFullO3CPU.html#a29605cc34ecc8c7d9a0dcd980bd52dd2">FullO3CPU&lt;Impl&gt;::serializeThread</a>(<a class="code" href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a> &amp;<a class="code" href="namespacecp.html">cp</a>, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)<span class="keyword"> const</span></div><div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;    <a class="code" href="classFullO3CPU.html#a7f17fe63fe2de029205b0d408b2cb572">thread</a>[tid]-&gt;serialize(cp);</div><div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;}</div><div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;</div><div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00948"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#af77f65e1134911ec1bca9897ad6c18bd">  948</a></span>&#160;<a class="code" href="classFullO3CPU.html#af77f65e1134911ec1bca9897ad6c18bd">FullO3CPU&lt;Impl&gt;::unserializeThread</a>(<a class="code" href="classCheckpointIn.html">CheckpointIn</a> &amp;<a class="code" href="namespacecp.html">cp</a>, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;{</div><div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;    <a class="code" href="classFullO3CPU.html#a7f17fe63fe2de029205b0d408b2cb572">thread</a>[tid]-&gt;unserialize(cp);</div><div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;}</div><div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;</div><div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;<a class="code" href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043">DrainState</a></div><div class="line"><a name="l00955"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#aee0ab82456d601a9226b5f80ecfb107c">  955</a></span>&#160;<a class="code" href="classFullO3CPU.html#aee0ab82456d601a9226b5f80ecfb107c">FullO3CPU&lt;Impl&gt;::drain</a>()</div><div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;{</div><div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;    <span class="comment">// Deschedule any power gating event (if any)</span></div><div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;    <a class="code" href="classBaseCPU.html#a997410692bca0ae3f8d3971b37d1782f">deschedulePowerGatingEvent</a>();</div><div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;</div><div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;    <span class="comment">// If the CPU isn&#39;t doing anything, then return immediately.</span></div><div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classBaseCPU.html#aa8abe8f8fecef8ef4bd3e423cd8d22f2">switchedOut</a>())</div><div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043a8ea1e4c68c45720d9f01e3547de4c0f1">DrainState::Drained</a>;</div><div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;</div><div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Drain, <span class="stringliteral">&quot;Draining...\n&quot;</span>);</div><div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;</div><div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;    <span class="comment">// We only need to signal a drain to the commit stage as this</span></div><div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;    <span class="comment">// initiates squashing controls the draining. Once the commit</span></div><div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;    <span class="comment">// stage commits an instruction where it is safe to stop, it&#39;ll</span></div><div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;    <span class="comment">// squash the rest of the instructions in the pipeline and force</span></div><div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;    <span class="comment">// the fetch stage to stall. The pipeline will be drained once all</span></div><div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;    <span class="comment">// in-flight instructions have retired.</span></div><div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;    <a class="code" href="classFullO3CPU.html#aee892cacc38eba3a9b265c22fa9ca4dc">commit</a>.drain();</div><div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;</div><div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;    <span class="comment">// Wake the CPU and record activity so everything can drain out if</span></div><div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;    <span class="comment">// the CPU was not able to immediately drain.</span></div><div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classFullO3CPU.html#a7ab203e504b7e5b0bd19c981b512ff63">isCpuDrained</a>())  {</div><div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;        <span class="comment">// If a thread is suspended, wake it up so it can be drained</span></div><div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;        <span class="keywordflow">for</span> (<span class="keyword">auto</span> <a class="code" href="namespaceArmISA.html#aff45985b1b166a9f9a61198992af819f">t</a> : <a class="code" href="classBaseCPU.html#a22178d56f16f4d27c17453771f334a88">threadContexts</a>) {</div><div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;            <span class="keywordflow">if</span> (<a class="code" href="namespaceArmISA.html#aff45985b1b166a9f9a61198992af819f">t</a>-&gt;status() == <a class="code" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7a22e910bf968e46f119def273b5875dfe">ThreadContext::Suspended</a>){</div><div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;                <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Drain, <span class="stringliteral">&quot;Currently suspended so activate %i \n&quot;</span>,</div><div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;                        <a class="code" href="namespaceArmISA.html#aff45985b1b166a9f9a61198992af819f">t</a>-&gt;threadId());</div><div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;                <a class="code" href="namespaceArmISA.html#aff45985b1b166a9f9a61198992af819f">t</a>-&gt;activate();</div><div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;                <span class="comment">// As the thread is now active, change the power state as well</span></div><div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;                <a class="code" href="classFullO3CPU.html#ab63da5b570be4e10b801e18b19be8f98">activateContext</a>(<a class="code" href="namespaceArmISA.html#aff45985b1b166a9f9a61198992af819f">t</a>-&gt;threadId());</div><div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;            }</div><div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;        }</div><div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;</div><div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;        <a class="code" href="classFullO3CPU.html#a350bebe8d950648946e46482353208d5">wakeCPU</a>();</div><div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;        <a class="code" href="classFullO3CPU.html#aff35d813ef6b7d0891f5303dd30f71fb">activityRec</a>.<a class="code" href="classActivityRecorder.html#a020dc37917baa7ac21ed5d9d35e73071">activity</a>();</div><div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;</div><div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Drain, <span class="stringliteral">&quot;CPU not drained\n&quot;</span>);</div><div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;</div><div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043a000c3dbb106309cf21ccf74967f39c4c">DrainState::Draining</a>;</div><div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Drain, <span class="stringliteral">&quot;CPU is already drained\n&quot;</span>);</div><div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classFullO3CPU.html#af6b5320ef3fcd8efd18ab8137a05ddd1">tickEvent</a>.<a class="code" href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">scheduled</a>())</div><div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;            <a class="code" href="classEventManager.html#a92b58a82b7a2bb4935f41bc4d46897b6">deschedule</a>(<a class="code" href="classFullO3CPU.html#af6b5320ef3fcd8efd18ab8137a05ddd1">tickEvent</a>);</div><div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;</div><div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;        <span class="comment">// Flush out any old data from the time buffers.  In</span></div><div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;        <span class="comment">// particular, there might be some data in flight from the</span></div><div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;        <span class="comment">// fetch stage that isn&#39;t visible in any of the CPU buffers we</span></div><div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;        <span class="comment">// test in isCpuDrained().</span></div><div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;        <span class="keywordflow">for</span> (<span class="keywordtype">int</span> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classFullO3CPU.html#aec1b568397f6137098b95e829ee08bac">timeBuffer</a>.<a class="code" href="classTimeBuffer.html#af0321b654ff27e30c785db752cb083e6">getSize</a>(); ++<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>) {</div><div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;            <a class="code" href="classFullO3CPU.html#aec1b568397f6137098b95e829ee08bac">timeBuffer</a>.<a class="code" href="classTimeBuffer.html#a21de34de6f57e99a2f78a5160fb6e3e0">advance</a>();</div><div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;            <a class="code" href="classFullO3CPU.html#a4a0e649268933b1294bfc50e98f95719">fetchQueue</a>.<a class="code" href="classTimeBuffer.html#a21de34de6f57e99a2f78a5160fb6e3e0">advance</a>();</div><div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;            <a class="code" href="classFullO3CPU.html#a2b0573efb4242897c5508e79d9098fbc">decodeQueue</a>.<a class="code" href="classTimeBuffer.html#a21de34de6f57e99a2f78a5160fb6e3e0">advance</a>();</div><div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;            <a class="code" href="classFullO3CPU.html#a8b39c3889d140e26b492dd449997f24b">renameQueue</a>.<a class="code" href="classTimeBuffer.html#a21de34de6f57e99a2f78a5160fb6e3e0">advance</a>();</div><div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;            <a class="code" href="classFullO3CPU.html#a9829f21400941521ac9659b6bde53768">iewQueue</a>.<a class="code" href="classTimeBuffer.html#a21de34de6f57e99a2f78a5160fb6e3e0">advance</a>();</div><div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;        }</div><div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;</div><div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;        <a class="code" href="classFullO3CPU.html#a2f99bf9526e4f2beaea7aec6f7a21935">drainSanityCheck</a>();</div><div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;        <span class="keywordflow">return</span> <a class="code" href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043a8ea1e4c68c45720d9f01e3547de4c0f1">DrainState::Drained</a>;</div><div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;    }</div><div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;}</div><div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;</div><div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01018"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a4467daf6241f30b560b945d80f087ab1"> 1018</a></span>&#160;<a class="code" href="classFullO3CPU.html#a4467daf6241f30b560b945d80f087ab1">FullO3CPU&lt;Impl&gt;::tryDrain</a>()</div><div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;{</div><div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classDrainable.html#a06aa9ed2bfe0ae1c9987c144a287f9fa">drainState</a>() != <a class="code" href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043a000c3dbb106309cf21ccf74967f39c4c">DrainState::Draining</a> || !<a class="code" href="classFullO3CPU.html#a7ab203e504b7e5b0bd19c981b512ff63">isCpuDrained</a>())</div><div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;        <span class="keywordflow">return</span> <span class="keyword">false</span>;</div><div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;</div><div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classFullO3CPU.html#af6b5320ef3fcd8efd18ab8137a05ddd1">tickEvent</a>.<a class="code" href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">scheduled</a>())</div><div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;        <a class="code" href="classEventManager.html#a92b58a82b7a2bb4935f41bc4d46897b6">deschedule</a>(<a class="code" href="classFullO3CPU.html#af6b5320ef3fcd8efd18ab8137a05ddd1">tickEvent</a>);</div><div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;</div><div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Drain, <span class="stringliteral">&quot;CPU done draining, processing drain event\n&quot;</span>);</div><div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;    <a class="code" href="classDrainable.html#af0e3b2acc20ebd149239adab1024c2a1">signalDrainDone</a>();</div><div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;</div><div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;    <span class="keywordflow">return</span> <span class="keyword">true</span>;</div><div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;}</div><div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;</div><div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01034"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a2f99bf9526e4f2beaea7aec6f7a21935"> 1034</a></span>&#160;<a class="code" href="classFullO3CPU.html#a2f99bf9526e4f2beaea7aec6f7a21935">FullO3CPU&lt;Impl&gt;::drainSanityCheck</a>()<span class="keyword"> const</span></div><div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;    assert(<a class="code" href="classFullO3CPU.html#a7ab203e504b7e5b0bd19c981b512ff63">isCpuDrained</a>());</div><div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;    <a class="code" href="classFullO3CPU.html#ab3ef6fb9dcae082a49b9b2279368318e">fetch</a>.drainSanityCheck();</div><div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;    <a class="code" href="classFullO3CPU.html#ab5a0fd1aef7ee12688c0fb29d15bd9a7">decode</a>.drainSanityCheck();</div><div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;    <a class="code" href="classFullO3CPU.html#a7bde463e7d3d0bdece444f23aa465748">rename</a>.drainSanityCheck();</div><div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;    <a class="code" href="classFullO3CPU.html#aa06829f19f2a8ab7b370e66337cb1c29">iew</a>.drainSanityCheck();</div><div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;    <a class="code" href="classFullO3CPU.html#aee892cacc38eba3a9b265c22fa9ca4dc">commit</a>.drainSanityCheck();</div><div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;}</div><div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;</div><div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01046"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a7ab203e504b7e5b0bd19c981b512ff63"> 1046</a></span>&#160;<a class="code" href="classFullO3CPU.html#a7ab203e504b7e5b0bd19c981b512ff63">FullO3CPU&lt;Impl&gt;::isCpuDrained</a>()<span class="keyword"> const</span></div><div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;    <span class="keywordtype">bool</span> drained(<span class="keyword">true</span>);</div><div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;</div><div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classFullO3CPU.html#a58656f4c3813c15a81d344c9167f0cb5">instList</a>.empty() || !<a class="code" href="classFullO3CPU.html#a8aee41b817feb30e44a6bc784ea3838d">removeList</a>.empty()) {</div><div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Drain, <span class="stringliteral">&quot;Main CPU structures not drained.\n&quot;</span>);</div><div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;        drained = <span class="keyword">false</span>;</div><div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;    }</div><div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;</div><div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classFullO3CPU.html#ab3ef6fb9dcae082a49b9b2279368318e">fetch</a>.isDrained()) {</div><div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Drain, <span class="stringliteral">&quot;Fetch not drained.\n&quot;</span>);</div><div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;        drained = <span class="keyword">false</span>;</div><div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;    }</div><div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;</div><div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classFullO3CPU.html#ab5a0fd1aef7ee12688c0fb29d15bd9a7">decode</a>.isDrained()) {</div><div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Drain, <span class="stringliteral">&quot;Decode not drained.\n&quot;</span>);</div><div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;        drained = <span class="keyword">false</span>;</div><div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;    }</div><div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;</div><div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classFullO3CPU.html#a7bde463e7d3d0bdece444f23aa465748">rename</a>.isDrained()) {</div><div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Drain, <span class="stringliteral">&quot;Rename not drained.\n&quot;</span>);</div><div class="line"><a name="l01067"></a><span class="lineno"> 1067</span>&#160;        drained = <span class="keyword">false</span>;</div><div class="line"><a name="l01068"></a><span class="lineno"> 1068</span>&#160;    }</div><div class="line"><a name="l01069"></a><span class="lineno"> 1069</span>&#160;</div><div class="line"><a name="l01070"></a><span class="lineno"> 1070</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classFullO3CPU.html#aa06829f19f2a8ab7b370e66337cb1c29">iew</a>.isDrained()) {</div><div class="line"><a name="l01071"></a><span class="lineno"> 1071</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Drain, <span class="stringliteral">&quot;IEW not drained.\n&quot;</span>);</div><div class="line"><a name="l01072"></a><span class="lineno"> 1072</span>&#160;        drained = <span class="keyword">false</span>;</div><div class="line"><a name="l01073"></a><span class="lineno"> 1073</span>&#160;    }</div><div class="line"><a name="l01074"></a><span class="lineno"> 1074</span>&#160;</div><div class="line"><a name="l01075"></a><span class="lineno"> 1075</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classFullO3CPU.html#aee892cacc38eba3a9b265c22fa9ca4dc">commit</a>.isDrained()) {</div><div class="line"><a name="l01076"></a><span class="lineno"> 1076</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Drain, <span class="stringliteral">&quot;Commit not drained.\n&quot;</span>);</div><div class="line"><a name="l01077"></a><span class="lineno"> 1077</span>&#160;        drained = <span class="keyword">false</span>;</div><div class="line"><a name="l01078"></a><span class="lineno"> 1078</span>&#160;    }</div><div class="line"><a name="l01079"></a><span class="lineno"> 1079</span>&#160;</div><div class="line"><a name="l01080"></a><span class="lineno"> 1080</span>&#160;    <span class="keywordflow">return</span> drained;</div><div class="line"><a name="l01081"></a><span class="lineno"> 1081</span>&#160;}</div><div class="line"><a name="l01082"></a><span class="lineno"> 1082</span>&#160;</div><div class="line"><a name="l01083"></a><span class="lineno"> 1083</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01084"></a><span class="lineno"> 1084</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01085"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a1ae19bb5f9e2ccb045bd24b8f894644c"> 1085</a></span>&#160;<a class="code" href="classFullO3CPU.html#a1ae19bb5f9e2ccb045bd24b8f894644c">FullO3CPU&lt;Impl&gt;::commitDrained</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l01086"></a><span class="lineno"> 1086</span>&#160;{</div><div class="line"><a name="l01087"></a><span class="lineno"> 1087</span>&#160;    <a class="code" href="classFullO3CPU.html#ab3ef6fb9dcae082a49b9b2279368318e">fetch</a>.drainStall(tid);</div><div class="line"><a name="l01088"></a><span class="lineno"> 1088</span>&#160;}</div><div class="line"><a name="l01089"></a><span class="lineno"> 1089</span>&#160;</div><div class="line"><a name="l01090"></a><span class="lineno"> 1090</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01091"></a><span class="lineno"> 1091</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01092"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a8ff573b0b541978f7e3dc3e685d318db"> 1092</a></span>&#160;<a class="code" href="classFullO3CPU.html#a8ff573b0b541978f7e3dc3e685d318db">FullO3CPU&lt;Impl&gt;::drainResume</a>()</div><div class="line"><a name="l01093"></a><span class="lineno"> 1093</span>&#160;{</div><div class="line"><a name="l01094"></a><span class="lineno"> 1094</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classBaseCPU.html#aa8abe8f8fecef8ef4bd3e423cd8d22f2">switchedOut</a>())</div><div class="line"><a name="l01095"></a><span class="lineno"> 1095</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l01096"></a><span class="lineno"> 1096</span>&#160;</div><div class="line"><a name="l01097"></a><span class="lineno"> 1097</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Drain, <span class="stringliteral">&quot;Resuming...\n&quot;</span>);</div><div class="line"><a name="l01098"></a><span class="lineno"> 1098</span>&#160;    <a class="code" href="classFullO3CPU.html#a49077828c8c6a066e807f8f08f2c231a">verifyMemoryMode</a>();</div><div class="line"><a name="l01099"></a><span class="lineno"> 1099</span>&#160;</div><div class="line"><a name="l01100"></a><span class="lineno"> 1100</span>&#160;    <a class="code" href="classFullO3CPU.html#ab3ef6fb9dcae082a49b9b2279368318e">fetch</a>.drainResume();</div><div class="line"><a name="l01101"></a><span class="lineno"> 1101</span>&#160;    <a class="code" href="classFullO3CPU.html#aee892cacc38eba3a9b265c22fa9ca4dc">commit</a>.drainResume();</div><div class="line"><a name="l01102"></a><span class="lineno"> 1102</span>&#160;</div><div class="line"><a name="l01103"></a><span class="lineno"> 1103</span>&#160;    <a class="code" href="classFullO3CPU.html#a2f3169fa3cb0fa0f1a91ea4ce175c342">_status</a> = <a class="code" href="classFullO3CPU.html#a1e263fbb1cb65488acbe5b55db949fbaa5bbc5de7d4fd2e1a3779b38736093e09">Idle</a>;</div><div class="line"><a name="l01104"></a><span class="lineno"> 1104</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> = 0; <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a> &lt; <a class="code" href="classFullO3CPU.html#a7f17fe63fe2de029205b0d408b2cb572">thread</a>.size(); <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>++) {</div><div class="line"><a name="l01105"></a><span class="lineno"> 1105</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classFullO3CPU.html#a7f17fe63fe2de029205b0d408b2cb572">thread</a>[<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>]-&gt;<a class="code" href="namespaceArmISA.html#ab7583452c2328b9aaf5982ce3225554a">status</a>() == <a class="code" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7af2b2df42c993156412afb11741fec94b">ThreadContext::Active</a>) {</div><div class="line"><a name="l01106"></a><span class="lineno"> 1106</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Drain, <span class="stringliteral">&quot;Activating thread: %i\n&quot;</span>, <a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l01107"></a><span class="lineno"> 1107</span>&#160;            <a class="code" href="classFullO3CPU.html#a724ef907927977bd2526a047b3fb4c0e">activateThread</a>(<a class="code" href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">i</a>);</div><div class="line"><a name="l01108"></a><span class="lineno"> 1108</span>&#160;            <a class="code" href="classFullO3CPU.html#a2f3169fa3cb0fa0f1a91ea4ce175c342">_status</a> = <a class="code" href="classFullO3CPU.html#a1e263fbb1cb65488acbe5b55db949fbaa0b61b787d73d856285cb0aec308d6a1c">Running</a>;</div><div class="line"><a name="l01109"></a><span class="lineno"> 1109</span>&#160;        }</div><div class="line"><a name="l01110"></a><span class="lineno"> 1110</span>&#160;    }</div><div class="line"><a name="l01111"></a><span class="lineno"> 1111</span>&#160;</div><div class="line"><a name="l01112"></a><span class="lineno"> 1112</span>&#160;    assert(!<a class="code" href="classFullO3CPU.html#af6b5320ef3fcd8efd18ab8137a05ddd1">tickEvent</a>.<a class="code" href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">scheduled</a>());</div><div class="line"><a name="l01113"></a><span class="lineno"> 1113</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classFullO3CPU.html#a2f3169fa3cb0fa0f1a91ea4ce175c342">_status</a> == <a class="code" href="classFullO3CPU.html#a1e263fbb1cb65488acbe5b55db949fbaa0b61b787d73d856285cb0aec308d6a1c">Running</a>)</div><div class="line"><a name="l01114"></a><span class="lineno"> 1114</span>&#160;        <a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(<a class="code" href="classFullO3CPU.html#af6b5320ef3fcd8efd18ab8137a05ddd1">tickEvent</a>, <a class="code" href="classClocked.html#a6917375aeb29de3471027a549c7508fb">nextCycle</a>());</div><div class="line"><a name="l01115"></a><span class="lineno"> 1115</span>&#160;</div><div class="line"><a name="l01116"></a><span class="lineno"> 1116</span>&#160;    <span class="comment">// Reschedule any power gating event (if any)</span></div><div class="line"><a name="l01117"></a><span class="lineno"> 1117</span>&#160;    <a class="code" href="classBaseCPU.html#a6371b94728a98fe9e5b369f64d2213fa">schedulePowerGatingEvent</a>();</div><div class="line"><a name="l01118"></a><span class="lineno"> 1118</span>&#160;}</div><div class="line"><a name="l01119"></a><span class="lineno"> 1119</span>&#160;</div><div class="line"><a name="l01120"></a><span class="lineno"> 1120</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01121"></a><span class="lineno"> 1121</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01122"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a1f2462d5c6b946bfac3e4e4bfa6d50fa"> 1122</a></span>&#160;<a class="code" href="classFullO3CPU.html#a1f2462d5c6b946bfac3e4e4bfa6d50fa">FullO3CPU&lt;Impl&gt;::switchOut</a>()</div><div class="line"><a name="l01123"></a><span class="lineno"> 1123</span>&#160;{</div><div class="line"><a name="l01124"></a><span class="lineno"> 1124</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classFullO3CPU.html#a221dd1332d5a3c726842a1a2552bda03">O3CPU</a>, <span class="stringliteral">&quot;Switching out\n&quot;</span>);</div><div class="line"><a name="l01125"></a><span class="lineno"> 1125</span>&#160;    <a class="code" href="classBaseCPU.html#a4ea565dccac89d58fe740332aa97b841">BaseCPU::switchOut</a>();</div><div class="line"><a name="l01126"></a><span class="lineno"> 1126</span>&#160;</div><div class="line"><a name="l01127"></a><span class="lineno"> 1127</span>&#160;    <a class="code" href="classFullO3CPU.html#aff35d813ef6b7d0891f5303dd30f71fb">activityRec</a>.<a class="code" href="classActivityRecorder.html#a3f0348dc3a803c9d58caef2d3a6be7a2">reset</a>();</div><div class="line"><a name="l01128"></a><span class="lineno"> 1128</span>&#160;</div><div class="line"><a name="l01129"></a><span class="lineno"> 1129</span>&#160;    <a class="code" href="classFullO3CPU.html#a2f3169fa3cb0fa0f1a91ea4ce175c342">_status</a> = <a class="code" href="classFullO3CPU.html#a1e263fbb1cb65488acbe5b55db949fbaac88ab4a99e453b94dcc8fe3dc2f3b503">SwitchedOut</a>;</div><div class="line"><a name="l01130"></a><span class="lineno"> 1130</span>&#160;</div><div class="line"><a name="l01131"></a><span class="lineno"> 1131</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classFullO3CPU.html#a5e909eae8ed2bf9d0d1186c60b820945">checker</a>)</div><div class="line"><a name="l01132"></a><span class="lineno"> 1132</span>&#160;        <a class="code" href="classFullO3CPU.html#a5e909eae8ed2bf9d0d1186c60b820945">checker</a>-&gt;switchOut();</div><div class="line"><a name="l01133"></a><span class="lineno"> 1133</span>&#160;}</div><div class="line"><a name="l01134"></a><span class="lineno"> 1134</span>&#160;</div><div class="line"><a name="l01135"></a><span class="lineno"> 1135</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01136"></a><span class="lineno"> 1136</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01137"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#aa50d8815f1c9a6d7147549239d1c7988"> 1137</a></span>&#160;<a class="code" href="classFullO3CPU.html#aa50d8815f1c9a6d7147549239d1c7988">FullO3CPU&lt;Impl&gt;::takeOverFrom</a>(<a class="code" href="classBaseCPU.html">BaseCPU</a> *oldCPU)</div><div class="line"><a name="l01138"></a><span class="lineno"> 1138</span>&#160;{</div><div class="line"><a name="l01139"></a><span class="lineno"> 1139</span>&#160;    <a class="code" href="classBaseCPU.html#a0f32e9a69ec46520996a8cb33c2edec6">BaseCPU::takeOverFrom</a>(oldCPU);</div><div class="line"><a name="l01140"></a><span class="lineno"> 1140</span>&#160;</div><div class="line"><a name="l01141"></a><span class="lineno"> 1141</span>&#160;    <a class="code" href="classFullO3CPU.html#ab3ef6fb9dcae082a49b9b2279368318e">fetch</a>.takeOverFrom();</div><div class="line"><a name="l01142"></a><span class="lineno"> 1142</span>&#160;    <a class="code" href="classFullO3CPU.html#ab5a0fd1aef7ee12688c0fb29d15bd9a7">decode</a>.takeOverFrom();</div><div class="line"><a name="l01143"></a><span class="lineno"> 1143</span>&#160;    <a class="code" href="classFullO3CPU.html#a7bde463e7d3d0bdece444f23aa465748">rename</a>.takeOverFrom();</div><div class="line"><a name="l01144"></a><span class="lineno"> 1144</span>&#160;    <a class="code" href="classFullO3CPU.html#aa06829f19f2a8ab7b370e66337cb1c29">iew</a>.takeOverFrom();</div><div class="line"><a name="l01145"></a><span class="lineno"> 1145</span>&#160;    <a class="code" href="classFullO3CPU.html#aee892cacc38eba3a9b265c22fa9ca4dc">commit</a>.takeOverFrom();</div><div class="line"><a name="l01146"></a><span class="lineno"> 1146</span>&#160;</div><div class="line"><a name="l01147"></a><span class="lineno"> 1147</span>&#160;    assert(!<a class="code" href="classFullO3CPU.html#af6b5320ef3fcd8efd18ab8137a05ddd1">tickEvent</a>.<a class="code" href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">scheduled</a>());</div><div class="line"><a name="l01148"></a><span class="lineno"> 1148</span>&#160;</div><div class="line"><a name="l01149"></a><span class="lineno"> 1149</span>&#160;    <a class="code" href="classFullO3CPU.html">FullO3CPU&lt;Impl&gt;</a> *oldO3CPU = <span class="keyword">dynamic_cast&lt;</span><a class="code" href="classFullO3CPU.html">FullO3CPU&lt;Impl&gt;</a>*<span class="keyword">&gt;</span>(oldCPU);</div><div class="line"><a name="l01150"></a><span class="lineno"> 1150</span>&#160;    <span class="keywordflow">if</span> (oldO3CPU)</div><div class="line"><a name="l01151"></a><span class="lineno"> 1151</span>&#160;        <a class="code" href="classFullO3CPU.html#a75ab35fb784ac710573e41f53bc5a9cc">globalSeqNum</a> = oldO3CPU-&gt;globalSeqNum;</div><div class="line"><a name="l01152"></a><span class="lineno"> 1152</span>&#160;</div><div class="line"><a name="l01153"></a><span class="lineno"> 1153</span>&#160;    <a class="code" href="classFullO3CPU.html#a9e44324b3d49c98c5065f81edbc50bf4">lastRunningCycle</a> = <a class="code" href="classClocked.html#a069f191370db82454b84e131ac5b54c5">curCycle</a>();</div><div class="line"><a name="l01154"></a><span class="lineno"> 1154</span>&#160;    <a class="code" href="classFullO3CPU.html#a2f3169fa3cb0fa0f1a91ea4ce175c342">_status</a> = <a class="code" href="classFullO3CPU.html#a1e263fbb1cb65488acbe5b55db949fbaa5bbc5de7d4fd2e1a3779b38736093e09">Idle</a>;</div><div class="line"><a name="l01155"></a><span class="lineno"> 1155</span>&#160;}</div><div class="line"><a name="l01156"></a><span class="lineno"> 1156</span>&#160;</div><div class="line"><a name="l01157"></a><span class="lineno"> 1157</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01158"></a><span class="lineno"> 1158</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01159"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a49077828c8c6a066e807f8f08f2c231a"> 1159</a></span>&#160;<a class="code" href="classFullO3CPU.html#a49077828c8c6a066e807f8f08f2c231a">FullO3CPU&lt;Impl&gt;::verifyMemoryMode</a>()<span class="keyword"> const</span></div><div class="line"><a name="l01160"></a><span class="lineno"> 1160</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01161"></a><span class="lineno"> 1161</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classFullO3CPU.html#a5f2b7550fd8023b59e0966060239dfa2">system</a>-&gt;<a class="code" href="classSystem.html#a19aafc70a86bba48addec9d92ad70605">isTimingMode</a>()) {</div><div class="line"><a name="l01162"></a><span class="lineno"> 1162</span>&#160;        <a class="code" href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a>(<span class="stringliteral">&quot;The O3 CPU requires the memory system to be in &quot;</span></div><div class="line"><a name="l01163"></a><span class="lineno"> 1163</span>&#160;              <span class="stringliteral">&quot;&#39;timing&#39; mode.\n&quot;</span>);</div><div class="line"><a name="l01164"></a><span class="lineno"> 1164</span>&#160;    }</div><div class="line"><a name="l01165"></a><span class="lineno"> 1165</span>&#160;}</div><div class="line"><a name="l01166"></a><span class="lineno"> 1166</span>&#160;</div><div class="line"><a name="l01167"></a><span class="lineno"> 1167</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01168"></a><span class="lineno"> 1168</span>&#160;<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l01169"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ac07f846de3672603a6cff6d0f51b2d85"> 1169</a></span>&#160;<a class="code" href="classFullO3CPU.html#ac07f846de3672603a6cff6d0f51b2d85">FullO3CPU&lt;Impl&gt;::readMiscRegNoEffect</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)<span class="keyword"> const</span></div><div class="line"><a name="l01170"></a><span class="lineno"> 1170</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01171"></a><span class="lineno"> 1171</span>&#160;    <span class="keywordflow">return</span> this-&gt;<a class="code" href="classFullO3CPU.html#ad4d649ac9a6739b62311e7050c025473">isa</a>[tid]-&gt;readMiscRegNoEffect(misc_reg);</div><div class="line"><a name="l01172"></a><span class="lineno"> 1172</span>&#160;}</div><div class="line"><a name="l01173"></a><span class="lineno"> 1173</span>&#160;</div><div class="line"><a name="l01174"></a><span class="lineno"> 1174</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01175"></a><span class="lineno"> 1175</span>&#160;<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l01176"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a2ee72f9795b04ee7cc17c04293a70282"> 1176</a></span>&#160;<a class="code" href="classFullO3CPU.html#a2ee72f9795b04ee7cc17c04293a70282">FullO3CPU&lt;Impl&gt;::readMiscReg</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l01177"></a><span class="lineno"> 1177</span>&#160;{</div><div class="line"><a name="l01178"></a><span class="lineno"> 1178</span>&#160;    <a class="code" href="classFullO3CPU.html#afce2d1da6935b43cb0e77717b8dcdc55">miscRegfileReads</a>++;</div><div class="line"><a name="l01179"></a><span class="lineno"> 1179</span>&#160;    <span class="keywordflow">return</span> this-&gt;<a class="code" href="classFullO3CPU.html#ad4d649ac9a6739b62311e7050c025473">isa</a>[tid]-&gt;readMiscReg(misc_reg, <a class="code" href="classFullO3CPU.html#a01b8b594f65b6927e52cc698982c6f49">tcBase</a>(tid));</div><div class="line"><a name="l01180"></a><span class="lineno"> 1180</span>&#160;}</div><div class="line"><a name="l01181"></a><span class="lineno"> 1181</span>&#160;</div><div class="line"><a name="l01182"></a><span class="lineno"> 1182</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01183"></a><span class="lineno"> 1183</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01184"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#aaf72249c868c934262979a7cd86c8c96"> 1184</a></span>&#160;<a class="code" href="classFullO3CPU.html#aaf72249c868c934262979a7cd86c8c96">FullO3CPU&lt;Impl&gt;::setMiscRegNoEffect</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l01185"></a><span class="lineno"> 1185</span>&#160;{</div><div class="line"><a name="l01186"></a><span class="lineno"> 1186</span>&#160;    this-&gt;<a class="code" href="classFullO3CPU.html#ad4d649ac9a6739b62311e7050c025473">isa</a>[tid]-&gt;setMiscRegNoEffect(misc_reg, val);</div><div class="line"><a name="l01187"></a><span class="lineno"> 1187</span>&#160;}</div><div class="line"><a name="l01188"></a><span class="lineno"> 1188</span>&#160;</div><div class="line"><a name="l01189"></a><span class="lineno"> 1189</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01190"></a><span class="lineno"> 1190</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01191"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a07447bc6c335fac0d0e509b83bb610ce"> 1191</a></span>&#160;<a class="code" href="classFullO3CPU.html#a07447bc6c335fac0d0e509b83bb610ce">FullO3CPU&lt;Impl&gt;::setMiscReg</a>(<span class="keywordtype">int</span> misc_reg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l01192"></a><span class="lineno"> 1192</span>&#160;{</div><div class="line"><a name="l01193"></a><span class="lineno"> 1193</span>&#160;    <a class="code" href="classFullO3CPU.html#a84bc51b6821938e256d21f6744ca9cbd">miscRegfileWrites</a>++;</div><div class="line"><a name="l01194"></a><span class="lineno"> 1194</span>&#160;    this-&gt;<a class="code" href="classFullO3CPU.html#ad4d649ac9a6739b62311e7050c025473">isa</a>[tid]-&gt;setMiscReg(misc_reg, val, <a class="code" href="classFullO3CPU.html#a01b8b594f65b6927e52cc698982c6f49">tcBase</a>(tid));</div><div class="line"><a name="l01195"></a><span class="lineno"> 1195</span>&#160;}</div><div class="line"><a name="l01196"></a><span class="lineno"> 1196</span>&#160;</div><div class="line"><a name="l01197"></a><span class="lineno"> 1197</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01198"></a><span class="lineno"> 1198</span>&#160;<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l01199"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#aeb955ec757eccc22137b45fa131834dc"> 1199</a></span>&#160;<a class="code" href="classFullO3CPU.html#aeb955ec757eccc22137b45fa131834dc">FullO3CPU&lt;Impl&gt;::readIntReg</a>(<a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg)</div><div class="line"><a name="l01200"></a><span class="lineno"> 1200</span>&#160;{</div><div class="line"><a name="l01201"></a><span class="lineno"> 1201</span>&#160;    <a class="code" href="classFullO3CPU.html#a1d205a48f31238501384519833cee255">intRegfileReads</a>++;</div><div class="line"><a name="l01202"></a><span class="lineno"> 1202</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classFullO3CPU.html#a55f5ebb19c85f88f293e6938cd51c9e1">regFile</a>.<a class="code" href="classPhysRegFile.html#a1148f45dc913dad59fea1540b81bc32f">readIntReg</a>(phys_reg);</div><div class="line"><a name="l01203"></a><span class="lineno"> 1203</span>&#160;}</div><div class="line"><a name="l01204"></a><span class="lineno"> 1204</span>&#160;</div><div class="line"><a name="l01205"></a><span class="lineno"> 1205</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01206"></a><span class="lineno"> 1206</span>&#160;<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l01207"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#af382bd51bcf2506e12a0c108116438a9"> 1207</a></span>&#160;<a class="code" href="classFullO3CPU.html#af382bd51bcf2506e12a0c108116438a9">FullO3CPU&lt;Impl&gt;::readFloatReg</a>(<a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg)</div><div class="line"><a name="l01208"></a><span class="lineno"> 1208</span>&#160;{</div><div class="line"><a name="l01209"></a><span class="lineno"> 1209</span>&#160;    <a class="code" href="classFullO3CPU.html#afff5c68e15ef807b1ee2f6e85c8b24d0">fpRegfileReads</a>++;</div><div class="line"><a name="l01210"></a><span class="lineno"> 1210</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classFullO3CPU.html#a55f5ebb19c85f88f293e6938cd51c9e1">regFile</a>.<a class="code" href="classPhysRegFile.html#af2918f6eff636857c303349675e72062">readFloatReg</a>(phys_reg);</div><div class="line"><a name="l01211"></a><span class="lineno"> 1211</span>&#160;}</div><div class="line"><a name="l01212"></a><span class="lineno"> 1212</span>&#160;</div><div class="line"><a name="l01213"></a><span class="lineno"> 1213</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01214"></a><span class="lineno"> 1214</span>&#160;<span class="keyword">auto</span></div><div class="line"><a name="l01215"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#aceadc1a2c50dccd0840f159d6ca03f85"> 1215</a></span>&#160;<a class="code" href="classFullO3CPU.html#aceadc1a2c50dccd0840f159d6ca03f85">FullO3CPU&lt;Impl&gt;::readVecReg</a>(<a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg) <span class="keyword">const</span></div><div class="line"><a name="l01216"></a><span class="lineno"> 1216</span>&#160;        -&gt; <span class="keyword">const</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a>&amp;</div><div class="line"><a name="l01217"></a><span class="lineno"> 1217</span>&#160;{</div><div class="line"><a name="l01218"></a><span class="lineno"> 1218</span>&#160;    <a class="code" href="classFullO3CPU.html#acadf311bfc8e404f1b8dba166aa2a391">vecRegfileReads</a>++;</div><div class="line"><a name="l01219"></a><span class="lineno"> 1219</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classFullO3CPU.html#a55f5ebb19c85f88f293e6938cd51c9e1">regFile</a>.<a class="code" href="classPhysRegFile.html#a3a6db975cee0175e4fa497d7ce03f90b">readVecReg</a>(phys_reg);</div><div class="line"><a name="l01220"></a><span class="lineno"> 1220</span>&#160;}</div><div class="line"><a name="l01221"></a><span class="lineno"> 1221</span>&#160;</div><div class="line"><a name="l01222"></a><span class="lineno"> 1222</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01223"></a><span class="lineno"> 1223</span>&#160;<span class="keyword">auto</span></div><div class="line"><a name="l01224"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#acfe98f0a87f0657eece3c8998c14a001"> 1224</a></span>&#160;<a class="code" href="classFullO3CPU.html#acfe98f0a87f0657eece3c8998c14a001">FullO3CPU&lt;Impl&gt;::getWritableVecReg</a>(<a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg)</div><div class="line"><a name="l01225"></a><span class="lineno"> 1225</span>&#160;        -&gt; <a class="code" href="classVecRegContainer.html">VecRegContainer</a>&amp;</div><div class="line"><a name="l01226"></a><span class="lineno"> 1226</span>&#160;{</div><div class="line"><a name="l01227"></a><span class="lineno"> 1227</span>&#160;    <a class="code" href="classFullO3CPU.html#a79fa73a661a80d43a67fc78365ffcb77">vecRegfileWrites</a>++;</div><div class="line"><a name="l01228"></a><span class="lineno"> 1228</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classFullO3CPU.html#a55f5ebb19c85f88f293e6938cd51c9e1">regFile</a>.<a class="code" href="classPhysRegFile.html#a9972deb4856d0a009dc38fd6b93069a7">getWritableVecReg</a>(phys_reg);</div><div class="line"><a name="l01229"></a><span class="lineno"> 1229</span>&#160;}</div><div class="line"><a name="l01230"></a><span class="lineno"> 1230</span>&#160;</div><div class="line"><a name="l01231"></a><span class="lineno"> 1231</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01232"></a><span class="lineno"> 1232</span>&#160;<span class="keyword">auto</span></div><div class="line"><a name="l01233"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a6e91872646981da16521cff31459e27f"> 1233</a></span>&#160;<a class="code" href="classFullO3CPU.html#a6e91872646981da16521cff31459e27f">FullO3CPU&lt;Impl&gt;::readVecElem</a>(<a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg) <span class="keyword">const</span> -&gt; <span class="keyword">const</span> <a class="code" href="classFullO3CPU.html#afdf499ed23d85346d6daebe834d3e88e">VecElem</a>&amp;</div><div class="line"><a name="l01234"></a><span class="lineno"> 1234</span>&#160;{</div><div class="line"><a name="l01235"></a><span class="lineno"> 1235</span>&#160;    <a class="code" href="classFullO3CPU.html#acadf311bfc8e404f1b8dba166aa2a391">vecRegfileReads</a>++;</div><div class="line"><a name="l01236"></a><span class="lineno"> 1236</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classFullO3CPU.html#a55f5ebb19c85f88f293e6938cd51c9e1">regFile</a>.<a class="code" href="classPhysRegFile.html#ae8afcf8578d4659bb398bdd2a1920a85">readVecElem</a>(phys_reg);</div><div class="line"><a name="l01237"></a><span class="lineno"> 1237</span>&#160;}</div><div class="line"><a name="l01238"></a><span class="lineno"> 1238</span>&#160;</div><div class="line"><a name="l01239"></a><span class="lineno"> 1239</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01240"></a><span class="lineno"> 1240</span>&#160;<span class="keyword">auto</span></div><div class="line"><a name="l01241"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ab6acccef3d23b7399acd6ea913379a95"> 1241</a></span>&#160;<a class="code" href="classFullO3CPU.html#ab6acccef3d23b7399acd6ea913379a95">FullO3CPU&lt;Impl&gt;::readVecPredReg</a>(<a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg) <span class="keyword">const</span></div><div class="line"><a name="l01242"></a><span class="lineno"> 1242</span>&#160;        -&gt; <span class="keyword">const</span> <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a>&amp;</div><div class="line"><a name="l01243"></a><span class="lineno"> 1243</span>&#160;{</div><div class="line"><a name="l01244"></a><span class="lineno"> 1244</span>&#160;    <a class="code" href="classFullO3CPU.html#a794c7c2bce215756d0cc11f20d86c06f">vecPredRegfileReads</a>++;</div><div class="line"><a name="l01245"></a><span class="lineno"> 1245</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classFullO3CPU.html#a55f5ebb19c85f88f293e6938cd51c9e1">regFile</a>.<a class="code" href="classPhysRegFile.html#a19a7e22761e327f4e776d8b850dd3b32">readVecPredReg</a>(phys_reg);</div><div class="line"><a name="l01246"></a><span class="lineno"> 1246</span>&#160;}</div><div class="line"><a name="l01247"></a><span class="lineno"> 1247</span>&#160;</div><div class="line"><a name="l01248"></a><span class="lineno"> 1248</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01249"></a><span class="lineno"> 1249</span>&#160;<span class="keyword">auto</span></div><div class="line"><a name="l01250"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a94d0a5365322ee25b9af6989e55de894"> 1250</a></span>&#160;<a class="code" href="classFullO3CPU.html#a94d0a5365322ee25b9af6989e55de894">FullO3CPU&lt;Impl&gt;::getWritableVecPredReg</a>(<a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg)</div><div class="line"><a name="l01251"></a><span class="lineno"> 1251</span>&#160;        -&gt; <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a>&amp;</div><div class="line"><a name="l01252"></a><span class="lineno"> 1252</span>&#160;{</div><div class="line"><a name="l01253"></a><span class="lineno"> 1253</span>&#160;    <a class="code" href="classFullO3CPU.html#afbd736ab81073e0c0896131f19b60d16">vecPredRegfileWrites</a>++;</div><div class="line"><a name="l01254"></a><span class="lineno"> 1254</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classFullO3CPU.html#a55f5ebb19c85f88f293e6938cd51c9e1">regFile</a>.<a class="code" href="classPhysRegFile.html#aea3bb22016e7d3ef847ca5c6e1fa324d">getWritableVecPredReg</a>(phys_reg);</div><div class="line"><a name="l01255"></a><span class="lineno"> 1255</span>&#160;}</div><div class="line"><a name="l01256"></a><span class="lineno"> 1256</span>&#160;</div><div class="line"><a name="l01257"></a><span class="lineno"> 1257</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01258"></a><span class="lineno"> 1258</span>&#160;<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l01259"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a9232384b66506c888888c74d14e08fa4"> 1259</a></span>&#160;<a class="code" href="classFullO3CPU.html#a9232384b66506c888888c74d14e08fa4">FullO3CPU&lt;Impl&gt;::readCCReg</a>(<a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg)</div><div class="line"><a name="l01260"></a><span class="lineno"> 1260</span>&#160;{</div><div class="line"><a name="l01261"></a><span class="lineno"> 1261</span>&#160;    <a class="code" href="classFullO3CPU.html#acd2425a8a098602af055382dc299d73f">ccRegfileReads</a>++;</div><div class="line"><a name="l01262"></a><span class="lineno"> 1262</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classFullO3CPU.html#a55f5ebb19c85f88f293e6938cd51c9e1">regFile</a>.<a class="code" href="classPhysRegFile.html#a5d7e5fc234b384ff7399348e68e336dc">readCCReg</a>(phys_reg);</div><div class="line"><a name="l01263"></a><span class="lineno"> 1263</span>&#160;}</div><div class="line"><a name="l01264"></a><span class="lineno"> 1264</span>&#160;</div><div class="line"><a name="l01265"></a><span class="lineno"> 1265</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01266"></a><span class="lineno"> 1266</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01267"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a8a4567b690974830073f91b733d2dc69"> 1267</a></span>&#160;<a class="code" href="classFullO3CPU.html#a8a4567b690974830073f91b733d2dc69">FullO3CPU&lt;Impl&gt;::setIntReg</a>(<a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l01268"></a><span class="lineno"> 1268</span>&#160;{</div><div class="line"><a name="l01269"></a><span class="lineno"> 1269</span>&#160;    <a class="code" href="classFullO3CPU.html#ae91a89e8e6cebabbe8519020a25f9873">intRegfileWrites</a>++;</div><div class="line"><a name="l01270"></a><span class="lineno"> 1270</span>&#160;    <a class="code" href="classFullO3CPU.html#a55f5ebb19c85f88f293e6938cd51c9e1">regFile</a>.<a class="code" href="classPhysRegFile.html#aa9384b4ffc580c24342b057d5ca409c3">setIntReg</a>(phys_reg, val);</div><div class="line"><a name="l01271"></a><span class="lineno"> 1271</span>&#160;}</div><div class="line"><a name="l01272"></a><span class="lineno"> 1272</span>&#160;</div><div class="line"><a name="l01273"></a><span class="lineno"> 1273</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01274"></a><span class="lineno"> 1274</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01275"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a864e81d4d811f6b353c1b5dad3bba950"> 1275</a></span>&#160;<a class="code" href="classFullO3CPU.html#a864e81d4d811f6b353c1b5dad3bba950">FullO3CPU&lt;Impl&gt;::setFloatReg</a>(<a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l01276"></a><span class="lineno"> 1276</span>&#160;{</div><div class="line"><a name="l01277"></a><span class="lineno"> 1277</span>&#160;    <a class="code" href="classFullO3CPU.html#a222eb3b2b51e68ae725de11388daa42b">fpRegfileWrites</a>++;</div><div class="line"><a name="l01278"></a><span class="lineno"> 1278</span>&#160;    <a class="code" href="classFullO3CPU.html#a55f5ebb19c85f88f293e6938cd51c9e1">regFile</a>.<a class="code" href="classPhysRegFile.html#a178b3fa62e389bb4501df65c9130db44">setFloatReg</a>(phys_reg, val);</div><div class="line"><a name="l01279"></a><span class="lineno"> 1279</span>&#160;}</div><div class="line"><a name="l01280"></a><span class="lineno"> 1280</span>&#160;</div><div class="line"><a name="l01281"></a><span class="lineno"> 1281</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01282"></a><span class="lineno"> 1282</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01283"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a09f6c1e34c5826235cf5aee2ade38ff6"> 1283</a></span>&#160;<a class="code" href="classFullO3CPU.html#a09f6c1e34c5826235cf5aee2ade38ff6">FullO3CPU&lt;Impl&gt;::setVecReg</a>(<a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg, <span class="keyword">const</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a>&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l01284"></a><span class="lineno"> 1284</span>&#160;{</div><div class="line"><a name="l01285"></a><span class="lineno"> 1285</span>&#160;    <a class="code" href="classFullO3CPU.html#a79fa73a661a80d43a67fc78365ffcb77">vecRegfileWrites</a>++;</div><div class="line"><a name="l01286"></a><span class="lineno"> 1286</span>&#160;    <a class="code" href="classFullO3CPU.html#a55f5ebb19c85f88f293e6938cd51c9e1">regFile</a>.<a class="code" href="classPhysRegFile.html#a21b9ac22b05ebd320556ed04f7dc00a7">setVecReg</a>(phys_reg, val);</div><div class="line"><a name="l01287"></a><span class="lineno"> 1287</span>&#160;}</div><div class="line"><a name="l01288"></a><span class="lineno"> 1288</span>&#160;</div><div class="line"><a name="l01289"></a><span class="lineno"> 1289</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01290"></a><span class="lineno"> 1290</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01291"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a280f15d1404a76b40c38a3866ebe99dd"> 1291</a></span>&#160;<a class="code" href="classFullO3CPU.html#a280f15d1404a76b40c38a3866ebe99dd">FullO3CPU&lt;Impl&gt;::setVecElem</a>(<a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg, <span class="keyword">const</span> <a class="code" href="classFullO3CPU.html#afdf499ed23d85346d6daebe834d3e88e">VecElem</a>&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l01292"></a><span class="lineno"> 1292</span>&#160;{</div><div class="line"><a name="l01293"></a><span class="lineno"> 1293</span>&#160;    <a class="code" href="classFullO3CPU.html#a79fa73a661a80d43a67fc78365ffcb77">vecRegfileWrites</a>++;</div><div class="line"><a name="l01294"></a><span class="lineno"> 1294</span>&#160;    <a class="code" href="classFullO3CPU.html#a55f5ebb19c85f88f293e6938cd51c9e1">regFile</a>.<a class="code" href="classPhysRegFile.html#a503efed8aab00cf589297c95cf7947b9">setVecElem</a>(phys_reg, val);</div><div class="line"><a name="l01295"></a><span class="lineno"> 1295</span>&#160;}</div><div class="line"><a name="l01296"></a><span class="lineno"> 1296</span>&#160;</div><div class="line"><a name="l01297"></a><span class="lineno"> 1297</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01298"></a><span class="lineno"> 1298</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01299"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ae9767244dd7aa52c4e651f338a52ae78"> 1299</a></span>&#160;<a class="code" href="classFullO3CPU.html#ae9767244dd7aa52c4e651f338a52ae78">FullO3CPU&lt;Impl&gt;::setVecPredReg</a>(<a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg,</div><div class="line"><a name="l01300"></a><span class="lineno"> 1300</span>&#160;                               <span class="keyword">const</span> <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a>&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l01301"></a><span class="lineno"> 1301</span>&#160;{</div><div class="line"><a name="l01302"></a><span class="lineno"> 1302</span>&#160;    <a class="code" href="classFullO3CPU.html#afbd736ab81073e0c0896131f19b60d16">vecPredRegfileWrites</a>++;</div><div class="line"><a name="l01303"></a><span class="lineno"> 1303</span>&#160;    <a class="code" href="classFullO3CPU.html#a55f5ebb19c85f88f293e6938cd51c9e1">regFile</a>.<a class="code" href="classPhysRegFile.html#a59400fdc055406aef373e4ed39172eb2">setVecPredReg</a>(phys_reg, val);</div><div class="line"><a name="l01304"></a><span class="lineno"> 1304</span>&#160;}</div><div class="line"><a name="l01305"></a><span class="lineno"> 1305</span>&#160;</div><div class="line"><a name="l01306"></a><span class="lineno"> 1306</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01307"></a><span class="lineno"> 1307</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01308"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a8400b854e7f9bb8a0df55e5f1d8d09bc"> 1308</a></span>&#160;<a class="code" href="classFullO3CPU.html#a8400b854e7f9bb8a0df55e5f1d8d09bc">FullO3CPU&lt;Impl&gt;::setCCReg</a>(<a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>)</div><div class="line"><a name="l01309"></a><span class="lineno"> 1309</span>&#160;{</div><div class="line"><a name="l01310"></a><span class="lineno"> 1310</span>&#160;    <a class="code" href="classFullO3CPU.html#a05e4b26096aff26b1857e9b030c66877">ccRegfileWrites</a>++;</div><div class="line"><a name="l01311"></a><span class="lineno"> 1311</span>&#160;    <a class="code" href="classFullO3CPU.html#a55f5ebb19c85f88f293e6938cd51c9e1">regFile</a>.<a class="code" href="classPhysRegFile.html#aed28c31cfcc54f375606db96dcc925b4">setCCReg</a>(phys_reg, val);</div><div class="line"><a name="l01312"></a><span class="lineno"> 1312</span>&#160;}</div><div class="line"><a name="l01313"></a><span class="lineno"> 1313</span>&#160;</div><div class="line"><a name="l01314"></a><span class="lineno"> 1314</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01315"></a><span class="lineno"> 1315</span>&#160;<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l01316"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a8fe108a6bf3e766a92ff19af3e01f0c3"> 1316</a></span>&#160;<a class="code" href="classFullO3CPU.html#a8fe108a6bf3e766a92ff19af3e01f0c3">FullO3CPU&lt;Impl&gt;::readArchIntReg</a>(<span class="keywordtype">int</span> reg_idx, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l01317"></a><span class="lineno"> 1317</span>&#160;{</div><div class="line"><a name="l01318"></a><span class="lineno"> 1318</span>&#160;    <a class="code" href="classFullO3CPU.html#a1d205a48f31238501384519833cee255">intRegfileReads</a>++;</div><div class="line"><a name="l01319"></a><span class="lineno"> 1319</span>&#160;    <a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg = <a class="code" href="classFullO3CPU.html#a91979bd9a40983c5107f48ca2b581ba8">commitRenameMap</a>[tid].lookup(</div><div class="line"><a name="l01320"></a><span class="lineno"> 1320</span>&#160;            <a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ab412c1eeaf26e79fee8922d9a479889c">IntRegClass</a>, reg_idx));</div><div class="line"><a name="l01321"></a><span class="lineno"> 1321</span>&#160;</div><div class="line"><a name="l01322"></a><span class="lineno"> 1322</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classFullO3CPU.html#a55f5ebb19c85f88f293e6938cd51c9e1">regFile</a>.<a class="code" href="classPhysRegFile.html#a1148f45dc913dad59fea1540b81bc32f">readIntReg</a>(phys_reg);</div><div class="line"><a name="l01323"></a><span class="lineno"> 1323</span>&#160;}</div><div class="line"><a name="l01324"></a><span class="lineno"> 1324</span>&#160;</div><div class="line"><a name="l01325"></a><span class="lineno"> 1325</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01326"></a><span class="lineno"> 1326</span>&#160;<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l01327"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#acf8d01d8da14a6bcfa4a2714affd2ea9"> 1327</a></span>&#160;<a class="code" href="classFullO3CPU.html#acf8d01d8da14a6bcfa4a2714affd2ea9">FullO3CPU&lt;Impl&gt;::readArchFloatReg</a>(<span class="keywordtype">int</span> reg_idx, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l01328"></a><span class="lineno"> 1328</span>&#160;{</div><div class="line"><a name="l01329"></a><span class="lineno"> 1329</span>&#160;    <a class="code" href="classFullO3CPU.html#afff5c68e15ef807b1ee2f6e85c8b24d0">fpRegfileReads</a>++;</div><div class="line"><a name="l01330"></a><span class="lineno"> 1330</span>&#160;    <a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg = <a class="code" href="classFullO3CPU.html#a91979bd9a40983c5107f48ca2b581ba8">commitRenameMap</a>[tid].lookup(</div><div class="line"><a name="l01331"></a><span class="lineno"> 1331</span>&#160;        <a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a207a831a62a5c23ac4ac6405378b125e">FloatRegClass</a>, reg_idx));</div><div class="line"><a name="l01332"></a><span class="lineno"> 1332</span>&#160;</div><div class="line"><a name="l01333"></a><span class="lineno"> 1333</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classFullO3CPU.html#a55f5ebb19c85f88f293e6938cd51c9e1">regFile</a>.<a class="code" href="classPhysRegFile.html#af2918f6eff636857c303349675e72062">readFloatReg</a>(phys_reg);</div><div class="line"><a name="l01334"></a><span class="lineno"> 1334</span>&#160;}</div><div class="line"><a name="l01335"></a><span class="lineno"> 1335</span>&#160;</div><div class="line"><a name="l01336"></a><span class="lineno"> 1336</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01337"></a><span class="lineno"> 1337</span>&#160;<span class="keyword">auto</span></div><div class="line"><a name="l01338"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#aa4a6b0114ac50e4775c7a6f6c909c2ea"> 1338</a></span>&#160;<a class="code" href="classFullO3CPU.html#aa4a6b0114ac50e4775c7a6f6c909c2ea">FullO3CPU&lt;Impl&gt;::readArchVecReg</a>(<span class="keywordtype">int</span> reg_idx, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid) <span class="keyword">const</span></div><div class="line"><a name="l01339"></a><span class="lineno"> 1339</span>&#160;        -&gt; <span class="keyword">const</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a>&amp;</div><div class="line"><a name="l01340"></a><span class="lineno"> 1340</span>&#160;{</div><div class="line"><a name="l01341"></a><span class="lineno"> 1341</span>&#160;    <a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg = <a class="code" href="classFullO3CPU.html#a91979bd9a40983c5107f48ca2b581ba8">commitRenameMap</a>[tid].lookup(</div><div class="line"><a name="l01342"></a><span class="lineno"> 1342</span>&#160;                <a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a593bec642ffa754054b3e92477eac4f7">VecRegClass</a>, reg_idx));</div><div class="line"><a name="l01343"></a><span class="lineno"> 1343</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classFullO3CPU.html#aceadc1a2c50dccd0840f159d6ca03f85">readVecReg</a>(phys_reg);</div><div class="line"><a name="l01344"></a><span class="lineno"> 1344</span>&#160;}</div><div class="line"><a name="l01345"></a><span class="lineno"> 1345</span>&#160;</div><div class="line"><a name="l01346"></a><span class="lineno"> 1346</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01347"></a><span class="lineno"> 1347</span>&#160;<span class="keyword">auto</span></div><div class="line"><a name="l01348"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ad90883d169dbda2a429b972987ff633e"> 1348</a></span>&#160;<a class="code" href="classFullO3CPU.html#ad90883d169dbda2a429b972987ff633e">FullO3CPU&lt;Impl&gt;::getWritableArchVecReg</a>(<span class="keywordtype">int</span> reg_idx, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l01349"></a><span class="lineno"> 1349</span>&#160;        -&gt; <a class="code" href="classVecRegContainer.html">VecRegContainer</a>&amp;</div><div class="line"><a name="l01350"></a><span class="lineno"> 1350</span>&#160;{</div><div class="line"><a name="l01351"></a><span class="lineno"> 1351</span>&#160;    <a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg = <a class="code" href="classFullO3CPU.html#a91979bd9a40983c5107f48ca2b581ba8">commitRenameMap</a>[tid].lookup(</div><div class="line"><a name="l01352"></a><span class="lineno"> 1352</span>&#160;                <a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a593bec642ffa754054b3e92477eac4f7">VecRegClass</a>, reg_idx));</div><div class="line"><a name="l01353"></a><span class="lineno"> 1353</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classFullO3CPU.html#acfe98f0a87f0657eece3c8998c14a001">getWritableVecReg</a>(phys_reg);</div><div class="line"><a name="l01354"></a><span class="lineno"> 1354</span>&#160;}</div><div class="line"><a name="l01355"></a><span class="lineno"> 1355</span>&#160;</div><div class="line"><a name="l01356"></a><span class="lineno"> 1356</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01357"></a><span class="lineno"> 1357</span>&#160;<span class="keyword">auto</span></div><div class="line"><a name="l01358"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ad02a06b67b25f45988cda85f28af7834"> 1358</a></span>&#160;<a class="code" href="classFullO3CPU.html#ad02a06b67b25f45988cda85f28af7834">FullO3CPU&lt;Impl&gt;::readArchVecElem</a>(<span class="keyword">const</span> <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&amp; reg_idx, <span class="keyword">const</span> <a class="code" href="arch_2generic_2types_8hh.html#aaa1a1a9639697fa452e491a57ced71ba">ElemIndex</a>&amp; ldx,</div><div class="line"><a name="l01359"></a><span class="lineno"> 1359</span>&#160;                                 <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid) <span class="keyword">const</span> -&gt; <span class="keyword">const</span> <a class="code" href="classFullO3CPU.html#afdf499ed23d85346d6daebe834d3e88e">VecElem</a>&amp;</div><div class="line"><a name="l01360"></a><span class="lineno"> 1360</span>&#160;{</div><div class="line"><a name="l01361"></a><span class="lineno"> 1361</span>&#160;    <a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg = <a class="code" href="classFullO3CPU.html#a91979bd9a40983c5107f48ca2b581ba8">commitRenameMap</a>[tid].lookup(</div><div class="line"><a name="l01362"></a><span class="lineno"> 1362</span>&#160;                                <a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ad44428f9f9b2e4bcbf75ae2163a0f349">VecElemClass</a>, reg_idx, ldx));</div><div class="line"><a name="l01363"></a><span class="lineno"> 1363</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classFullO3CPU.html#a6e91872646981da16521cff31459e27f">readVecElem</a>(phys_reg);</div><div class="line"><a name="l01364"></a><span class="lineno"> 1364</span>&#160;}</div><div class="line"><a name="l01365"></a><span class="lineno"> 1365</span>&#160;</div><div class="line"><a name="l01366"></a><span class="lineno"> 1366</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01367"></a><span class="lineno"> 1367</span>&#160;<span class="keyword">auto</span></div><div class="line"><a name="l01368"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ae95fe355ff29bc7ab45cf96d557a140e"> 1368</a></span>&#160;<a class="code" href="classFullO3CPU.html#ae95fe355ff29bc7ab45cf96d557a140e">FullO3CPU&lt;Impl&gt;::readArchVecPredReg</a>(<span class="keywordtype">int</span> reg_idx, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid) <span class="keyword">const</span></div><div class="line"><a name="l01369"></a><span class="lineno"> 1369</span>&#160;        -&gt; <span class="keyword">const</span> <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a>&amp;</div><div class="line"><a name="l01370"></a><span class="lineno"> 1370</span>&#160;{</div><div class="line"><a name="l01371"></a><span class="lineno"> 1371</span>&#160;    <a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg = <a class="code" href="classFullO3CPU.html#a91979bd9a40983c5107f48ca2b581ba8">commitRenameMap</a>[tid].lookup(</div><div class="line"><a name="l01372"></a><span class="lineno"> 1372</span>&#160;                <a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a5db88c6994d473e7670b1376a4bccff7">VecPredRegClass</a>, reg_idx));</div><div class="line"><a name="l01373"></a><span class="lineno"> 1373</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classFullO3CPU.html#ab6acccef3d23b7399acd6ea913379a95">readVecPredReg</a>(phys_reg);</div><div class="line"><a name="l01374"></a><span class="lineno"> 1374</span>&#160;}</div><div class="line"><a name="l01375"></a><span class="lineno"> 1375</span>&#160;</div><div class="line"><a name="l01376"></a><span class="lineno"> 1376</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01377"></a><span class="lineno"> 1377</span>&#160;<span class="keyword">auto</span></div><div class="line"><a name="l01378"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#af4b6062423fafcf2a941ad8ba2578945"> 1378</a></span>&#160;<a class="code" href="classFullO3CPU.html#af4b6062423fafcf2a941ad8ba2578945">FullO3CPU&lt;Impl&gt;::getWritableArchVecPredReg</a>(<span class="keywordtype">int</span> reg_idx, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l01379"></a><span class="lineno"> 1379</span>&#160;        -&gt; <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a>&amp;</div><div class="line"><a name="l01380"></a><span class="lineno"> 1380</span>&#160;{</div><div class="line"><a name="l01381"></a><span class="lineno"> 1381</span>&#160;    <a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg = <a class="code" href="classFullO3CPU.html#a91979bd9a40983c5107f48ca2b581ba8">commitRenameMap</a>[tid].lookup(</div><div class="line"><a name="l01382"></a><span class="lineno"> 1382</span>&#160;                <a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a5db88c6994d473e7670b1376a4bccff7">VecPredRegClass</a>, reg_idx));</div><div class="line"><a name="l01383"></a><span class="lineno"> 1383</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classFullO3CPU.html#a94d0a5365322ee25b9af6989e55de894">getWritableVecPredReg</a>(phys_reg);</div><div class="line"><a name="l01384"></a><span class="lineno"> 1384</span>&#160;}</div><div class="line"><a name="l01385"></a><span class="lineno"> 1385</span>&#160;</div><div class="line"><a name="l01386"></a><span class="lineno"> 1386</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01387"></a><span class="lineno"> 1387</span>&#160;<a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="line"><a name="l01388"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#af9abc78fe1d785b7758aa45d509cbb9d"> 1388</a></span>&#160;<a class="code" href="classFullO3CPU.html#af9abc78fe1d785b7758aa45d509cbb9d">FullO3CPU&lt;Impl&gt;::readArchCCReg</a>(<span class="keywordtype">int</span> reg_idx, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l01389"></a><span class="lineno"> 1389</span>&#160;{</div><div class="line"><a name="l01390"></a><span class="lineno"> 1390</span>&#160;    <a class="code" href="classFullO3CPU.html#acd2425a8a098602af055382dc299d73f">ccRegfileReads</a>++;</div><div class="line"><a name="l01391"></a><span class="lineno"> 1391</span>&#160;    <a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg = <a class="code" href="classFullO3CPU.html#a91979bd9a40983c5107f48ca2b581ba8">commitRenameMap</a>[tid].lookup(</div><div class="line"><a name="l01392"></a><span class="lineno"> 1392</span>&#160;        <a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a432484d211463d83c5bd364df83f82c2">CCRegClass</a>, reg_idx));</div><div class="line"><a name="l01393"></a><span class="lineno"> 1393</span>&#160;</div><div class="line"><a name="l01394"></a><span class="lineno"> 1394</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classFullO3CPU.html#a55f5ebb19c85f88f293e6938cd51c9e1">regFile</a>.<a class="code" href="classPhysRegFile.html#a5d7e5fc234b384ff7399348e68e336dc">readCCReg</a>(phys_reg);</div><div class="line"><a name="l01395"></a><span class="lineno"> 1395</span>&#160;}</div><div class="line"><a name="l01396"></a><span class="lineno"> 1396</span>&#160;</div><div class="line"><a name="l01397"></a><span class="lineno"> 1397</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01398"></a><span class="lineno"> 1398</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01399"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a71ef24acd44ca10667e9eb682a30e4b3"> 1399</a></span>&#160;<a class="code" href="classFullO3CPU.html#a71ef24acd44ca10667e9eb682a30e4b3">FullO3CPU&lt;Impl&gt;::setArchIntReg</a>(<span class="keywordtype">int</span> reg_idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l01400"></a><span class="lineno"> 1400</span>&#160;{</div><div class="line"><a name="l01401"></a><span class="lineno"> 1401</span>&#160;    <a class="code" href="classFullO3CPU.html#ae91a89e8e6cebabbe8519020a25f9873">intRegfileWrites</a>++;</div><div class="line"><a name="l01402"></a><span class="lineno"> 1402</span>&#160;    <a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg = <a class="code" href="classFullO3CPU.html#a91979bd9a40983c5107f48ca2b581ba8">commitRenameMap</a>[tid].lookup(</div><div class="line"><a name="l01403"></a><span class="lineno"> 1403</span>&#160;            <a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ab412c1eeaf26e79fee8922d9a479889c">IntRegClass</a>, reg_idx));</div><div class="line"><a name="l01404"></a><span class="lineno"> 1404</span>&#160;</div><div class="line"><a name="l01405"></a><span class="lineno"> 1405</span>&#160;    <a class="code" href="classFullO3CPU.html#a55f5ebb19c85f88f293e6938cd51c9e1">regFile</a>.<a class="code" href="classPhysRegFile.html#aa9384b4ffc580c24342b057d5ca409c3">setIntReg</a>(phys_reg, val);</div><div class="line"><a name="l01406"></a><span class="lineno"> 1406</span>&#160;}</div><div class="line"><a name="l01407"></a><span class="lineno"> 1407</span>&#160;</div><div class="line"><a name="l01408"></a><span class="lineno"> 1408</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01409"></a><span class="lineno"> 1409</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01410"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a81ba4ab526bf9edf84fdf8d32490bde4"> 1410</a></span>&#160;<a class="code" href="classFullO3CPU.html#a81ba4ab526bf9edf84fdf8d32490bde4">FullO3CPU&lt;Impl&gt;::setArchFloatReg</a>(<span class="keywordtype">int</span> reg_idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l01411"></a><span class="lineno"> 1411</span>&#160;{</div><div class="line"><a name="l01412"></a><span class="lineno"> 1412</span>&#160;    <a class="code" href="classFullO3CPU.html#a222eb3b2b51e68ae725de11388daa42b">fpRegfileWrites</a>++;</div><div class="line"><a name="l01413"></a><span class="lineno"> 1413</span>&#160;    <a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg = <a class="code" href="classFullO3CPU.html#a91979bd9a40983c5107f48ca2b581ba8">commitRenameMap</a>[tid].lookup(</div><div class="line"><a name="l01414"></a><span class="lineno"> 1414</span>&#160;            <a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a207a831a62a5c23ac4ac6405378b125e">FloatRegClass</a>, reg_idx));</div><div class="line"><a name="l01415"></a><span class="lineno"> 1415</span>&#160;</div><div class="line"><a name="l01416"></a><span class="lineno"> 1416</span>&#160;    <a class="code" href="classFullO3CPU.html#a55f5ebb19c85f88f293e6938cd51c9e1">regFile</a>.<a class="code" href="classPhysRegFile.html#a178b3fa62e389bb4501df65c9130db44">setFloatReg</a>(phys_reg, val);</div><div class="line"><a name="l01417"></a><span class="lineno"> 1417</span>&#160;}</div><div class="line"><a name="l01418"></a><span class="lineno"> 1418</span>&#160;</div><div class="line"><a name="l01419"></a><span class="lineno"> 1419</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01420"></a><span class="lineno"> 1420</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01421"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a36503dbc8d3347746cf3e75e84cc5948"> 1421</a></span>&#160;<a class="code" href="classFullO3CPU.html#a36503dbc8d3347746cf3e75e84cc5948">FullO3CPU&lt;Impl&gt;::setArchVecReg</a>(<span class="keywordtype">int</span> reg_idx, <span class="keyword">const</span> <a class="code" href="classVecRegContainer.html">VecRegContainer</a>&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>,</div><div class="line"><a name="l01422"></a><span class="lineno"> 1422</span>&#160;                               <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l01423"></a><span class="lineno"> 1423</span>&#160;{</div><div class="line"><a name="l01424"></a><span class="lineno"> 1424</span>&#160;    <a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg = <a class="code" href="classFullO3CPU.html#a91979bd9a40983c5107f48ca2b581ba8">commitRenameMap</a>[tid].lookup(</div><div class="line"><a name="l01425"></a><span class="lineno"> 1425</span>&#160;                <a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a593bec642ffa754054b3e92477eac4f7">VecRegClass</a>, reg_idx));</div><div class="line"><a name="l01426"></a><span class="lineno"> 1426</span>&#160;    <a class="code" href="classFullO3CPU.html#a09f6c1e34c5826235cf5aee2ade38ff6">setVecReg</a>(phys_reg, val);</div><div class="line"><a name="l01427"></a><span class="lineno"> 1427</span>&#160;}</div><div class="line"><a name="l01428"></a><span class="lineno"> 1428</span>&#160;</div><div class="line"><a name="l01429"></a><span class="lineno"> 1429</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01430"></a><span class="lineno"> 1430</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01431"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a01d62129477033920fd14b9c44edf576"> 1431</a></span>&#160;<a class="code" href="classFullO3CPU.html#a01d62129477033920fd14b9c44edf576">FullO3CPU&lt;Impl&gt;::setArchVecElem</a>(<span class="keyword">const</span> <a class="code" href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a>&amp; reg_idx, <span class="keyword">const</span> <a class="code" href="arch_2generic_2types_8hh.html#aaa1a1a9639697fa452e491a57ced71ba">ElemIndex</a>&amp; ldx,</div><div class="line"><a name="l01432"></a><span class="lineno"> 1432</span>&#160;                                <span class="keyword">const</span> <a class="code" href="classFullO3CPU.html#afdf499ed23d85346d6daebe834d3e88e">VecElem</a>&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l01433"></a><span class="lineno"> 1433</span>&#160;{</div><div class="line"><a name="l01434"></a><span class="lineno"> 1434</span>&#160;    <a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg = <a class="code" href="classFullO3CPU.html#a91979bd9a40983c5107f48ca2b581ba8">commitRenameMap</a>[tid].lookup(</div><div class="line"><a name="l01435"></a><span class="lineno"> 1435</span>&#160;                <a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ad44428f9f9b2e4bcbf75ae2163a0f349">VecElemClass</a>, reg_idx, ldx));</div><div class="line"><a name="l01436"></a><span class="lineno"> 1436</span>&#160;    <a class="code" href="classFullO3CPU.html#a280f15d1404a76b40c38a3866ebe99dd">setVecElem</a>(phys_reg, val);</div><div class="line"><a name="l01437"></a><span class="lineno"> 1437</span>&#160;}</div><div class="line"><a name="l01438"></a><span class="lineno"> 1438</span>&#160;</div><div class="line"><a name="l01439"></a><span class="lineno"> 1439</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01440"></a><span class="lineno"> 1440</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01441"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a3ac0b842151ad09d51369204ae12c033"> 1441</a></span>&#160;<a class="code" href="classFullO3CPU.html#a3ac0b842151ad09d51369204ae12c033">FullO3CPU&lt;Impl&gt;::setArchVecPredReg</a>(<span class="keywordtype">int</span> reg_idx, <span class="keyword">const</span> <a class="code" href="classVecPredRegContainer.html">VecPredRegContainer</a>&amp; <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>,</div><div class="line"><a name="l01442"></a><span class="lineno"> 1442</span>&#160;                                   <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l01443"></a><span class="lineno"> 1443</span>&#160;{</div><div class="line"><a name="l01444"></a><span class="lineno"> 1444</span>&#160;    <a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg = <a class="code" href="classFullO3CPU.html#a91979bd9a40983c5107f48ca2b581ba8">commitRenameMap</a>[tid].lookup(</div><div class="line"><a name="l01445"></a><span class="lineno"> 1445</span>&#160;                <a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a5db88c6994d473e7670b1376a4bccff7">VecPredRegClass</a>, reg_idx));</div><div class="line"><a name="l01446"></a><span class="lineno"> 1446</span>&#160;    <a class="code" href="classFullO3CPU.html#ae9767244dd7aa52c4e651f338a52ae78">setVecPredReg</a>(phys_reg, val);</div><div class="line"><a name="l01447"></a><span class="lineno"> 1447</span>&#160;}</div><div class="line"><a name="l01448"></a><span class="lineno"> 1448</span>&#160;</div><div class="line"><a name="l01449"></a><span class="lineno"> 1449</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01450"></a><span class="lineno"> 1450</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01451"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a5f6ab90e63acac556ea4d3102b9dbcbf"> 1451</a></span>&#160;<a class="code" href="classFullO3CPU.html#a5f6ab90e63acac556ea4d3102b9dbcbf">FullO3CPU&lt;Impl&gt;::setArchCCReg</a>(<span class="keywordtype">int</span> reg_idx, <a class="code" href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a> <a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l01452"></a><span class="lineno"> 1452</span>&#160;{</div><div class="line"><a name="l01453"></a><span class="lineno"> 1453</span>&#160;    <a class="code" href="classFullO3CPU.html#a05e4b26096aff26b1857e9b030c66877">ccRegfileWrites</a>++;</div><div class="line"><a name="l01454"></a><span class="lineno"> 1454</span>&#160;    <a class="code" href="classPhysRegId.html">PhysRegIdPtr</a> phys_reg = <a class="code" href="classFullO3CPU.html#a91979bd9a40983c5107f48ca2b581ba8">commitRenameMap</a>[tid].lookup(</div><div class="line"><a name="l01455"></a><span class="lineno"> 1455</span>&#160;            <a class="code" href="classRegId.html">RegId</a>(<a class="code" href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a432484d211463d83c5bd364df83f82c2">CCRegClass</a>, reg_idx));</div><div class="line"><a name="l01456"></a><span class="lineno"> 1456</span>&#160;</div><div class="line"><a name="l01457"></a><span class="lineno"> 1457</span>&#160;    <a class="code" href="classFullO3CPU.html#a55f5ebb19c85f88f293e6938cd51c9e1">regFile</a>.<a class="code" href="classPhysRegFile.html#aed28c31cfcc54f375606db96dcc925b4">setCCReg</a>(phys_reg, val);</div><div class="line"><a name="l01458"></a><span class="lineno"> 1458</span>&#160;}</div><div class="line"><a name="l01459"></a><span class="lineno"> 1459</span>&#160;</div><div class="line"><a name="l01460"></a><span class="lineno"> 1460</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01461"></a><span class="lineno"> 1461</span>&#160;<a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a></div><div class="line"><a name="l01462"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a5d974e050edc4e2501437585f1d449b9"> 1462</a></span>&#160;<a class="code" href="classFullO3CPU.html#acf220177112c167381e1368c74641671">FullO3CPU&lt;Impl&gt;::pcState</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l01463"></a><span class="lineno"> 1463</span>&#160;{</div><div class="line"><a name="l01464"></a><span class="lineno"> 1464</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classFullO3CPU.html#aee892cacc38eba3a9b265c22fa9ca4dc">commit</a>.pcState(tid);</div><div class="line"><a name="l01465"></a><span class="lineno"> 1465</span>&#160;}</div><div class="line"><a name="l01466"></a><span class="lineno"> 1466</span>&#160;</div><div class="line"><a name="l01467"></a><span class="lineno"> 1467</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01468"></a><span class="lineno"> 1468</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01469"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#acf220177112c167381e1368c74641671"> 1469</a></span>&#160;<a class="code" href="classFullO3CPU.html#acf220177112c167381e1368c74641671">FullO3CPU&lt;Impl&gt;::pcState</a>(<span class="keyword">const</span> <a class="code" href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">TheISA::PCState</a> &amp;<a class="code" href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">val</a>, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l01470"></a><span class="lineno"> 1470</span>&#160;{</div><div class="line"><a name="l01471"></a><span class="lineno"> 1471</span>&#160;    <a class="code" href="classFullO3CPU.html#aee892cacc38eba3a9b265c22fa9ca4dc">commit</a>.pcState(val, tid);</div><div class="line"><a name="l01472"></a><span class="lineno"> 1472</span>&#160;}</div><div class="line"><a name="l01473"></a><span class="lineno"> 1473</span>&#160;</div><div class="line"><a name="l01474"></a><span class="lineno"> 1474</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01475"></a><span class="lineno"> 1475</span>&#160;<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="line"><a name="l01476"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ad281325293d77195f721d4a8c835f999"> 1476</a></span>&#160;<a class="code" href="classFullO3CPU.html#ad281325293d77195f721d4a8c835f999">FullO3CPU&lt;Impl&gt;::instAddr</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l01477"></a><span class="lineno"> 1477</span>&#160;{</div><div class="line"><a name="l01478"></a><span class="lineno"> 1478</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classFullO3CPU.html#aee892cacc38eba3a9b265c22fa9ca4dc">commit</a>.instAddr(tid);</div><div class="line"><a name="l01479"></a><span class="lineno"> 1479</span>&#160;}</div><div class="line"><a name="l01480"></a><span class="lineno"> 1480</span>&#160;</div><div class="line"><a name="l01481"></a><span class="lineno"> 1481</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01482"></a><span class="lineno"> 1482</span>&#160;<a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="line"><a name="l01483"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#abbe48917459a8c6e7f2e3e93ebe50acc"> 1483</a></span>&#160;<a class="code" href="classFullO3CPU.html#abbe48917459a8c6e7f2e3e93ebe50acc">FullO3CPU&lt;Impl&gt;::nextInstAddr</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l01484"></a><span class="lineno"> 1484</span>&#160;{</div><div class="line"><a name="l01485"></a><span class="lineno"> 1485</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classFullO3CPU.html#aee892cacc38eba3a9b265c22fa9ca4dc">commit</a>.nextInstAddr(tid);</div><div class="line"><a name="l01486"></a><span class="lineno"> 1486</span>&#160;}</div><div class="line"><a name="l01487"></a><span class="lineno"> 1487</span>&#160;</div><div class="line"><a name="l01488"></a><span class="lineno"> 1488</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01489"></a><span class="lineno"> 1489</span>&#160;<a class="code" href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a></div><div class="line"><a name="l01490"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a02f2b432b51d8b68533e60d794da4c9b"> 1490</a></span>&#160;<a class="code" href="classFullO3CPU.html#a02f2b432b51d8b68533e60d794da4c9b">FullO3CPU&lt;Impl&gt;::microPC</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l01491"></a><span class="lineno"> 1491</span>&#160;{</div><div class="line"><a name="l01492"></a><span class="lineno"> 1492</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classFullO3CPU.html#aee892cacc38eba3a9b265c22fa9ca4dc">commit</a>.microPC(tid);</div><div class="line"><a name="l01493"></a><span class="lineno"> 1493</span>&#160;}</div><div class="line"><a name="l01494"></a><span class="lineno"> 1494</span>&#160;</div><div class="line"><a name="l01495"></a><span class="lineno"> 1495</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01496"></a><span class="lineno"> 1496</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01497"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a1cd4ae9030f6da5652ba5334099311c6"> 1497</a></span>&#160;<a class="code" href="classFullO3CPU.html#a1cd4ae9030f6da5652ba5334099311c6">FullO3CPU&lt;Impl&gt;::squashFromTC</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l01498"></a><span class="lineno"> 1498</span>&#160;{</div><div class="line"><a name="l01499"></a><span class="lineno"> 1499</span>&#160;    this-&gt;<a class="code" href="classFullO3CPU.html#a7f17fe63fe2de029205b0d408b2cb572">thread</a>[tid]-&gt;noSquashFromTC = <span class="keyword">true</span>;</div><div class="line"><a name="l01500"></a><span class="lineno"> 1500</span>&#160;    this-&gt;<a class="code" href="classFullO3CPU.html#aee892cacc38eba3a9b265c22fa9ca4dc">commit</a>.generateTCEvent(tid);</div><div class="line"><a name="l01501"></a><span class="lineno"> 1501</span>&#160;}</div><div class="line"><a name="l01502"></a><span class="lineno"> 1502</span>&#160;</div><div class="line"><a name="l01503"></a><span class="lineno"> 1503</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01504"></a><span class="lineno"> 1504</span>&#160;<span class="keyword">typename</span> <a class="code" href="classFullO3CPU.html#a1179a5f842020b1d5418e86fe82eeea4">FullO3CPU&lt;Impl&gt;::ListIt</a></div><div class="line"><a name="l01505"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a5d41bb5ee0ac930b3261ab85ee3c1a2b"> 1505</a></span>&#160;<a class="code" href="classFullO3CPU.html#a5d41bb5ee0ac930b3261ab85ee3c1a2b">FullO3CPU&lt;Impl&gt;::addInst</a>(<span class="keyword">const</span> <a class="code" href="classFullO3CPU.html#a58aa47b3f13f627abca70f4c000edad0">DynInstPtr</a> &amp;inst)</div><div class="line"><a name="l01506"></a><span class="lineno"> 1506</span>&#160;{</div><div class="line"><a name="l01507"></a><span class="lineno"> 1507</span>&#160;    <a class="code" href="classFullO3CPU.html#a58656f4c3813c15a81d344c9167f0cb5">instList</a>.push_back(inst);</div><div class="line"><a name="l01508"></a><span class="lineno"> 1508</span>&#160;</div><div class="line"><a name="l01509"></a><span class="lineno"> 1509</span>&#160;    <span class="keywordflow">return</span> --(<a class="code" href="classFullO3CPU.html#a58656f4c3813c15a81d344c9167f0cb5">instList</a>.end());</div><div class="line"><a name="l01510"></a><span class="lineno"> 1510</span>&#160;}</div><div class="line"><a name="l01511"></a><span class="lineno"> 1511</span>&#160;</div><div class="line"><a name="l01512"></a><span class="lineno"> 1512</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01513"></a><span class="lineno"> 1513</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01514"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ab8ab9240cb7fd3093edde254636ba745"> 1514</a></span>&#160;<a class="code" href="classFullO3CPU.html#ab8ab9240cb7fd3093edde254636ba745">FullO3CPU&lt;Impl&gt;::instDone</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid, <span class="keyword">const</span> <a class="code" href="classFullO3CPU.html#a58aa47b3f13f627abca70f4c000edad0">DynInstPtr</a> &amp;inst)</div><div class="line"><a name="l01515"></a><span class="lineno"> 1515</span>&#160;{</div><div class="line"><a name="l01516"></a><span class="lineno"> 1516</span>&#160;    <span class="comment">// Keep an instruction count.</span></div><div class="line"><a name="l01517"></a><span class="lineno"> 1517</span>&#160;    <span class="keywordflow">if</span> (!inst-&gt;isMicroop() || inst-&gt;isLastMicroop()) {</div><div class="line"><a name="l01518"></a><span class="lineno"> 1518</span>&#160;        <a class="code" href="classFullO3CPU.html#a7f17fe63fe2de029205b0d408b2cb572">thread</a>[tid]-&gt;numInst++;</div><div class="line"><a name="l01519"></a><span class="lineno"> 1519</span>&#160;        <a class="code" href="classFullO3CPU.html#a7f17fe63fe2de029205b0d408b2cb572">thread</a>[tid]-&gt;numInsts++;</div><div class="line"><a name="l01520"></a><span class="lineno"> 1520</span>&#160;        <a class="code" href="classFullO3CPU.html#a545758fe4e93e7cfd2abec9773937359">committedInsts</a>[tid]++;</div><div class="line"><a name="l01521"></a><span class="lineno"> 1521</span>&#160;        <a class="code" href="classFullO3CPU.html#a5f2b7550fd8023b59e0966060239dfa2">system</a>-&gt;<a class="code" href="classSystem.html#ad0fe435fb9766a61216d5eb92d8b2c20">totalNumInsts</a>++;</div><div class="line"><a name="l01522"></a><span class="lineno"> 1522</span>&#160;</div><div class="line"><a name="l01523"></a><span class="lineno"> 1523</span>&#160;        <span class="comment">// Check for instruction-count-based events.</span></div><div class="line"><a name="l01524"></a><span class="lineno"> 1524</span>&#160;        <a class="code" href="classFullO3CPU.html#a7f17fe63fe2de029205b0d408b2cb572">thread</a>[tid]-&gt;comInstEventQueue.serviceEvents(<a class="code" href="classFullO3CPU.html#a7f17fe63fe2de029205b0d408b2cb572">thread</a>[tid]-&gt;numInst);</div><div class="line"><a name="l01525"></a><span class="lineno"> 1525</span>&#160;    }</div><div class="line"><a name="l01526"></a><span class="lineno"> 1526</span>&#160;    <a class="code" href="classFullO3CPU.html#a7f17fe63fe2de029205b0d408b2cb572">thread</a>[tid]-&gt;numOp++;</div><div class="line"><a name="l01527"></a><span class="lineno"> 1527</span>&#160;    <a class="code" href="classFullO3CPU.html#a7f17fe63fe2de029205b0d408b2cb572">thread</a>[tid]-&gt;numOps++;</div><div class="line"><a name="l01528"></a><span class="lineno"> 1528</span>&#160;    <a class="code" href="classFullO3CPU.html#ac686d961bcaf355e2fbfe17ba3d37a63">committedOps</a>[tid]++;</div><div class="line"><a name="l01529"></a><span class="lineno"> 1529</span>&#160;</div><div class="line"><a name="l01530"></a><span class="lineno"> 1530</span>&#160;    <a class="code" href="classBaseCPU.html#a002284f482e065b4eeb450559c268418">probeInstCommit</a>(inst-&gt;staticInst, inst-&gt;instAddr());</div><div class="line"><a name="l01531"></a><span class="lineno"> 1531</span>&#160;}</div><div class="line"><a name="l01532"></a><span class="lineno"> 1532</span>&#160;</div><div class="line"><a name="l01533"></a><span class="lineno"> 1533</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01534"></a><span class="lineno"> 1534</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01535"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a4dbcb47acd1dd606ead0ca820ec8b3d6"> 1535</a></span>&#160;<a class="code" href="classFullO3CPU.html#a4dbcb47acd1dd606ead0ca820ec8b3d6">FullO3CPU&lt;Impl&gt;::removeFrontInst</a>(<span class="keyword">const</span> <a class="code" href="classFullO3CPU.html#a58aa47b3f13f627abca70f4c000edad0">DynInstPtr</a> &amp;inst)</div><div class="line"><a name="l01536"></a><span class="lineno"> 1536</span>&#160;{</div><div class="line"><a name="l01537"></a><span class="lineno"> 1537</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classFullO3CPU.html#a221dd1332d5a3c726842a1a2552bda03">O3CPU</a>, <span class="stringliteral">&quot;Removing committed instruction [tid:%i] PC %s &quot;</span></div><div class="line"><a name="l01538"></a><span class="lineno"> 1538</span>&#160;            <span class="stringliteral">&quot;[sn:%lli]\n&quot;</span>,</div><div class="line"><a name="l01539"></a><span class="lineno"> 1539</span>&#160;            inst-&gt;threadNumber, inst-&gt;pcState(), inst-&gt;seqNum);</div><div class="line"><a name="l01540"></a><span class="lineno"> 1540</span>&#160;</div><div class="line"><a name="l01541"></a><span class="lineno"> 1541</span>&#160;    <a class="code" href="classFullO3CPU.html#a760b07650452a555d057975eb57236cb">removeInstsThisCycle</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l01542"></a><span class="lineno"> 1542</span>&#160;</div><div class="line"><a name="l01543"></a><span class="lineno"> 1543</span>&#160;    <span class="comment">// Remove the front instruction.</span></div><div class="line"><a name="l01544"></a><span class="lineno"> 1544</span>&#160;    <a class="code" href="classFullO3CPU.html#a8aee41b817feb30e44a6bc784ea3838d">removeList</a>.push(inst-&gt;getInstListIt());</div><div class="line"><a name="l01545"></a><span class="lineno"> 1545</span>&#160;}</div><div class="line"><a name="l01546"></a><span class="lineno"> 1546</span>&#160;</div><div class="line"><a name="l01547"></a><span class="lineno"> 1547</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01548"></a><span class="lineno"> 1548</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01549"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a4c4a75a19850ceb2bac17898a205ae70"> 1549</a></span>&#160;<a class="code" href="classFullO3CPU.html#a4c4a75a19850ceb2bac17898a205ae70">FullO3CPU&lt;Impl&gt;::removeInstsNotInROB</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l01550"></a><span class="lineno"> 1550</span>&#160;{</div><div class="line"><a name="l01551"></a><span class="lineno"> 1551</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classFullO3CPU.html#a221dd1332d5a3c726842a1a2552bda03">O3CPU</a>, <span class="stringliteral">&quot;Thread %i: Deleting instructions from instruction&quot;</span></div><div class="line"><a name="l01552"></a><span class="lineno"> 1552</span>&#160;            <span class="stringliteral">&quot; list.\n&quot;</span>, tid);</div><div class="line"><a name="l01553"></a><span class="lineno"> 1553</span>&#160;</div><div class="line"><a name="l01554"></a><span class="lineno"> 1554</span>&#160;    <a class="code" href="classFullO3CPU.html#a1179a5f842020b1d5418e86fe82eeea4">ListIt</a> end_it;</div><div class="line"><a name="l01555"></a><span class="lineno"> 1555</span>&#160;</div><div class="line"><a name="l01556"></a><span class="lineno"> 1556</span>&#160;    <span class="keywordtype">bool</span> rob_empty = <span class="keyword">false</span>;</div><div class="line"><a name="l01557"></a><span class="lineno"> 1557</span>&#160;</div><div class="line"><a name="l01558"></a><span class="lineno"> 1558</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classFullO3CPU.html#a58656f4c3813c15a81d344c9167f0cb5">instList</a>.empty()) {</div><div class="line"><a name="l01559"></a><span class="lineno"> 1559</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l01560"></a><span class="lineno"> 1560</span>&#160;    } <span class="keywordflow">else</span> <span class="keywordflow">if</span> (<a class="code" href="classFullO3CPU.html#a19250de6ded2e0cb43fa89922808945f">rob</a>.isEmpty(tid)) {</div><div class="line"><a name="l01561"></a><span class="lineno"> 1561</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classFullO3CPU.html#a221dd1332d5a3c726842a1a2552bda03">O3CPU</a>, <span class="stringliteral">&quot;ROB is empty, squashing all insts.\n&quot;</span>);</div><div class="line"><a name="l01562"></a><span class="lineno"> 1562</span>&#160;        end_it = <a class="code" href="classFullO3CPU.html#a58656f4c3813c15a81d344c9167f0cb5">instList</a>.begin();</div><div class="line"><a name="l01563"></a><span class="lineno"> 1563</span>&#160;        rob_empty = <span class="keyword">true</span>;</div><div class="line"><a name="l01564"></a><span class="lineno"> 1564</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01565"></a><span class="lineno"> 1565</span>&#160;        end_it = (<a class="code" href="classFullO3CPU.html#a19250de6ded2e0cb43fa89922808945f">rob</a>.readTailInst(tid))-&gt;getInstListIt();</div><div class="line"><a name="l01566"></a><span class="lineno"> 1566</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classFullO3CPU.html#a221dd1332d5a3c726842a1a2552bda03">O3CPU</a>, <span class="stringliteral">&quot;ROB is not empty, squashing insts not in ROB.\n&quot;</span>);</div><div class="line"><a name="l01567"></a><span class="lineno"> 1567</span>&#160;    }</div><div class="line"><a name="l01568"></a><span class="lineno"> 1568</span>&#160;</div><div class="line"><a name="l01569"></a><span class="lineno"> 1569</span>&#160;    <a class="code" href="classFullO3CPU.html#a760b07650452a555d057975eb57236cb">removeInstsThisCycle</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l01570"></a><span class="lineno"> 1570</span>&#160;</div><div class="line"><a name="l01571"></a><span class="lineno"> 1571</span>&#160;    <a class="code" href="classFullO3CPU.html#a1179a5f842020b1d5418e86fe82eeea4">ListIt</a> inst_it = <a class="code" href="classFullO3CPU.html#a58656f4c3813c15a81d344c9167f0cb5">instList</a>.end();</div><div class="line"><a name="l01572"></a><span class="lineno"> 1572</span>&#160;</div><div class="line"><a name="l01573"></a><span class="lineno"> 1573</span>&#160;    inst_it--;</div><div class="line"><a name="l01574"></a><span class="lineno"> 1574</span>&#160;</div><div class="line"><a name="l01575"></a><span class="lineno"> 1575</span>&#160;    <span class="comment">// Walk through the instruction list, removing any instructions</span></div><div class="line"><a name="l01576"></a><span class="lineno"> 1576</span>&#160;    <span class="comment">// that were inserted after the given instruction iterator, end_it.</span></div><div class="line"><a name="l01577"></a><span class="lineno"> 1577</span>&#160;    <span class="keywordflow">while</span> (inst_it != end_it) {</div><div class="line"><a name="l01578"></a><span class="lineno"> 1578</span>&#160;        assert(!<a class="code" href="classFullO3CPU.html#a58656f4c3813c15a81d344c9167f0cb5">instList</a>.empty());</div><div class="line"><a name="l01579"></a><span class="lineno"> 1579</span>&#160;</div><div class="line"><a name="l01580"></a><span class="lineno"> 1580</span>&#160;        <a class="code" href="classFullO3CPU.html#ae20717e592333c6dd062482e9c61ab69">squashInstIt</a>(inst_it, tid);</div><div class="line"><a name="l01581"></a><span class="lineno"> 1581</span>&#160;</div><div class="line"><a name="l01582"></a><span class="lineno"> 1582</span>&#160;        inst_it--;</div><div class="line"><a name="l01583"></a><span class="lineno"> 1583</span>&#160;    }</div><div class="line"><a name="l01584"></a><span class="lineno"> 1584</span>&#160;</div><div class="line"><a name="l01585"></a><span class="lineno"> 1585</span>&#160;    <span class="comment">// If the ROB was empty, then we actually need to remove the first</span></div><div class="line"><a name="l01586"></a><span class="lineno"> 1586</span>&#160;    <span class="comment">// instruction as well.</span></div><div class="line"><a name="l01587"></a><span class="lineno"> 1587</span>&#160;    <span class="keywordflow">if</span> (rob_empty) {</div><div class="line"><a name="l01588"></a><span class="lineno"> 1588</span>&#160;        <a class="code" href="classFullO3CPU.html#ae20717e592333c6dd062482e9c61ab69">squashInstIt</a>(inst_it, tid);</div><div class="line"><a name="l01589"></a><span class="lineno"> 1589</span>&#160;    }</div><div class="line"><a name="l01590"></a><span class="lineno"> 1590</span>&#160;}</div><div class="line"><a name="l01591"></a><span class="lineno"> 1591</span>&#160;</div><div class="line"><a name="l01592"></a><span class="lineno"> 1592</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01593"></a><span class="lineno"> 1593</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01594"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a2423dcebe298a321d84660d3b1a44710"> 1594</a></span>&#160;<a class="code" href="classFullO3CPU.html#a2423dcebe298a321d84660d3b1a44710">FullO3CPU&lt;Impl&gt;::removeInstsUntil</a>(<span class="keyword">const</span> <a class="code" href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a> &amp;seq_num, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l01595"></a><span class="lineno"> 1595</span>&#160;{</div><div class="line"><a name="l01596"></a><span class="lineno"> 1596</span>&#160;    assert(!<a class="code" href="classFullO3CPU.html#a58656f4c3813c15a81d344c9167f0cb5">instList</a>.empty());</div><div class="line"><a name="l01597"></a><span class="lineno"> 1597</span>&#160;</div><div class="line"><a name="l01598"></a><span class="lineno"> 1598</span>&#160;    <a class="code" href="classFullO3CPU.html#a760b07650452a555d057975eb57236cb">removeInstsThisCycle</a> = <span class="keyword">true</span>;</div><div class="line"><a name="l01599"></a><span class="lineno"> 1599</span>&#160;</div><div class="line"><a name="l01600"></a><span class="lineno"> 1600</span>&#160;    <a class="code" href="classFullO3CPU.html#a1179a5f842020b1d5418e86fe82eeea4">ListIt</a> inst_iter = <a class="code" href="classFullO3CPU.html#a58656f4c3813c15a81d344c9167f0cb5">instList</a>.end();</div><div class="line"><a name="l01601"></a><span class="lineno"> 1601</span>&#160;</div><div class="line"><a name="l01602"></a><span class="lineno"> 1602</span>&#160;    inst_iter--;</div><div class="line"><a name="l01603"></a><span class="lineno"> 1603</span>&#160;</div><div class="line"><a name="l01604"></a><span class="lineno"> 1604</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classFullO3CPU.html#a221dd1332d5a3c726842a1a2552bda03">O3CPU</a>, <span class="stringliteral">&quot;Deleting instructions from instruction &quot;</span></div><div class="line"><a name="l01605"></a><span class="lineno"> 1605</span>&#160;            <span class="stringliteral">&quot;list that are from [tid:%i] and above [sn:%lli] (end=%lli).\n&quot;</span>,</div><div class="line"><a name="l01606"></a><span class="lineno"> 1606</span>&#160;            tid, seq_num, (*inst_iter)-&gt;seqNum);</div><div class="line"><a name="l01607"></a><span class="lineno"> 1607</span>&#160;</div><div class="line"><a name="l01608"></a><span class="lineno"> 1608</span>&#160;    <span class="keywordflow">while</span> ((*inst_iter)-&gt;seqNum &gt; seq_num) {</div><div class="line"><a name="l01609"></a><span class="lineno"> 1609</span>&#160;</div><div class="line"><a name="l01610"></a><span class="lineno"> 1610</span>&#160;        <span class="keywordtype">bool</span> break_loop = (inst_iter == <a class="code" href="classFullO3CPU.html#a58656f4c3813c15a81d344c9167f0cb5">instList</a>.begin());</div><div class="line"><a name="l01611"></a><span class="lineno"> 1611</span>&#160;</div><div class="line"><a name="l01612"></a><span class="lineno"> 1612</span>&#160;        <a class="code" href="classFullO3CPU.html#ae20717e592333c6dd062482e9c61ab69">squashInstIt</a>(inst_iter, tid);</div><div class="line"><a name="l01613"></a><span class="lineno"> 1613</span>&#160;</div><div class="line"><a name="l01614"></a><span class="lineno"> 1614</span>&#160;        inst_iter--;</div><div class="line"><a name="l01615"></a><span class="lineno"> 1615</span>&#160;</div><div class="line"><a name="l01616"></a><span class="lineno"> 1616</span>&#160;        <span class="keywordflow">if</span> (break_loop)</div><div class="line"><a name="l01617"></a><span class="lineno"> 1617</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l01618"></a><span class="lineno"> 1618</span>&#160;    }</div><div class="line"><a name="l01619"></a><span class="lineno"> 1619</span>&#160;}</div><div class="line"><a name="l01620"></a><span class="lineno"> 1620</span>&#160;</div><div class="line"><a name="l01621"></a><span class="lineno"> 1621</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01622"></a><span class="lineno"> 1622</span>&#160;<span class="keyword">inline</span> <span class="keywordtype">void</span></div><div class="line"><a name="l01623"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#ae20717e592333c6dd062482e9c61ab69"> 1623</a></span>&#160;<a class="code" href="classFullO3CPU.html#ae20717e592333c6dd062482e9c61ab69">FullO3CPU&lt;Impl&gt;::squashInstIt</a>(<span class="keyword">const</span> <a class="code" href="classFullO3CPU.html#a1179a5f842020b1d5418e86fe82eeea4">ListIt</a> &amp;instIt, <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l01624"></a><span class="lineno"> 1624</span>&#160;{</div><div class="line"><a name="l01625"></a><span class="lineno"> 1625</span>&#160;    <span class="keywordflow">if</span> ((*instIt)-&gt;threadNumber == tid) {</div><div class="line"><a name="l01626"></a><span class="lineno"> 1626</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classFullO3CPU.html#a221dd1332d5a3c726842a1a2552bda03">O3CPU</a>, <span class="stringliteral">&quot;Squashing instruction, &quot;</span></div><div class="line"><a name="l01627"></a><span class="lineno"> 1627</span>&#160;                <span class="stringliteral">&quot;[tid:%i] [sn:%lli] PC %s\n&quot;</span>,</div><div class="line"><a name="l01628"></a><span class="lineno"> 1628</span>&#160;                (*instIt)-&gt;threadNumber,</div><div class="line"><a name="l01629"></a><span class="lineno"> 1629</span>&#160;                (*instIt)-&gt;seqNum,</div><div class="line"><a name="l01630"></a><span class="lineno"> 1630</span>&#160;                (*instIt)-&gt;pcState());</div><div class="line"><a name="l01631"></a><span class="lineno"> 1631</span>&#160;</div><div class="line"><a name="l01632"></a><span class="lineno"> 1632</span>&#160;        <span class="comment">// Mark it as squashed.</span></div><div class="line"><a name="l01633"></a><span class="lineno"> 1633</span>&#160;        (*instIt)-&gt;setSquashed();</div><div class="line"><a name="l01634"></a><span class="lineno"> 1634</span>&#160;</div><div class="line"><a name="l01635"></a><span class="lineno"> 1635</span>&#160;        <span class="comment">// @todo: Formulate a consistent method for deleting</span></div><div class="line"><a name="l01636"></a><span class="lineno"> 1636</span>&#160;        <span class="comment">// instructions from the instruction list</span></div><div class="line"><a name="l01637"></a><span class="lineno"> 1637</span>&#160;        <span class="comment">// Remove the instruction from the list.</span></div><div class="line"><a name="l01638"></a><span class="lineno"> 1638</span>&#160;        <a class="code" href="classFullO3CPU.html#a8aee41b817feb30e44a6bc784ea3838d">removeList</a>.push(instIt);</div><div class="line"><a name="l01639"></a><span class="lineno"> 1639</span>&#160;    }</div><div class="line"><a name="l01640"></a><span class="lineno"> 1640</span>&#160;}</div><div class="line"><a name="l01641"></a><span class="lineno"> 1641</span>&#160;</div><div class="line"><a name="l01642"></a><span class="lineno"> 1642</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01643"></a><span class="lineno"> 1643</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01644"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a1126ca457670b4bb8058bcfdb6329e9f"> 1644</a></span>&#160;<a class="code" href="classFullO3CPU.html#a1126ca457670b4bb8058bcfdb6329e9f">FullO3CPU&lt;Impl&gt;::cleanUpRemovedInsts</a>()</div><div class="line"><a name="l01645"></a><span class="lineno"> 1645</span>&#160;{</div><div class="line"><a name="l01646"></a><span class="lineno"> 1646</span>&#160;    <span class="keywordflow">while</span> (!<a class="code" href="classFullO3CPU.html#a8aee41b817feb30e44a6bc784ea3838d">removeList</a>.empty()) {</div><div class="line"><a name="l01647"></a><span class="lineno"> 1647</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classFullO3CPU.html#a221dd1332d5a3c726842a1a2552bda03">O3CPU</a>, <span class="stringliteral">&quot;Removing instruction, &quot;</span></div><div class="line"><a name="l01648"></a><span class="lineno"> 1648</span>&#160;                <span class="stringliteral">&quot;[tid:%i] [sn:%lli] PC %s\n&quot;</span>,</div><div class="line"><a name="l01649"></a><span class="lineno"> 1649</span>&#160;                (*<a class="code" href="classFullO3CPU.html#a8aee41b817feb30e44a6bc784ea3838d">removeList</a>.front())-&gt;threadNumber,</div><div class="line"><a name="l01650"></a><span class="lineno"> 1650</span>&#160;                (*<a class="code" href="classFullO3CPU.html#a8aee41b817feb30e44a6bc784ea3838d">removeList</a>.front())-&gt;seqNum,</div><div class="line"><a name="l01651"></a><span class="lineno"> 1651</span>&#160;                (*<a class="code" href="classFullO3CPU.html#a8aee41b817feb30e44a6bc784ea3838d">removeList</a>.front())-&gt;<a class="code" href="classFullO3CPU.html#acf220177112c167381e1368c74641671">pcState</a>());</div><div class="line"><a name="l01652"></a><span class="lineno"> 1652</span>&#160;</div><div class="line"><a name="l01653"></a><span class="lineno"> 1653</span>&#160;        <a class="code" href="classFullO3CPU.html#a58656f4c3813c15a81d344c9167f0cb5">instList</a>.erase(<a class="code" href="classFullO3CPU.html#a8aee41b817feb30e44a6bc784ea3838d">removeList</a>.front());</div><div class="line"><a name="l01654"></a><span class="lineno"> 1654</span>&#160;</div><div class="line"><a name="l01655"></a><span class="lineno"> 1655</span>&#160;        <a class="code" href="classFullO3CPU.html#a8aee41b817feb30e44a6bc784ea3838d">removeList</a>.pop();</div><div class="line"><a name="l01656"></a><span class="lineno"> 1656</span>&#160;    }</div><div class="line"><a name="l01657"></a><span class="lineno"> 1657</span>&#160;</div><div class="line"><a name="l01658"></a><span class="lineno"> 1658</span>&#160;    <a class="code" href="classFullO3CPU.html#a760b07650452a555d057975eb57236cb">removeInstsThisCycle</a> = <span class="keyword">false</span>;</div><div class="line"><a name="l01659"></a><span class="lineno"> 1659</span>&#160;}</div><div class="line"><a name="l01660"></a><span class="lineno"> 1660</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01661"></a><span class="lineno"> 1661</span>&#160;<span class="comment">template &lt;class Impl&gt;</span></div><div class="line"><a name="l01662"></a><span class="lineno"> 1662</span>&#160;<span class="comment">void</span></div><div class="line"><a name="l01663"></a><span class="lineno"> 1663</span>&#160;<span class="comment">FullO3CPU&lt;Impl&gt;::removeAllInsts()</span></div><div class="line"><a name="l01664"></a><span class="lineno"> 1664</span>&#160;<span class="comment">{</span></div><div class="line"><a name="l01665"></a><span class="lineno"> 1665</span>&#160;<span class="comment">    instList.clear();</span></div><div class="line"><a name="l01666"></a><span class="lineno"> 1666</span>&#160;<span class="comment">}</span></div><div class="line"><a name="l01667"></a><span class="lineno"> 1667</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01668"></a><span class="lineno"> 1668</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01669"></a><span class="lineno"> 1669</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01670"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a170e3e064c73e8afe41a0297a878dc06"> 1670</a></span>&#160;<a class="code" href="classFullO3CPU.html#a170e3e064c73e8afe41a0297a878dc06">FullO3CPU&lt;Impl&gt;::dumpInsts</a>()</div><div class="line"><a name="l01671"></a><span class="lineno"> 1671</span>&#160;{</div><div class="line"><a name="l01672"></a><span class="lineno"> 1672</span>&#160;    <span class="keywordtype">int</span> num = 0;</div><div class="line"><a name="l01673"></a><span class="lineno"> 1673</span>&#160;</div><div class="line"><a name="l01674"></a><span class="lineno"> 1674</span>&#160;    <a class="code" href="classFullO3CPU.html#a1179a5f842020b1d5418e86fe82eeea4">ListIt</a> inst_list_it = <a class="code" href="classFullO3CPU.html#a58656f4c3813c15a81d344c9167f0cb5">instList</a>.begin();</div><div class="line"><a name="l01675"></a><span class="lineno"> 1675</span>&#160;</div><div class="line"><a name="l01676"></a><span class="lineno"> 1676</span>&#160;    <a class="code" href="cprintf_8hh.html#afff2e732832f51f2e1fedb637e61fc76">cprintf</a>(<span class="stringliteral">&quot;Dumping Instruction List\n&quot;</span>);</div><div class="line"><a name="l01677"></a><span class="lineno"> 1677</span>&#160;</div><div class="line"><a name="l01678"></a><span class="lineno"> 1678</span>&#160;    <span class="keywordflow">while</span> (inst_list_it != <a class="code" href="classFullO3CPU.html#a58656f4c3813c15a81d344c9167f0cb5">instList</a>.end()) {</div><div class="line"><a name="l01679"></a><span class="lineno"> 1679</span>&#160;        <a class="code" href="cprintf_8hh.html#afff2e732832f51f2e1fedb637e61fc76">cprintf</a>(<span class="stringliteral">&quot;Instruction:%i\nPC:%#x\n[tid:%i]\n[sn:%lli]\nIssued:%i\n&quot;</span></div><div class="line"><a name="l01680"></a><span class="lineno"> 1680</span>&#160;                <span class="stringliteral">&quot;Squashed:%i\n\n&quot;</span>,</div><div class="line"><a name="l01681"></a><span class="lineno"> 1681</span>&#160;                num, (*inst_list_it)-&gt;instAddr(), (*inst_list_it)-&gt;threadNumber,</div><div class="line"><a name="l01682"></a><span class="lineno"> 1682</span>&#160;                (*inst_list_it)-&gt;seqNum, (*inst_list_it)-&gt;isIssued(),</div><div class="line"><a name="l01683"></a><span class="lineno"> 1683</span>&#160;                (*inst_list_it)-&gt;isSquashed());</div><div class="line"><a name="l01684"></a><span class="lineno"> 1684</span>&#160;        inst_list_it++;</div><div class="line"><a name="l01685"></a><span class="lineno"> 1685</span>&#160;        ++num;</div><div class="line"><a name="l01686"></a><span class="lineno"> 1686</span>&#160;    }</div><div class="line"><a name="l01687"></a><span class="lineno"> 1687</span>&#160;}</div><div class="line"><a name="l01688"></a><span class="lineno"> 1688</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l01689"></a><span class="lineno"> 1689</span>&#160;<span class="comment">template &lt;class Impl&gt;</span></div><div class="line"><a name="l01690"></a><span class="lineno"> 1690</span>&#160;<span class="comment">void</span></div><div class="line"><a name="l01691"></a><span class="lineno"> 1691</span>&#160;<span class="comment">FullO3CPU&lt;Impl&gt;::wakeDependents(const DynInstPtr &amp;inst)</span></div><div class="line"><a name="l01692"></a><span class="lineno"> 1692</span>&#160;<span class="comment">{</span></div><div class="line"><a name="l01693"></a><span class="lineno"> 1693</span>&#160;<span class="comment">    iew.wakeDependents(inst);</span></div><div class="line"><a name="l01694"></a><span class="lineno"> 1694</span>&#160;<span class="comment">}</span></div><div class="line"><a name="l01695"></a><span class="lineno"> 1695</span>&#160;<span class="comment">*/</span></div><div class="line"><a name="l01696"></a><span class="lineno"> 1696</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01697"></a><span class="lineno"> 1697</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01698"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a350bebe8d950648946e46482353208d5"> 1698</a></span>&#160;<a class="code" href="classFullO3CPU.html#a350bebe8d950648946e46482353208d5">FullO3CPU&lt;Impl&gt;::wakeCPU</a>()</div><div class="line"><a name="l01699"></a><span class="lineno"> 1699</span>&#160;{</div><div class="line"><a name="l01700"></a><span class="lineno"> 1700</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classFullO3CPU.html#aff35d813ef6b7d0891f5303dd30f71fb">activityRec</a>.<a class="code" href="classActivityRecorder.html#a15680655b8e19e88b2e2bf1c4416448e">active</a>() || <a class="code" href="classFullO3CPU.html#af6b5320ef3fcd8efd18ab8137a05ddd1">tickEvent</a>.<a class="code" href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">scheduled</a>()) {</div><div class="line"><a name="l01701"></a><span class="lineno"> 1701</span>&#160;        <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Activity, <span class="stringliteral">&quot;CPU already running.\n&quot;</span>);</div><div class="line"><a name="l01702"></a><span class="lineno"> 1702</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l01703"></a><span class="lineno"> 1703</span>&#160;    }</div><div class="line"><a name="l01704"></a><span class="lineno"> 1704</span>&#160;</div><div class="line"><a name="l01705"></a><span class="lineno"> 1705</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Activity, <span class="stringliteral">&quot;Waking up CPU\n&quot;</span>);</div><div class="line"><a name="l01706"></a><span class="lineno"> 1706</span>&#160;</div><div class="line"><a name="l01707"></a><span class="lineno"> 1707</span>&#160;    <a class="code" href="classCycles.html">Cycles</a> cycles(<a class="code" href="classClocked.html#a069f191370db82454b84e131ac5b54c5">curCycle</a>() - <a class="code" href="classFullO3CPU.html#a9e44324b3d49c98c5065f81edbc50bf4">lastRunningCycle</a>);</div><div class="line"><a name="l01708"></a><span class="lineno"> 1708</span>&#160;    <span class="comment">// @todo: This is an oddity that is only here to match the stats</span></div><div class="line"><a name="l01709"></a><span class="lineno"> 1709</span>&#160;    <span class="keywordflow">if</span> (cycles &gt; 1) {</div><div class="line"><a name="l01710"></a><span class="lineno"> 1710</span>&#160;        --cycles;</div><div class="line"><a name="l01711"></a><span class="lineno"> 1711</span>&#160;        <a class="code" href="classFullO3CPU.html#a048ad7a9769733fd6182f3f65f8a09db">idleCycles</a> += cycles;</div><div class="line"><a name="l01712"></a><span class="lineno"> 1712</span>&#160;        <a class="code" href="classBaseCPU.html#a205aff3cc2e726632f492ccd4f45d3ca">numCycles</a> += cycles;</div><div class="line"><a name="l01713"></a><span class="lineno"> 1713</span>&#160;    }</div><div class="line"><a name="l01714"></a><span class="lineno"> 1714</span>&#160;</div><div class="line"><a name="l01715"></a><span class="lineno"> 1715</span>&#160;    <a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(<a class="code" href="classFullO3CPU.html#af6b5320ef3fcd8efd18ab8137a05ddd1">tickEvent</a>, <a class="code" href="classClocked.html#a082ec89d11f90b11b91ba7876040e41e">clockEdge</a>());</div><div class="line"><a name="l01716"></a><span class="lineno"> 1716</span>&#160;}</div><div class="line"><a name="l01717"></a><span class="lineno"> 1717</span>&#160;</div><div class="line"><a name="l01718"></a><span class="lineno"> 1718</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01719"></a><span class="lineno"> 1719</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01720"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a2e714d61b09f1b23d458f4bf4c05ba24"> 1720</a></span>&#160;<a class="code" href="classFullO3CPU.html#a2e714d61b09f1b23d458f4bf4c05ba24">FullO3CPU&lt;Impl&gt;::wakeup</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l01721"></a><span class="lineno"> 1721</span>&#160;{</div><div class="line"><a name="l01722"></a><span class="lineno"> 1722</span>&#160;    <span class="keywordflow">if</span> (this-&gt;<a class="code" href="classFullO3CPU.html#a7f17fe63fe2de029205b0d408b2cb572">thread</a>[tid]-&gt;<a class="code" href="namespaceArmISA.html#ab7583452c2328b9aaf5982ce3225554a">status</a>() != <a class="code" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7a22e910bf968e46f119def273b5875dfe">ThreadContext::Suspended</a>)</div><div class="line"><a name="l01723"></a><span class="lineno"> 1723</span>&#160;        <span class="keywordflow">return</span>;</div><div class="line"><a name="l01724"></a><span class="lineno"> 1724</span>&#160;</div><div class="line"><a name="l01725"></a><span class="lineno"> 1725</span>&#160;    this-&gt;<a class="code" href="classFullO3CPU.html#a350bebe8d950648946e46482353208d5">wakeCPU</a>();</div><div class="line"><a name="l01726"></a><span class="lineno"> 1726</span>&#160;</div><div class="line"><a name="l01727"></a><span class="lineno"> 1727</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(Quiesce, <span class="stringliteral">&quot;Suspended Processor woken\n&quot;</span>);</div><div class="line"><a name="l01728"></a><span class="lineno"> 1728</span>&#160;    this-&gt;<a class="code" href="classBaseCPU.html#a22178d56f16f4d27c17453771f334a88">threadContexts</a>[tid]-&gt;activate();</div><div class="line"><a name="l01729"></a><span class="lineno"> 1729</span>&#160;}</div><div class="line"><a name="l01730"></a><span class="lineno"> 1730</span>&#160;</div><div class="line"><a name="l01731"></a><span class="lineno"> 1731</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01732"></a><span class="lineno"> 1732</span>&#160;<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a></div><div class="line"><a name="l01733"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#aeb860f2b8fbd357e51b4ff918abfada9"> 1733</a></span>&#160;<a class="code" href="classFullO3CPU.html#aeb860f2b8fbd357e51b4ff918abfada9">FullO3CPU&lt;Impl&gt;::getFreeTid</a>()</div><div class="line"><a name="l01734"></a><span class="lineno"> 1734</span>&#160;{</div><div class="line"><a name="l01735"></a><span class="lineno"> 1735</span>&#160;    <span class="keywordflow">for</span> (<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid = 0; tid &lt; <a class="code" href="classBaseCPU.html#a7c1d0eec4075862b04e96cad7a82799d">numThreads</a>; tid++) {</div><div class="line"><a name="l01736"></a><span class="lineno"> 1736</span>&#160;        <span class="keywordflow">if</span> (!<a class="code" href="classFullO3CPU.html#afa4cfa3556bc2cce3a525ef065b9add8">tids</a>[tid]) {</div><div class="line"><a name="l01737"></a><span class="lineno"> 1737</span>&#160;            <a class="code" href="classFullO3CPU.html#afa4cfa3556bc2cce3a525ef065b9add8">tids</a>[tid] = <span class="keyword">true</span>;</div><div class="line"><a name="l01738"></a><span class="lineno"> 1738</span>&#160;            <span class="keywordflow">return</span> tid;</div><div class="line"><a name="l01739"></a><span class="lineno"> 1739</span>&#160;        }</div><div class="line"><a name="l01740"></a><span class="lineno"> 1740</span>&#160;    }</div><div class="line"><a name="l01741"></a><span class="lineno"> 1741</span>&#160;</div><div class="line"><a name="l01742"></a><span class="lineno"> 1742</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="base_2types_8hh.html#a192b210a26f038691d0f095d85dc0953">InvalidThreadID</a>;</div><div class="line"><a name="l01743"></a><span class="lineno"> 1743</span>&#160;}</div><div class="line"><a name="l01744"></a><span class="lineno"> 1744</span>&#160;</div><div class="line"><a name="l01745"></a><span class="lineno"> 1745</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01746"></a><span class="lineno"> 1746</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01747"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a569a77e072ba8b79375ea9da20130a83"> 1747</a></span>&#160;<a class="code" href="classFullO3CPU.html#a569a77e072ba8b79375ea9da20130a83">FullO3CPU&lt;Impl&gt;::updateThreadPriority</a>()</div><div class="line"><a name="l01748"></a><span class="lineno"> 1748</span>&#160;{</div><div class="line"><a name="l01749"></a><span class="lineno"> 1749</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="classFullO3CPU.html#ac10cf61c741e5ff2ee0ba36a0e6b4b2f">activeThreads</a>.size() &gt; 1) {</div><div class="line"><a name="l01750"></a><span class="lineno"> 1750</span>&#160;        <span class="comment">//DEFAULT TO ROUND ROBIN SCHEME</span></div><div class="line"><a name="l01751"></a><span class="lineno"> 1751</span>&#160;        <span class="comment">//e.g. Move highest priority to end of thread list</span></div><div class="line"><a name="l01752"></a><span class="lineno"> 1752</span>&#160;        <a class="code" href="classstd_1_1list.html">list&lt;ThreadID&gt;::iterator</a> list_begin = <a class="code" href="classFullO3CPU.html#ac10cf61c741e5ff2ee0ba36a0e6b4b2f">activeThreads</a>.begin();</div><div class="line"><a name="l01753"></a><span class="lineno"> 1753</span>&#160;</div><div class="line"><a name="l01754"></a><span class="lineno"> 1754</span>&#160;        <span class="keywordtype">unsigned</span> high_thread = *list_begin;</div><div class="line"><a name="l01755"></a><span class="lineno"> 1755</span>&#160;</div><div class="line"><a name="l01756"></a><span class="lineno"> 1756</span>&#160;        <a class="code" href="classFullO3CPU.html#ac10cf61c741e5ff2ee0ba36a0e6b4b2f">activeThreads</a>.erase(list_begin);</div><div class="line"><a name="l01757"></a><span class="lineno"> 1757</span>&#160;</div><div class="line"><a name="l01758"></a><span class="lineno"> 1758</span>&#160;        <a class="code" href="classFullO3CPU.html#ac10cf61c741e5ff2ee0ba36a0e6b4b2f">activeThreads</a>.push_back(high_thread);</div><div class="line"><a name="l01759"></a><span class="lineno"> 1759</span>&#160;    }</div><div class="line"><a name="l01760"></a><span class="lineno"> 1760</span>&#160;}</div><div class="line"><a name="l01761"></a><span class="lineno"> 1761</span>&#160;</div><div class="line"><a name="l01762"></a><span class="lineno"> 1762</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01763"></a><span class="lineno"> 1763</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01764"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#aa99e43829cce15646b95635a71aac0b2"> 1764</a></span>&#160;<a class="code" href="classFullO3CPU.html#aa99e43829cce15646b95635a71aac0b2">FullO3CPU&lt;Impl&gt;::addThreadToExitingList</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l01765"></a><span class="lineno"> 1765</span>&#160;{</div><div class="line"><a name="l01766"></a><span class="lineno"> 1766</span>&#160;    <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classFullO3CPU.html#a221dd1332d5a3c726842a1a2552bda03">O3CPU</a>, <span class="stringliteral">&quot;Thread %d is inserted to exitingThreads list\n&quot;</span>, tid);</div><div class="line"><a name="l01767"></a><span class="lineno"> 1767</span>&#160;</div><div class="line"><a name="l01768"></a><span class="lineno"> 1768</span>&#160;    <span class="comment">// the thread trying to exit can&#39;t be already halted</span></div><div class="line"><a name="l01769"></a><span class="lineno"> 1769</span>&#160;    assert(<a class="code" href="classFullO3CPU.html#a01b8b594f65b6927e52cc698982c6f49">tcBase</a>(tid)-&gt;<a class="code" href="namespaceArmISA.html#ab7583452c2328b9aaf5982ce3225554a">status</a>() != <a class="code" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7a48c84e327dc1e92883d25b768ae191e9">ThreadContext::Halted</a>);</div><div class="line"><a name="l01770"></a><span class="lineno"> 1770</span>&#160;</div><div class="line"><a name="l01771"></a><span class="lineno"> 1771</span>&#160;    <span class="comment">// make sure the thread has not been added to the list yet</span></div><div class="line"><a name="l01772"></a><span class="lineno"> 1772</span>&#160;    assert(<a class="code" href="classFullO3CPU.html#a39493fc847257f9ae11ff3ee99d9190a">exitingThreads</a>.count(tid) == 0);</div><div class="line"><a name="l01773"></a><span class="lineno"> 1773</span>&#160;</div><div class="line"><a name="l01774"></a><span class="lineno"> 1774</span>&#160;    <span class="comment">// add the thread to exitingThreads list to mark that this thread is</span></div><div class="line"><a name="l01775"></a><span class="lineno"> 1775</span>&#160;    <span class="comment">// trying to exit. The boolean value in the pair denotes if a thread is</span></div><div class="line"><a name="l01776"></a><span class="lineno"> 1776</span>&#160;    <span class="comment">// ready to exit. The thread is not ready to exit until the corresponding</span></div><div class="line"><a name="l01777"></a><span class="lineno"> 1777</span>&#160;    <span class="comment">// exit trap event is processed in the future. Until then, it&#39;ll be still</span></div><div class="line"><a name="l01778"></a><span class="lineno"> 1778</span>&#160;    <span class="comment">// an active thread that is trying to exit.</span></div><div class="line"><a name="l01779"></a><span class="lineno"> 1779</span>&#160;    <a class="code" href="classFullO3CPU.html#a39493fc847257f9ae11ff3ee99d9190a">exitingThreads</a>.emplace(std::make_pair(tid, <span class="keyword">false</span>));</div><div class="line"><a name="l01780"></a><span class="lineno"> 1780</span>&#160;}</div><div class="line"><a name="l01781"></a><span class="lineno"> 1781</span>&#160;</div><div class="line"><a name="l01782"></a><span class="lineno"> 1782</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01783"></a><span class="lineno"> 1783</span>&#160;<span class="keywordtype">bool</span></div><div class="line"><a name="l01784"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#afdb35f7be9883d936a1c7dec9c97934d"> 1784</a></span>&#160;<a class="code" href="classFullO3CPU.html#afdb35f7be9883d936a1c7dec9c97934d">FullO3CPU&lt;Impl&gt;::isThreadExiting</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)<span class="keyword"> const</span></div><div class="line"><a name="l01785"></a><span class="lineno"> 1785</span>&#160;<span class="keyword"></span>{</div><div class="line"><a name="l01786"></a><span class="lineno"> 1786</span>&#160;    <span class="keywordflow">return</span> <a class="code" href="classFullO3CPU.html#a39493fc847257f9ae11ff3ee99d9190a">exitingThreads</a>.count(tid) == 1;</div><div class="line"><a name="l01787"></a><span class="lineno"> 1787</span>&#160;}</div><div class="line"><a name="l01788"></a><span class="lineno"> 1788</span>&#160;</div><div class="line"><a name="l01789"></a><span class="lineno"> 1789</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01790"></a><span class="lineno"> 1790</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01791"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#a676bc7a6599e96a70dcfffe643a7f9f6"> 1791</a></span>&#160;<a class="code" href="classFullO3CPU.html#a676bc7a6599e96a70dcfffe643a7f9f6">FullO3CPU&lt;Impl&gt;::scheduleThreadExitEvent</a>(<a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> tid)</div><div class="line"><a name="l01792"></a><span class="lineno"> 1792</span>&#160;{</div><div class="line"><a name="l01793"></a><span class="lineno"> 1793</span>&#160;    assert(<a class="code" href="classFullO3CPU.html#a39493fc847257f9ae11ff3ee99d9190a">exitingThreads</a>.count(tid) == 1);</div><div class="line"><a name="l01794"></a><span class="lineno"> 1794</span>&#160;</div><div class="line"><a name="l01795"></a><span class="lineno"> 1795</span>&#160;    <span class="comment">// exit trap event has been processed. Now, the thread is ready to exit</span></div><div class="line"><a name="l01796"></a><span class="lineno"> 1796</span>&#160;    <span class="comment">// and be removed from the CPU.</span></div><div class="line"><a name="l01797"></a><span class="lineno"> 1797</span>&#160;    <a class="code" href="classFullO3CPU.html#a39493fc847257f9ae11ff3ee99d9190a">exitingThreads</a>[tid] = <span class="keyword">true</span>;</div><div class="line"><a name="l01798"></a><span class="lineno"> 1798</span>&#160;</div><div class="line"><a name="l01799"></a><span class="lineno"> 1799</span>&#160;    <span class="comment">// we schedule a threadExitEvent in the next cycle to properly clean</span></div><div class="line"><a name="l01800"></a><span class="lineno"> 1800</span>&#160;    <span class="comment">// up the thread&#39;s states in the pipeline. threadExitEvent has lower</span></div><div class="line"><a name="l01801"></a><span class="lineno"> 1801</span>&#160;    <span class="comment">// priority than tickEvent, so the cleanup will happen at the very end</span></div><div class="line"><a name="l01802"></a><span class="lineno"> 1802</span>&#160;    <span class="comment">// of the next cycle after all pipeline stages complete their operations.</span></div><div class="line"><a name="l01803"></a><span class="lineno"> 1803</span>&#160;    <span class="comment">// We want all stages to complete squashing instructions before doing</span></div><div class="line"><a name="l01804"></a><span class="lineno"> 1804</span>&#160;    <span class="comment">// the cleanup.</span></div><div class="line"><a name="l01805"></a><span class="lineno"> 1805</span>&#160;    <span class="keywordflow">if</span> (!<a class="code" href="classFullO3CPU.html#a42d61f4aa510184a9924109f9110e077">threadExitEvent</a>.<a class="code" href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">scheduled</a>()) {</div><div class="line"><a name="l01806"></a><span class="lineno"> 1806</span>&#160;        <a class="code" href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">schedule</a>(<a class="code" href="classFullO3CPU.html#a42d61f4aa510184a9924109f9110e077">threadExitEvent</a>, <a class="code" href="classClocked.html#a6917375aeb29de3471027a549c7508fb">nextCycle</a>());</div><div class="line"><a name="l01807"></a><span class="lineno"> 1807</span>&#160;    }</div><div class="line"><a name="l01808"></a><span class="lineno"> 1808</span>&#160;}</div><div class="line"><a name="l01809"></a><span class="lineno"> 1809</span>&#160;</div><div class="line"><a name="l01810"></a><span class="lineno"> 1810</span>&#160;<span class="keyword">template</span> &lt;<span class="keyword">class</span> Impl&gt;</div><div class="line"><a name="l01811"></a><span class="lineno"> 1811</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l01812"></a><span class="lineno"><a class="line" href="classFullO3CPU.html#aa3cb899115fac860f17bcdd787f5f740"> 1812</a></span>&#160;<a class="code" href="classFullO3CPU.html#aa3cb899115fac860f17bcdd787f5f740">FullO3CPU&lt;Impl&gt;::exitThreads</a>()</div><div class="line"><a name="l01813"></a><span class="lineno"> 1813</span>&#160;{</div><div class="line"><a name="l01814"></a><span class="lineno"> 1814</span>&#160;    <span class="comment">// there must be at least one thread trying to exit</span></div><div class="line"><a name="l01815"></a><span class="lineno"> 1815</span>&#160;    assert(<a class="code" href="classFullO3CPU.html#a39493fc847257f9ae11ff3ee99d9190a">exitingThreads</a>.size() &gt; 0);</div><div class="line"><a name="l01816"></a><span class="lineno"> 1816</span>&#160;</div><div class="line"><a name="l01817"></a><span class="lineno"> 1817</span>&#160;    <span class="comment">// terminate all threads that are ready to exit</span></div><div class="line"><a name="l01818"></a><span class="lineno"> 1818</span>&#160;    <span class="keyword">auto</span> it = <a class="code" href="classFullO3CPU.html#a39493fc847257f9ae11ff3ee99d9190a">exitingThreads</a>.begin();</div><div class="line"><a name="l01819"></a><span class="lineno"> 1819</span>&#160;    <span class="keywordflow">while</span> (it != <a class="code" href="classFullO3CPU.html#a39493fc847257f9ae11ff3ee99d9190a">exitingThreads</a>.end()) {</div><div class="line"><a name="l01820"></a><span class="lineno"> 1820</span>&#160;        <a class="code" href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a> thread_id = it-&gt;first;</div><div class="line"><a name="l01821"></a><span class="lineno"> 1821</span>&#160;        <span class="keywordtype">bool</span> readyToExit = it-&gt;second;</div><div class="line"><a name="l01822"></a><span class="lineno"> 1822</span>&#160;</div><div class="line"><a name="l01823"></a><span class="lineno"> 1823</span>&#160;        <span class="keywordflow">if</span> (readyToExit) {</div><div class="line"><a name="l01824"></a><span class="lineno"> 1824</span>&#160;            <a class="code" href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a>(<a class="code" href="classFullO3CPU.html#a221dd1332d5a3c726842a1a2552bda03">O3CPU</a>, <span class="stringliteral">&quot;Exiting thread %d\n&quot;</span>, thread_id);</div><div class="line"><a name="l01825"></a><span class="lineno"> 1825</span>&#160;            <a class="code" href="classFullO3CPU.html#a5511278ae29df08fec5f99c1a127d897">haltContext</a>(thread_id);</div><div class="line"><a name="l01826"></a><span class="lineno"> 1826</span>&#160;            <a class="code" href="classFullO3CPU.html#a01b8b594f65b6927e52cc698982c6f49">tcBase</a>(thread_id)-&gt;<a class="code" href="classThreadContext.html#a8219da21012da41fb8e3a6b4d746d55b">setStatus</a>(<a class="code" href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7a48c84e327dc1e92883d25b768ae191e9">ThreadContext::Halted</a>);</div><div class="line"><a name="l01827"></a><span class="lineno"> 1827</span>&#160;            it = <a class="code" href="classFullO3CPU.html#a39493fc847257f9ae11ff3ee99d9190a">exitingThreads</a>.erase(it);</div><div class="line"><a name="l01828"></a><span class="lineno"> 1828</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l01829"></a><span class="lineno"> 1829</span>&#160;            it++;</div><div class="line"><a name="l01830"></a><span class="lineno"> 1830</span>&#160;        }</div><div class="line"><a name="l01831"></a><span class="lineno"> 1831</span>&#160;    }</div><div class="line"><a name="l01832"></a><span class="lineno"> 1832</span>&#160;}</div><div class="line"><a name="l01833"></a><span class="lineno"> 1833</span>&#160;</div><div class="line"><a name="l01834"></a><span class="lineno"> 1834</span>&#160;<span class="comment">// Forward declaration of FullO3CPU.</span></div><div class="line"><a name="l01835"></a><span class="lineno"> 1835</span>&#160;<span class="keyword">template</span> <span class="keyword">class </span><a class="code" href="classFullO3CPU.html">FullO3CPU&lt;O3CPUImpl&gt;</a>;</div><div class="ttc" id="classFullO3CPU_html_a7ab203e504b7e5b0bd19c981b512ff63"><div class="ttname"><a href="classFullO3CPU.html#a7ab203e504b7e5b0bd19c981b512ff63">FullO3CPU::isCpuDrained</a></div><div class="ttdeci">bool isCpuDrained() const</div><div class="ttdoc">Check if a system is in a drained state. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01046">cpu.cc:1046</a></div></div>
<div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="classFullO3CPU_html_af77f65e1134911ec1bca9897ad6c18bd"><div class="ttname"><a href="classFullO3CPU.html#af77f65e1134911ec1bca9897ad6c18bd">FullO3CPU::unserializeThread</a></div><div class="ttdeci">void unserializeThread(CheckpointIn &amp;cp, ThreadID tid) override</div><div class="ttdoc">Unserialize one thread. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l00948">cpu.cc:948</a></div></div>
<div class="ttc" id="base_2trace_8hh_html_aefe58fddf89e41edd783bf4c3e31d2c3"><div class="ttname"><a href="base_2trace_8hh.html#aefe58fddf89e41edd783bf4c3e31d2c3">DPRINTF</a></div><div class="ttdeci">#define DPRINTF(x,...)</div><div class="ttdef"><b>Definition:</b> <a href="base_2trace_8hh_source.html#l00215">trace.hh:215</a></div></div>
<div class="ttc" id="cpu_2checker_2cpu_8hh_html"><div class="ttname"><a href="cpu_2checker_2cpu_8hh.html">cpu.hh</a></div></div>
<div class="ttc" id="classFullO3CPU_html_afa4cfa3556bc2cce3a525ef065b9add8"><div class="ttname"><a href="classFullO3CPU.html#afa4cfa3556bc2cce3a525ef065b9add8">FullO3CPU::tids</a></div><div class="ttdeci">std::vector&lt; ThreadID &gt; tids</div><div class="ttdoc">Available thread ids in the cpu. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00711">cpu.hh:711</a></div></div>
<div class="ttc" id="classFullO3CPU_html_aaa7813626e9837aeef8dd504517a7317"><div class="ttname"><a href="classFullO3CPU.html#aaa7813626e9837aeef8dd504517a7317">FullO3CPU::timesIdled</a></div><div class="ttdeci">Stats::Scalar timesIdled</div><div class="ttdoc">Stat for total number of times the CPU is descheduled. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00752">cpu.hh:752</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a760b07650452a555d057975eb57236cb"><div class="ttname"><a href="classFullO3CPU.html#a760b07650452a555d057975eb57236cb">FullO3CPU::removeInstsThisCycle</a></div><div class="ttdeci">bool removeInstsThisCycle</div><div class="ttdoc">Records if instructions need to be removed this cycle due to being retired or squashed. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00556">cpu.hh:556</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a1e263fbb1cb65488acbe5b55db949fbaac88ab4a99e453b94dcc8fe3dc2f3b503"><div class="ttname"><a href="classFullO3CPU.html#a1e263fbb1cb65488acbe5b55db949fbaac88ab4a99e453b94dcc8fe3dc2f3b503">FullO3CPU::SwitchedOut</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00124">cpu.hh:124</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a280f15d1404a76b40c38a3866ebe99dd"><div class="ttname"><a href="classFullO3CPU.html#a280f15d1404a76b40c38a3866ebe99dd">FullO3CPU::setVecElem</a></div><div class="ttdeci">void setVecElem(PhysRegIdPtr reg_idx, const VecElem &amp;val)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01291">cpu.cc:1291</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a1e263fbb1cb65488acbe5b55db949fbaa0b61b787d73d856285cb0aec308d6a1c"><div class="ttname"><a href="classFullO3CPU.html#a1e263fbb1cb65488acbe5b55db949fbaa0b61b787d73d856285cb0aec308d6a1c">FullO3CPU::Running</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00120">cpu.hh:120</a></div></div>
<div class="ttc" id="classBaseCPU_html_a002284f482e065b4eeb450559c268418"><div class="ttname"><a href="classBaseCPU.html#a002284f482e065b4eeb450559c268418">BaseCPU::probeInstCommit</a></div><div class="ttdeci">virtual void probeInstCommit(const StaticInstPtr &amp;inst, Addr pc)</div><div class="ttdoc">Helper method to trigger PMU probes for a committed instruction. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8cc_source.html#l00370">base.cc:370</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a9a8e39bac375fb9c112b3741e3928fb8"><div class="ttname"><a href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a></div><div class="ttdeci">decltype(nullptr) constexpr NoFault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00245">types.hh:245</a></div></div>
<div class="ttc" id="classCycles_html"><div class="ttname"><a href="classCycles.html">Cycles</a></div><div class="ttdoc">Cycles is a wrapper class for representing cycle counts, i.e. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00083">types.hh:83</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ae81d627566e0d36a8cb0fc1fb6866b72"><div class="ttname"><a href="classFullO3CPU.html#ae81d627566e0d36a8cb0fc1fb6866b72">FullO3CPU::syscall</a></div><div class="ttdeci">void syscall(int64_t callnum, ThreadID tid, Fault *fault)</div><div class="ttdoc">Executes a syscall. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l00921">cpu.cc:921</a></div></div>
<div class="ttc" id="classFullO3CPU_html_aeb860f2b8fbd357e51b4ff918abfada9"><div class="ttname"><a href="classFullO3CPU.html#aeb860f2b8fbd357e51b4ff918abfada9">FullO3CPU::getFreeTid</a></div><div class="ttdeci">ThreadID getFreeTid()</div><div class="ttdoc">Gets a free thread id. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01733">cpu.cc:1733</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a39493fc847257f9ae11ff3ee99d9190a"><div class="ttname"><a href="classFullO3CPU.html#a39493fc847257f9ae11ff3ee99d9190a">FullO3CPU::exitingThreads</a></div><div class="ttdeci">std::unordered_map&lt; ThreadID, bool &gt; exitingThreads</div><div class="ttdoc">This is a list of threads that are trying to exit. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00600">cpu.hh:600</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a1cd4ae9030f6da5652ba5334099311c6"><div class="ttname"><a href="classFullO3CPU.html#a1cd4ae9030f6da5652ba5334099311c6">FullO3CPU::squashFromTC</a></div><div class="ttdeci">void squashFromTC(ThreadID tid)</div><div class="ttdoc">Initiates a squash of all in-flight instructions for a given thread. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01497">cpu.cc:1497</a></div></div>
<div class="ttc" id="logging_8hh_html_acad519418dbfdd70c1208711e609c80e"><div class="ttname"><a href="logging_8hh.html#acad519418dbfdd70c1208711e609c80e">fatal</a></div><div class="ttdeci">#define fatal(...)</div><div class="ttdoc">This implements a cprintf based fatal() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00175">logging.hh:175</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0a207a831a62a5c23ac4ac6405378b125e"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a207a831a62a5c23ac4ac6405378b125e">FloatRegClass</a></div><div class="ttdoc">Floating-point register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00058">reg_class.hh:58</a></div></div>
<div class="ttc" id="namespaceTheISA_html"><div class="ttname"><a href="namespaceTheISA.html">TheISA</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2decode__cache_8hh_source.html#l00039">decode_cache.hh:39</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a5f2b7550fd8023b59e0966060239dfa2"><div class="ttname"><a href="classFullO3CPU.html#a5f2b7550fd8023b59e0966060239dfa2">FullO3CPU::system</a></div><div class="ttdeci">System * system</div><div class="ttdoc">Pointer to the system. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00693">cpu.hh:693</a></div></div>
<div class="ttc" id="namespaceArmISA_html_a07402644ed55c19e1a116116c548c2ac"><div class="ttname"><a href="namespaceArmISA.html#a07402644ed55c19e1a116116c548c2ac">ArmISA::i</a></div><div class="ttdeci">Bitfield&lt; 7 &gt; i</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00066">miscregs_types.hh:66</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a14e2155f809d6ff23702ab6b8b2eaab4"><div class="ttname"><a href="classFullO3CPU.html#a14e2155f809d6ff23702ab6b8b2eaab4">FullO3CPU::scheduleTickEvent</a></div><div class="ttdeci">void scheduleTickEvent(Cycles delay)</div><div class="ttdoc">Schedule tick event, regardless of its current state. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00143">cpu.hh:143</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a7f17fe63fe2de029205b0d408b2cb572"><div class="ttname"><a href="classFullO3CPU.html#a7f17fe63fe2de029205b0d408b2cb572">FullO3CPU::thread</a></div><div class="ttdeci">std::vector&lt; Thread * &gt; thread</div><div class="ttdoc">Pointers to all of the threads in the CPU. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00696">cpu.hh:696</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ab7250d57f889d5b45bce9aedf65c8f57"><div class="ttname"><a href="classFullO3CPU.html#ab7250d57f889d5b45bce9aedf65c8f57">FullO3CPU::switchRenameMode</a></div><div class="ttdeci">void switchRenameMode(ThreadID tid, UnifiedFreeList *freelist)</div><div class="ttdoc">Check if a change in renaming is needed for vector registers. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l00868">cpu.cc:868</a></div></div>
<div class="ttc" id="drain_8hh_html_ac9ed0d5c83a29cf8938316f174264043"><div class="ttname"><a href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043">DrainState</a></div><div class="ttdeci">DrainState</div><div class="ttdoc">Object drain/handover states. </div><div class="ttdef"><b>Definition:</b> <a href="drain_8hh_source.html#l00071">drain.hh:71</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a5013a2f9ba2684b66a68f7c36ddf5eb3"><div class="ttname"><a href="classFullO3CPU.html#a5013a2f9ba2684b66a68f7c36ddf5eb3">FullO3CPU::getInterrupts</a></div><div class="ttdeci">Fault getInterrupts()</div><div class="ttdoc">Returns the Fault for any valid interrupt. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l00887">cpu.cc:887</a></div></div>
<div class="ttc" id="classBaseCPU_html_a7c1d0eec4075862b04e96cad7a82799d"><div class="ttname"><a href="classBaseCPU.html#a7c1d0eec4075862b04e96cad7a82799d">BaseCPU::numThreads</a></div><div class="ttdeci">ThreadID numThreads</div><div class="ttdoc">Number of threads we&amp;#39;re actually simulating (&lt;= SMT_MAX_THREADS). </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00378">base.hh:378</a></div></div>
<div class="ttc" id="drain_8hh_html_ac9ed0d5c83a29cf8938316f174264043a000c3dbb106309cf21ccf74967f39c4c"><div class="ttname"><a href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043a000c3dbb106309cf21ccf74967f39c4c">DrainState::Draining</a></div><div class="ttdoc">Running normally. </div></div>
<div class="ttc" id="classPhysRegFile_html_aea3bb22016e7d3ef847ca5c6e1fa324d"><div class="ttname"><a href="classPhysRegFile.html#aea3bb22016e7d3ef847ca5c6e1fa324d">PhysRegFile::getWritableVecPredReg</a></div><div class="ttdeci">VecPredRegContainer &amp; getWritableVecPredReg(PhysRegIdPtr phys_reg)</div><div class="ttdef"><b>Definition:</b> <a href="regfile_8hh_source.html#l00284">regfile.hh:284</a></div></div>
<div class="ttc" id="classVecRegContainer_html"><div class="ttname"><a href="classVecRegContainer.html">VecRegContainer</a></div><div class="ttdoc">Vector Register Abstraction This generic class is the model in a particularization of MVC...</div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00160">vec_reg.hh:160</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ad90883d169dbda2a429b972987ff633e"><div class="ttname"><a href="classFullO3CPU.html#ad90883d169dbda2a429b972987ff633e">FullO3CPU::getWritableArchVecReg</a></div><div class="ttdeci">VecRegContainer &amp; getWritableArchVecReg(int reg_idx, ThreadID tid)</div><div class="ttdoc">Read architectural vector register for modification. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01348">cpu.cc:1348</a></div></div>
<div class="ttc" id="classEventBase_html_aac6e2b4bf6313c24ed561ccb0a100d0e"><div class="ttname"><a href="classEventBase.html#aac6e2b4bf6313c24ed561ccb0a100d0e">EventBase::CPU_Tick_Pri</a></div><div class="ttdeci">static const Priority CPU_Tick_Pri</div><div class="ttdoc">CPU ticks must come after other associated CPU events (such as writebacks). </div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00162">eventq.hh:162</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ab63da5b570be4e10b801e18b19be8f98"><div class="ttname"><a href="classFullO3CPU.html#ab63da5b570be4e10b801e18b19be8f98">FullO3CPU::activateContext</a></div><div class="ttdeci">void activateContext(ThreadID tid) override</div><div class="ttdoc">Add Thread to Active Threads List. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l00698">cpu.cc:698</a></div></div>
<div class="ttc" id="classThreadContext_html_ae23e31fe8b229b8fa7c246539a530a4b"><div class="ttname"><a href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">ThreadContext::pcState</a></div><div class="ttdeci">virtual TheISA::PCState pcState() const =0</div></div>
<div class="ttc" id="classFullO3CPU_html_a7e5c9ace9afa1faf7fb6ce965b2bb816"><div class="ttname"><a href="classFullO3CPU.html#a7e5c9ace9afa1faf7fb6ce965b2bb816">FullO3CPU::ipc</a></div><div class="ttdeci">Stats::Formula ipc</div><div class="ttdoc">Stat for the IPC per thread. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00767">cpu.hh:767</a></div></div>
<div class="ttc" id="classFullO3CPU_html_aa50d8815f1c9a6d7147549239d1c7988"><div class="ttname"><a href="classFullO3CPU.html#aa50d8815f1c9a6d7147549239d1c7988">FullO3CPU::takeOverFrom</a></div><div class="ttdeci">void takeOverFrom(BaseCPU *oldCPU) override</div><div class="ttdoc">Takes over from another CPU. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01137">cpu.cc:1137</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a1d205a48f31238501384519833cee255"><div class="ttname"><a href="classFullO3CPU.html#a1d205a48f31238501384519833cee255">FullO3CPU::intRegfileReads</a></div><div class="ttdeci">Stats::Scalar intRegfileReads</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00772">cpu.hh:772</a></div></div>
<div class="ttc" id="classThreadContext_html_a8219da21012da41fb8e3a6b4d746d55b"><div class="ttname"><a href="classThreadContext.html#a8219da21012da41fb8e3a6b4d746d55b">ThreadContext::setStatus</a></div><div class="ttdeci">virtual void setStatus(Status new_status)=0</div></div>
<div class="ttc" id="classBaseCPU_html_ad632b5fdf96b18eb627ef842494d48a5"><div class="ttname"><a href="classBaseCPU.html#ad632b5fdf96b18eb627ef842494d48a5">BaseCPU::interrupts</a></div><div class="ttdeci">std::vector&lt; BaseInterrupts * &gt; interrupts</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00222">base.hh:222</a></div></div>
<div class="ttc" id="classFullO3CPU_html_afdf499ed23d85346d6daebe834d3e88e"><div class="ttname"><a href="classFullO3CPU.html#afdf499ed23d85346d6daebe834d3e88e">FullO3CPU&lt; O3CPUImpl &gt;::VecElem</a></div><div class="ttdeci">TheISA::VecElem VecElem</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00106">cpu.hh:106</a></div></div>
<div class="ttc" id="simple__thread_8hh_html"><div class="ttname"><a href="simple__thread_8hh.html">simple_thread.hh</a></div></div>
<div class="ttc" id="classPhysRegFile_html_ae8afcf8578d4659bb398bdd2a1920a85"><div class="ttname"><a href="classPhysRegFile.html#ae8afcf8578d4659bb398bdd2a1920a85">PhysRegFile::readVecElem</a></div><div class="ttdeci">const VecElem &amp; readVecElem(PhysRegIdPtr phys_reg) const</div><div class="ttdoc">Reads a vector element. </div><div class="ttdef"><b>Definition:</b> <a href="regfile_8hh_source.html#l00260">regfile.hh:260</a></div></div>
<div class="ttc" id="classFullO3CPU_html_af4188c16270b015c5eec88eec3d52f39"><div class="ttname"><a href="classFullO3CPU.html#af4188c16270b015c5eec88eec3d52f39">FullO3CPU::~FullO3CPU</a></div><div class="ttdeci">~FullO3CPU()</div><div class="ttdoc">Destructor. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l00377">cpu.cc:377</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ac9cefba32ac336e881cfff4410b5e289"><div class="ttname"><a href="namespaceAlphaISA.html#ac9cefba32ac336e881cfff4410b5e289">AlphaISA::NumFloatRegs</a></div><div class="ttdeci">const int NumFloatRegs</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00094">registers.hh:94</a></div></div>
<div class="ttc" id="classFullO3CPU_html_afbd736ab81073e0c0896131f19b60d16"><div class="ttname"><a href="classFullO3CPU.html#afbd736ab81073e0c0896131f19b60d16">FullO3CPU::vecPredRegfileWrites</a></div><div class="ttdeci">Stats::Scalar vecPredRegfileWrites</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00782">cpu.hh:782</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a350bebe8d950648946e46482353208d5"><div class="ttname"><a href="classFullO3CPU.html#a350bebe8d950648946e46482353208d5">FullO3CPU::wakeCPU</a></div><div class="ttdeci">void wakeCPU()</div><div class="ttdoc">Wakes the CPU, rescheduling the CPU if it&amp;#39;s not already active. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01698">cpu.cc:1698</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a545758fe4e93e7cfd2abec9773937359"><div class="ttname"><a href="classFullO3CPU.html#a545758fe4e93e7cfd2abec9773937359">FullO3CPU::committedInsts</a></div><div class="ttdeci">Stats::Vector committedInsts</div><div class="ttdoc">Stat for the number of committed instructions per thread. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00759">cpu.hh:759</a></div></div>
<div class="ttc" id="cpu_2o3_2cpu_8hh_html"><div class="ttname"><a href="cpu_2o3_2cpu_8hh.html">cpu.hh</a></div></div>
<div class="ttc" id="classFullO3CPU_html_acadf311bfc8e404f1b8dba166aa2a391"><div class="ttname"><a href="classFullO3CPU.html#acadf311bfc8e404f1b8dba166aa2a391">FullO3CPU::vecRegfileReads</a></div><div class="ttdeci">Stats::Scalar vecRegfileReads</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00778">cpu.hh:778</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ad3304476f0325332bb25fd8acf3d2ccfae2435a1606f79aebb3dcaf56a2925868"><div class="ttname"><a href="classFullO3CPU.html#ad3304476f0325332bb25fd8acf3d2ccfae2435a1606f79aebb3dcaf56a2925868">FullO3CPU::NumStages</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00618">cpu.hh:618</a></div></div>
<div class="ttc" id="classFullO3CPU_html_aceadc1a2c50dccd0840f159d6ca03f85"><div class="ttname"><a href="classFullO3CPU.html#aceadc1a2c50dccd0840f159d6ca03f85">FullO3CPU::readVecReg</a></div><div class="ttdeci">const VecRegContainer &amp; readVecReg(PhysRegIdPtr reg_idx) const</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01215">cpu.cc:1215</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a2f3169fa3cb0fa0f1a91ea4ce175c342"><div class="ttname"><a href="classFullO3CPU.html#a2f3169fa3cb0fa0f1a91ea4ce175c342">FullO3CPU::_status</a></div><div class="ttdeci">Status _status</div><div class="ttdoc">Overall CPU status. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00132">cpu.hh:132</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ab5a0fd1aef7ee12688c0fb29d15bd9a7"><div class="ttname"><a href="classFullO3CPU.html#ab5a0fd1aef7ee12688c0fb29d15bd9a7">FullO3CPU::decode</a></div><div class="ttdeci">CPUPolicy::Decode decode</div><div class="ttdoc">The decode stage. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00563">cpu.hh:563</a></div></div>
<div class="ttc" id="classDrainable_html_a06aa9ed2bfe0ae1c9987c144a287f9fa"><div class="ttname"><a href="classDrainable.html#a06aa9ed2bfe0ae1c9987c144a287f9fa">Drainable::drainState</a></div><div class="ttdeci">DrainState drainState() const</div><div class="ttdoc">Return the current drain state of an object. </div><div class="ttdef"><b>Definition:</b> <a href="drain_8hh_source.html#l00282">drain.hh:282</a></div></div>
<div class="ttc" id="classBaseCPU_html_a710f9aa8ddd39ec23b853cfabff0f587"><div class="ttname"><a href="classBaseCPU.html#a710f9aa8ddd39ec23b853cfabff0f587">BaseCPU::activateContext</a></div><div class="ttdeci">virtual void activateContext(ThreadID thread_num)</div><div class="ttdoc">Notify the CPU that the indicated context is now active. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8cc_source.html#l00491">base.cc:491</a></div></div>
<div class="ttc" id="classActivityRecorder_html_a020dc37917baa7ac21ed5d9d35e73071"><div class="ttname"><a href="classActivityRecorder.html#a020dc37917baa7ac21ed5d9d35e73071">ActivityRecorder::activity</a></div><div class="ttdeci">void activity()</div><div class="ttdoc">Records that there is activity this cycle. </div><div class="ttdef"><b>Definition:</b> <a href="activity_8cc_source.html#l00056">activity.cc:56</a></div></div>
<div class="ttc" id="classPhysRegFile_html_aed28c31cfcc54f375606db96dcc925b4"><div class="ttname"><a href="classPhysRegFile.html#aed28c31cfcc54f375606db96dcc925b4">PhysRegFile::setCCReg</a></div><div class="ttdeci">void setCCReg(PhysRegIdPtr phys_reg, RegVal val)</div><div class="ttdoc">Sets a condition-code register to the given value. </div><div class="ttdef"><b>Definition:</b> <a href="regfile_8hh_source.html#l00366">regfile.hh:366</a></div></div>
<div class="ttc" id="classBaseO3CPU_html_aaa546a9b6e8fe0bc4ed97e8750e41d49"><div class="ttname"><a href="classBaseO3CPU.html#aaa546a9b6e8fe0bc4ed97e8750e41d49">BaseO3CPU::BaseO3CPU</a></div><div class="ttdeci">BaseO3CPU(BaseCPUParams *params)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l00082">cpu.cc:82</a></div></div>
<div class="ttc" id="activity_8hh_html"><div class="ttname"><a href="activity_8hh.html">activity.hh</a></div></div>
<div class="ttc" id="full__system_8hh_html_af929576af6f85c8849704b66d04b8370"><div class="ttname"><a href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a></div><div class="ttdeci">bool FullSystem</div><div class="ttdoc">The FullSystem variable can be used to determine the current mode of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="root_8cc_source.html#l00136">root.cc:136</a></div></div>
<div class="ttc" id="classTimeBuffer_html_af0321b654ff27e30c785db752cb083e6"><div class="ttname"><a href="classTimeBuffer.html#af0321b654ff27e30c785db752cb083e6">TimeBuffer::getSize</a></div><div class="ttdeci">unsigned getSize()</div><div class="ttdef"><b>Definition:</b> <a href="timebuf_8hh_source.html#l00244">timebuf.hh:244</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a7f1067267f21723aa61ef12a1c329e88"><div class="ttname"><a href="classFullO3CPU.html#a7f1067267f21723aa61ef12a1c329e88">FullO3CPU::freeList</a></div><div class="ttdeci">CPUPolicy::FreeList freeList</div><div class="ttdoc">The free list. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00581">cpu.hh:581</a></div></div>
<div class="ttc" id="classDrainable_html_af0e3b2acc20ebd149239adab1024c2a1"><div class="ttname"><a href="classDrainable.html#af0e3b2acc20ebd149239adab1024c2a1">Drainable::signalDrainDone</a></div><div class="ttdeci">void signalDrainDone() const</div><div class="ttdoc">Signal that an object is drained. </div><div class="ttdef"><b>Definition:</b> <a href="drain_8hh_source.html#l00267">drain.hh:267</a></div></div>
<div class="ttc" id="classBaseCPU_html_aa8abe8f8fecef8ef4bd3e423cd8d22f2"><div class="ttname"><a href="classBaseCPU.html#aa8abe8f8fecef8ef4bd3e423cd8d22f2">BaseCPU::switchedOut</a></div><div class="ttdeci">bool switchedOut() const</div><div class="ttdoc">Determine if the CPU is switched out. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00367">base.hh:367</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ae921129ca7cdba02e1a26b763caafb78"><div class="ttname"><a href="base_2types_8hh.html#ae921129ca7cdba02e1a26b763caafb78">RegVal</a></div><div class="ttdeci">uint64_t RegVal</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00168">types.hh:168</a></div></div>
<div class="ttc" id="classFullO3CPU_html_afce2d1da6935b43cb0e77717b8dcdc55"><div class="ttname"><a href="classFullO3CPU.html#afce2d1da6935b43cb0e77717b8dcdc55">FullO3CPU::miscRegfileReads</a></div><div class="ttdeci">Stats::Scalar miscRegfileReads</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00787">cpu.hh:787</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a42d61f4aa510184a9924109f9110e077"><div class="ttname"><a href="classFullO3CPU.html#a42d61f4aa510184a9924109f9110e077">FullO3CPU::threadExitEvent</a></div><div class="ttdeci">EventFunctionWrapper threadExitEvent</div><div class="ttdoc">The exit event used for terminating all ready-to-exit threads. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00140">cpu.hh:140</a></div></div>
<div class="ttc" id="classTimeBuffer_html_a21de34de6f57e99a2f78a5160fb6e3e0"><div class="ttname"><a href="classTimeBuffer.html#a21de34de6f57e99a2f78a5160fb6e3e0">TimeBuffer::advance</a></div><div class="ttdeci">void advance()</div><div class="ttdef"><b>Definition:</b> <a href="timebuf_8hh_source.html#l00179">timebuf.hh:179</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a11ac216c1ea273166806cbb91151ef39"><div class="ttname"><a href="classFullO3CPU.html#a11ac216c1ea273166806cbb91151ef39">FullO3CPU::ppDataAccessComplete</a></div><div class="ttdeci">ProbePointArg&lt; std::pair&lt; DynInstPtr, PacketPtr &gt; &gt; * ppDataAccessComplete</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00195">cpu.hh:195</a></div></div>
<div class="ttc" id="classActivityRecorder_html_a3f0348dc3a803c9d58caef2d3a6be7a2"><div class="ttname"><a href="classActivityRecorder.html#a3f0348dc3a803c9d58caef2d3a6be7a2">ActivityRecorder::reset</a></div><div class="ttdeci">void reset()</div><div class="ttdoc">Clears the time buffer and the activity count. </div><div class="ttdef"><b>Definition:</b> <a href="activity_8cc_source.html#l00126">activity.cc:126</a></div></div>
<div class="ttc" id="namespacestd_html"><div class="ttname"><a href="namespacestd.html">std</a></div><div class="ttdoc">Overload hash function for BasicBlockRange type. </div><div class="ttdef"><b>Definition:</b> <a href="vec__reg_8hh_source.html#l00585">vec_reg.hh:585</a></div></div>
<div class="ttc" id="structRenameMode_html_ab0d8182dcf6c51f79f64392a08b9afdf"><div class="ttname"><a href="structRenameMode.html#ab0d8182dcf6c51f79f64392a08b9afdf">RenameMode::mode</a></div><div class="ttdeci">static Enums::VecRegRenameMode mode(const TheISA::PCState &amp;)</div><div class="ttdef"><b>Definition:</b> <a href="traits_8hh_source.html#l00059">traits.hh:59</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ac686d961bcaf355e2fbfe17ba3d37a63"><div class="ttname"><a href="classFullO3CPU.html#ac686d961bcaf355e2fbfe17ba3d37a63">FullO3CPU::committedOps</a></div><div class="ttdeci">Stats::Vector committedOps</div><div class="ttdoc">Stat for the number of committed ops (including micro ops) per thread. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00761">cpu.hh:761</a></div></div>
<div class="ttc" id="namespacecp_html"><div class="ttname"><a href="namespacecp.html">cp</a></div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8cc_source.html#l00042">cprintf.cc:42</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ac969a4efedca60bfa6efe11361e22ae3"><div class="ttname"><a href="classFullO3CPU.html#ac969a4efedca60bfa6efe11361e22ae3">FullO3CPU::insertThread</a></div><div class="ttdeci">void insertThread(ThreadID tid)</div><div class="ttdoc">Setup CPU to insert a thread&amp;#39;s context. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l00772">cpu.cc:772</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a81ba4ab526bf9edf84fdf8d32490bde4"><div class="ttname"><a href="classFullO3CPU.html#a81ba4ab526bf9edf84fdf8d32490bde4">FullO3CPU::setArchFloatReg</a></div><div class="ttdeci">void setArchFloatReg(int reg_idx, RegVal val, ThreadID tid)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01410">cpu.cc:1410</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_af935878526ca20090367ac002e796e19"><div class="ttname"><a href="namespaceAlphaISA.html#af935878526ca20090367ac002e796e19">AlphaISA::NumVecPredRegs</a></div><div class="ttdeci">const int NumVecPredRegs</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00097">registers.hh:97</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a1503fc1ab45eee66fca854dd0b958cfd"><div class="ttname"><a href="classFullO3CPU.html#a1503fc1ab45eee66fca854dd0b958cfd">FullO3CPU::FullO3CPU</a></div><div class="ttdeci">FullO3CPU(DerivO3CPUParams *params)</div><div class="ttdoc">Constructs a CPU with the given parameters. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l00094">cpu.cc:94</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a01d62129477033920fd14b9c44edf576"><div class="ttname"><a href="classFullO3CPU.html#a01d62129477033920fd14b9c44edf576">FullO3CPU::setArchVecElem</a></div><div class="ttdeci">void setArchVecElem(const RegIndex &amp;reg_idx, const ElemIndex &amp;ldx, const VecElem &amp;val, ThreadID tid)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01431">cpu.cc:1431</a></div></div>
<div class="ttc" id="classRefCountingPtr_html"><div class="ttname"><a href="classRefCountingPtr.html">RefCountingPtr&lt; StaticInst &gt;</a></div></div>
<div class="ttc" id="classStats_1_1DataWrap_html_a6df2e4f0c3b039ff3e55b26963ff136d"><div class="ttname"><a href="classStats_1_1DataWrap.html#a6df2e4f0c3b039ff3e55b26963ff136d">Stats::DataWrap::flags</a></div><div class="ttdeci">Derived &amp; flags(Flags _flags)</div><div class="ttdoc">Set the flags and marks this stat to print at the end of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l00336">statistics.hh:336</a></div></div>
<div class="ttc" id="classPhysRegFile_html_a1148f45dc913dad59fea1540b81bc32f"><div class="ttname"><a href="classPhysRegFile.html#a1148f45dc913dad59fea1540b81bc32f">PhysRegFile::readIntReg</a></div><div class="ttdeci">RegVal readIntReg(PhysRegIdPtr phys_reg) const</div><div class="ttdoc">Reads an integer register. </div><div class="ttdef"><b>Definition:</b> <a href="regfile_8hh_source.html#l00185">regfile.hh:185</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a8e9eded754156ba17cbe459a6608626a"><div class="ttname"><a href="classFullO3CPU.html#a8e9eded754156ba17cbe459a6608626a">FullO3CPU::tick</a></div><div class="ttdeci">void tick()</div><div class="ttdoc">Ticks CPU, calling tick() on each stage, and checking the overall activity to see if the CPU should d...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l00531">cpu.cc:531</a></div></div>
<div class="ttc" id="cpu_2o3_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2o3_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ad02a06b67b25f45988cda85f28af7834"><div class="ttname"><a href="classFullO3CPU.html#ad02a06b67b25f45988cda85f28af7834">FullO3CPU::readArchVecElem</a></div><div class="ttdeci">const VecElem &amp; readArchVecElem(const RegIndex &amp;reg_idx, const ElemIndex &amp;ldx, ThreadID tid) const</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01358">cpu.cc:1358</a></div></div>
<div class="ttc" id="classBaseCPU_html_acc523df235b8d6e9b9d21733359f00fea9dda2fce89416d763b91970fafc8638d"><div class="ttname"><a href="classBaseCPU.html#acc523df235b8d6e9b9d21733359f00fea9dda2fce89416d763b91970fafc8638d">BaseCPU::CPU_STATE_SLEEP</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00524">base.hh:524</a></div></div>
<div class="ttc" id="classFullO3CPU_html_aec1b568397f6137098b95e829ee08bac"><div class="ttname"><a href="classFullO3CPU.html#aec1b568397f6137098b95e829ee08bac">FullO3CPU::timeBuffer</a></div><div class="ttdeci">TimeBuffer&lt; TimeStruct &gt; timeBuffer</div><div class="ttdoc">The main time buffer to do backwards communication. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00634">cpu.hh:634</a></div></div>
<div class="ttc" id="classEndQuiesceEvent_html"><div class="ttname"><a href="classEndQuiesceEvent.html">EndQuiesceEvent</a></div><div class="ttdoc">Event for timing out quiesce instruction. </div><div class="ttdef"><b>Definition:</b> <a href="quiesce__event_8hh_source.html#l00039">quiesce_event.hh:39</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ab3ef6fb9dcae082a49b9b2279368318e"><div class="ttname"><a href="classFullO3CPU.html#ab3ef6fb9dcae082a49b9b2279368318e">FullO3CPU::fetch</a></div><div class="ttdeci">CPUPolicy::Fetch fetch</div><div class="ttdoc">The fetch stage. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00560">cpu.hh:560</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a5d41bb5ee0ac930b3261ab85ee3c1a2b"><div class="ttname"><a href="classFullO3CPU.html#a5d41bb5ee0ac930b3261ab85ee3c1a2b">FullO3CPU::addInst</a></div><div class="ttdeci">ListIt addInst(const DynInstPtr &amp;inst)</div><div class="ttdoc">Function to add instruction onto the head of the list of the instructions. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01505">cpu.cc:1505</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ac33ab8593ac63bf6c452d72e996ad707"><div class="ttname"><a href="classFullO3CPU.html#ac33ab8593ac63bf6c452d72e996ad707">FullO3CPU::trap</a></div><div class="ttdeci">void trap(const Fault &amp;fault, ThreadID tid, const StaticInstPtr &amp;inst)</div><div class="ttdoc">Traps to handle given fault. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l00912">cpu.cc:912</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a19250de6ded2e0cb43fa89922808945f"><div class="ttname"><a href="classFullO3CPU.html#a19250de6ded2e0cb43fa89922808945f">FullO3CPU::rob</a></div><div class="ttdeci">CPUPolicy::ROB rob</div><div class="ttdoc">The re-order buffer. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00590">cpu.hh:590</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a2423dcebe298a321d84660d3b1a44710"><div class="ttname"><a href="classFullO3CPU.html#a2423dcebe298a321d84660d3b1a44710">FullO3CPU::removeInstsUntil</a></div><div class="ttdeci">void removeInstsUntil(const InstSeqNum &amp;seq_num, ThreadID tid)</div><div class="ttdoc">Remove all instructions younger than the given sequence number. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01594">cpu.cc:1594</a></div></div>
<div class="ttc" id="classStats_1_1VectorBase_html_ada7b4d1605ccdfba6975aa1025b861a2"><div class="ttname"><a href="classStats_1_1VectorBase.html#ada7b4d1605ccdfba6975aa1025b861a2">Stats::VectorBase::init</a></div><div class="ttdeci">Derived &amp; init(size_type size)</div><div class="ttdoc">Set this vector to have the given size. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l01152">statistics.hh:1152</a></div></div>
<div class="ttc" id="classEventManager_html_a92b58a82b7a2bb4935f41bc4d46897b6"><div class="ttname"><a href="classEventManager.html#a92b58a82b7a2bb4935f41bc4d46897b6">EventManager::deschedule</a></div><div class="ttdeci">void deschedule(Event &amp;event)</div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00750">eventq.hh:750</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ae20717e592333c6dd062482e9c61ab69"><div class="ttname"><a href="classFullO3CPU.html#ae20717e592333c6dd062482e9c61ab69">FullO3CPU::squashInstIt</a></div><div class="ttdeci">void squashInstIt(const ListIt &amp;instIt, ThreadID tid)</div><div class="ttdoc">Removes the instruction pointed to by the iterator. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01623">cpu.cc:1623</a></div></div>
<div class="ttc" id="namespaceX86ISA_html_ab4e00e23f8f36386f97d8abcccb17180"><div class="ttname"><a href="namespaceX86ISA.html#ab4e00e23f8f36386f97d8abcccb17180">X86ISA::val</a></div><div class="ttdeci">Bitfield&lt; 63 &gt; val</div><div class="ttdef"><b>Definition:</b> <a href="arch_2x86_2regs_2misc_8hh_source.html#l00771">misc.hh:771</a></div></div>
<div class="ttc" id="classFullO3CPU_html_acf8d01d8da14a6bcfa4a2714affd2ea9"><div class="ttname"><a href="classFullO3CPU.html#acf8d01d8da14a6bcfa4a2714affd2ea9">FullO3CPU::readArchFloatReg</a></div><div class="ttdeci">RegVal readArchFloatReg(int reg_idx, ThreadID tid)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01327">cpu.cc:1327</a></div></div>
<div class="ttc" id="classChecker_html"><div class="ttname"><a href="classChecker.html">Checker</a></div><div class="ttdoc">Templated Checker class. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2cpu_8hh_source.html#l00622">cpu.hh:622</a></div></div>
<div class="ttc" id="classBaseCPU_html_aa2f420943abde80ac3f6d3071ee043bb"><div class="ttname"><a href="classBaseCPU.html#aa2f420943abde80ac3f6d3071ee043bb">BaseCPU::regStats</a></div><div class="ttdeci">void regStats() override</div><div class="ttdoc">Callback to set stat parameters. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8cc_source.html#l00388">base.cc:388</a></div></div>
<div class="ttc" id="classCheckerThreadContext_html"><div class="ttname"><a href="classCheckerThreadContext.html">CheckerThreadContext</a></div><div class="ttdoc">Derived ThreadContext class for use with the Checker. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2checker_2thread__context_8hh_source.html#l00071">thread_context.hh:71</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ab7583452c2328b9aaf5982ce3225554a"><div class="ttname"><a href="namespaceArmISA.html#ab7583452c2328b9aaf5982ce3225554a">ArmISA::status</a></div><div class="ttdeci">Bitfield&lt; 5, 0 &gt; status</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00396">miscregs_types.hh:396</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a25b21d0ac59bfb4330c77e2755bfdf00"><div class="ttname"><a href="classFullO3CPU.html#a25b21d0ac59bfb4330c77e2755bfdf00">FullO3CPU::totalCpi</a></div><div class="ttdeci">Stats::Formula totalCpi</div><div class="ttdoc">Stat for the total CPI. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00765">cpu.hh:765</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a49077828c8c6a066e807f8f08f2c231a"><div class="ttname"><a href="classFullO3CPU.html#a49077828c8c6a066e807f8f08f2c231a">FullO3CPU::verifyMemoryMode</a></div><div class="ttdeci">void verifyMemoryMode() const override</div><div class="ttdoc">Verify that the system is in a memory mode supported by the CPU. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01159">cpu.cc:1159</a></div></div>
<div class="ttc" id="classBaseCPU_html_a22178d56f16f4d27c17453771f334a88"><div class="ttname"><a href="classBaseCPU.html#a22178d56f16f4d27c17453771f334a88">BaseCPU::threadContexts</a></div><div class="ttdeci">std::vector&lt; ThreadContext * &gt; threadContexts</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00267">base.hh:267</a></div></div>
<div class="ttc" id="classBaseCPU_html_acc523df235b8d6e9b9d21733359f00fea7a3dd80922db0a5ce27f9896f846db24"><div class="ttname"><a href="classBaseCPU.html#acc523df235b8d6e9b9d21733359f00fea7a3dd80922db0a5ce27f9896f846db24">BaseCPU::CPU_STATE_ON</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00523">base.hh:523</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a09f6c1e34c5826235cf5aee2ade38ff6"><div class="ttname"><a href="classFullO3CPU.html#a09f6c1e34c5826235cf5aee2ade38ff6">FullO3CPU::setVecReg</a></div><div class="ttdeci">void setVecReg(PhysRegIdPtr reg_idx, const VecRegContainer &amp;val)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01283">cpu.cc:1283</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0a5db88c6994d473e7670b1376a4bccff7"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a5db88c6994d473e7670b1376a4bccff7">VecPredRegClass</a></div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00063">reg_class.hh:63</a></div></div>
<div class="ttc" id="sim_2process_8hh_html"><div class="ttname"><a href="sim_2process_8hh.html">process.hh</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0ad44428f9f9b2e4bcbf75ae2163a0f349"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ad44428f9f9b2e4bcbf75ae2163a0f349">VecElemClass</a></div><div class="ttdoc">Vector Register Native Elem lane. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00062">reg_class.hh:62</a></div></div>
<div class="ttc" id="classFullO3CPU_html_adf86956e1dd00ba8d26a70c94d87a9c2"><div class="ttname"><a href="classFullO3CPU.html#adf86956e1dd00ba8d26a70c94d87a9c2">FullO3CPU::deactivateThread</a></div><div class="ttdeci">void deactivateThread(ThreadID tid)</div><div class="ttdoc">Remove Thread from Active Threads List. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l00651">cpu.cc:651</a></div></div>
<div class="ttc" id="classBaseO3CPU_html"><div class="ttname"><a href="classBaseO3CPU.html">BaseO3CPU</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00083">cpu.hh:83</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a2ee72f9795b04ee7cc17c04293a70282"><div class="ttname"><a href="classFullO3CPU.html#a2ee72f9795b04ee7cc17c04293a70282">FullO3CPU::readMiscReg</a></div><div class="ttdeci">RegVal readMiscReg(int misc_reg, ThreadID tid)</div><div class="ttdoc">Reads a misc. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01176">cpu.cc:1176</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a71ef24acd44ca10667e9eb682a30e4b3"><div class="ttname"><a href="classFullO3CPU.html#a71ef24acd44ca10667e9eb682a30e4b3">FullO3CPU::setArchIntReg</a></div><div class="ttdeci">void setArchIntReg(int reg_idx, RegVal val, ThreadID tid)</div><div class="ttdoc">Architectural register accessors. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01399">cpu.cc:1399</a></div></div>
<div class="ttc" id="statistics_8hh_html_a7acdccbf0d35ce0c159c0cdd36371b22"><div class="ttname"><a href="statistics_8hh.html#a7acdccbf0d35ce0c159c0cdd36371b22">curTick</a></div><div class="ttdeci">Tick curTick()</div><div class="ttdoc">The current simulated tick. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2core_8hh_source.html#l00047">core.hh:47</a></div></div>
<div class="ttc" id="namespaceMipsISA_html_a4f7ed975e7137b5c369214789649451f"><div class="ttname"><a href="namespaceMipsISA.html#a4f7ed975e7137b5c369214789649451f">MipsISA::pc</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="mips_2pra__constants_8hh_source.html#l00242">pra_constants.hh:242</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a6e91872646981da16521cff31459e27f"><div class="ttname"><a href="classFullO3CPU.html#a6e91872646981da16521cff31459e27f">FullO3CPU::readVecElem</a></div><div class="ttdeci">const VecElem &amp; readVecElem(PhysRegIdPtr reg_idx) const</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01233">cpu.cc:1233</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a07447bc6c335fac0d0e509b83bb610ce"><div class="ttname"><a href="classFullO3CPU.html#a07447bc6c335fac0d0e509b83bb610ce">FullO3CPU::setMiscReg</a></div><div class="ttdeci">void setMiscReg(int misc_reg, RegVal val, ThreadID tid)</div><div class="ttdoc">Sets a misc. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01191">cpu.cc:1191</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ad5a44391b681c76db984e122283cd540"><div class="ttname"><a href="namespaceRiscvISA.html#ad5a44391b681c76db984e122283cd540">RiscvISA::sum</a></div><div class="ttdeci">Bitfield&lt; 18 &gt; sum</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00617">registers.hh:617</a></div></div>
<div class="ttc" id="classPhysRegFile_html_a9972deb4856d0a009dc38fd6b93069a7"><div class="ttname"><a href="classPhysRegFile.html#a9972deb4856d0a009dc38fd6b93069a7">PhysRegFile::getWritableVecReg</a></div><div class="ttdeci">VecRegContainer &amp; getWritableVecReg(PhysRegIdPtr phys_reg)</div><div class="ttdoc">Reads a vector register for modification. </div><div class="ttdef"><b>Definition:</b> <a href="regfile_8hh_source.html#l00222">regfile.hh:222</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a8fe108a6bf3e766a92ff19af3e01f0c3"><div class="ttname"><a href="classFullO3CPU.html#a8fe108a6bf3e766a92ff19af3e01f0c3">FullO3CPU::readArchIntReg</a></div><div class="ttdeci">RegVal readArchIntReg(int reg_idx, ThreadID tid)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01316">cpu.cc:1316</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ac10cf61c741e5ff2ee0ba36a0e6b4b2f"><div class="ttname"><a href="classFullO3CPU.html#ac10cf61c741e5ff2ee0ba36a0e6b4b2f">FullO3CPU::activeThreads</a></div><div class="ttdeci">std::list&lt; ThreadID &gt; activeThreads</div><div class="ttdoc">Active Threads List. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00593">cpu.hh:593</a></div></div>
<div class="ttc" id="classBaseCPU_html_a6371b94728a98fe9e5b369f64d2213fa"><div class="ttname"><a href="classBaseCPU.html#a6371b94728a98fe9e5b369f64d2213fa">BaseCPU::schedulePowerGatingEvent</a></div><div class="ttdeci">void schedulePowerGatingEvent()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8cc_source.html#l00463">base.cc:463</a></div></div>
<div class="ttc" id="classEvent_html_a354f9f5eecdc5667d8112fa1307bcc82"><div class="ttname"><a href="classEvent.html#a354f9f5eecdc5667d8112fa1307bcc82">Event::scheduled</a></div><div class="ttdeci">bool scheduled() const</div><div class="ttdoc">Determine if the current event is scheduled. </div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00385">eventq.hh:385</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a864e81d4d811f6b353c1b5dad3bba950"><div class="ttname"><a href="classFullO3CPU.html#a864e81d4d811f6b353c1b5dad3bba950">FullO3CPU::setFloatReg</a></div><div class="ttdeci">void setFloatReg(PhysRegIdPtr phys_reg, RegVal val)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01275">cpu.cc:1275</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a29605cc34ecc8c7d9a0dcd980bd52dd2"><div class="ttname"><a href="classFullO3CPU.html#a29605cc34ecc8c7d9a0dcd980bd52dd2">FullO3CPU::serializeThread</a></div><div class="ttdeci">void serializeThread(CheckpointOut &amp;cp, ThreadID tid) const override</div><div class="ttdoc">Serialize a single thread. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l00941">cpu.cc:941</a></div></div>
<div class="ttc" id="arch_2generic_2types_8hh_html_a69329e1d929a534ff51be6cf8216b69a"><div class="ttname"><a href="arch_2generic_2types_8hh.html#a69329e1d929a534ff51be6cf8216b69a">RegIndex</a></div><div class="ttdeci">uint16_t RegIndex</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00042">types.hh:42</a></div></div>
<div class="ttc" id="classPhysRegFile_html_a59400fdc055406aef373e4ed39172eb2"><div class="ttname"><a href="classPhysRegFile.html#a59400fdc055406aef373e4ed39172eb2">PhysRegFile::setVecPredReg</a></div><div class="ttdeci">void setVecPredReg(PhysRegIdPtr phys_reg, const VecPredRegContainer &amp;val)</div><div class="ttdoc">Sets a predicate register to the given value. </div><div class="ttdef"><b>Definition:</b> <a href="regfile_8hh_source.html#l00354">regfile.hh:354</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ad0836be0071794ac156dfd876e3bc5a4"><div class="ttname"><a href="namespaceAlphaISA.html#ad0836be0071794ac156dfd876e3bc5a4">AlphaISA::NumCCRegs</a></div><div class="ttdeci">const int NumCCRegs</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00099">registers.hh:99</a></div></div>
<div class="ttc" id="classBaseCPU_html_a0f32e9a69ec46520996a8cb33c2edec6"><div class="ttname"><a href="classBaseCPU.html#a0f32e9a69ec46520996a8cb33c2edec6">BaseCPU::takeOverFrom</a></div><div class="ttdeci">virtual void takeOverFrom(BaseCPU *cpu)</div><div class="ttdoc">Load the state of a CPU from the previous CPU object, invoked on all new CPUs that are about to be sw...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8cc_source.html#l00559">base.cc:559</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a4b50718b81ef5a7d479ec5dc7b0e0ea0"><div class="ttname"><a href="classFullO3CPU.html#a4b50718b81ef5a7d479ec5dc7b0e0ea0">FullO3CPU::suspendContext</a></div><div class="ttdeci">void suspendContext(ThreadID tid) override</div><div class="ttdoc">Remove Thread from Active Threads List. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l00737">cpu.cc:737</a></div></div>
<div class="ttc" id="traits_8hh_html"><div class="ttname"><a href="traits_8hh.html">traits.hh</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a5511278ae29df08fec5f99c1a127d897"><div class="ttname"><a href="classFullO3CPU.html#a5511278ae29df08fec5f99c1a127d897">FullO3CPU::haltContext</a></div><div class="ttdeci">void haltContext(ThreadID tid) override</div><div class="ttdoc">Remove Thread from Active Threads List &amp;&amp; Remove Thread Context from CPU. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l00758">cpu.cc:758</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a06411429ba06d7939a3aedc9099788eb"><div class="ttname"><a href="namespaceAlphaISA.html#a06411429ba06d7939a3aedc9099788eb">AlphaISA::initCPU</a></div><div class="ttdeci">void initCPU(ThreadContext *tc, int cpuId)</div><div class="ttdef"><b>Definition:</b> <a href="ev5_8cc_source.html#l00069">ev5.cc:69</a></div></div>
<div class="ttc" id="classBaseCPU_html_aab4a7a7856ebf8b06c76061a47fedd28"><div class="ttname"><a href="classBaseCPU.html#aab4a7a7856ebf8b06c76061a47fedd28">BaseCPU::updateCycleCounters</a></div><div class="ttdeci">void updateCycleCounters(CPUState state)</div><div class="ttdoc">base method keeping track of cycle progression </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00532">base.hh:532</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a84bc51b6821938e256d21f6744ca9cbd"><div class="ttname"><a href="classFullO3CPU.html#a84bc51b6821938e256d21f6744ca9cbd">FullO3CPU::miscRegfileWrites</a></div><div class="ttdeci">Stats::Scalar miscRegfileWrites</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00788">cpu.hh:788</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ae91a89e8e6cebabbe8519020a25f9873"><div class="ttname"><a href="classFullO3CPU.html#ae91a89e8e6cebabbe8519020a25f9873">FullO3CPU::intRegfileWrites</a></div><div class="ttdeci">Stats::Scalar intRegfileWrites</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00773">cpu.hh:773</a></div></div>
<div class="ttc" id="classPhysRegFile_html_a5d7e5fc234b384ff7399348e68e336dc"><div class="ttname"><a href="classPhysRegFile.html#a5d7e5fc234b384ff7399348e68e336dc">PhysRegFile::readCCReg</a></div><div class="ttdeci">RegVal readCCReg(PhysRegIdPtr phys_reg)</div><div class="ttdoc">Reads a condition-code register. </div><div class="ttdef"><b>Definition:</b> <a href="regfile_8hh_source.html#l00292">regfile.hh:292</a></div></div>
<div class="ttc" id="classFullO3CPU_html_acfe98f0a87f0657eece3c8998c14a001"><div class="ttname"><a href="classFullO3CPU.html#acfe98f0a87f0657eece3c8998c14a001">FullO3CPU::getWritableVecReg</a></div><div class="ttdeci">VecRegContainer &amp; getWritableVecReg(PhysRegIdPtr reg_idx)</div><div class="ttdoc">Read physical vector register for modification. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01224">cpu.cc:1224</a></div></div>
<div class="ttc" id="classFullO3CPU_html_aee892cacc38eba3a9b265c22fa9ca4dc"><div class="ttname"><a href="classFullO3CPU.html#aee892cacc38eba3a9b265c22fa9ca4dc">FullO3CPU::commit</a></div><div class="ttdeci">CPUPolicy::Commit commit</div><div class="ttdoc">The commit stage. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00572">cpu.hh:572</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a7f37f910d53f6a7535037c4d47366260"><div class="ttname"><a href="namespaceAlphaISA.html#a7f37f910d53f6a7535037c4d47366260">AlphaISA::ZeroReg</a></div><div class="ttdeci">const RegIndex ZeroReg</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00075">registers.hh:75</a></div></div>
<div class="ttc" id="classScoreboard_html_adeaaa442065ff630181da8fb605c6d53"><div class="ttname"><a href="classScoreboard.html#adeaaa442065ff630181da8fb605c6d53">Scoreboard::setReg</a></div><div class="ttdeci">void setReg(PhysRegIdPtr phys_reg)</div><div class="ttdoc">Sets the register as ready. </div><div class="ttdef"><b>Definition:</b> <a href="o3_2scoreboard_8hh_source.html#l00099">scoreboard.hh:99</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a9e44324b3d49c98c5065f81edbc50bf4"><div class="ttname"><a href="classFullO3CPU.html#a9e44324b3d49c98c5065f81edbc50bf4">FullO3CPU::lastRunningCycle</a></div><div class="ttdeci">Cycles lastRunningCycle</div><div class="ttdoc">The cycle that the CPU was last running, used for statistics. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00702">cpu.hh:702</a></div></div>
<div class="ttc" id="classStats_1_1DataWrap_html_a9302d23cee7c3d6a8bc4f421434645cd"><div class="ttname"><a href="classStats_1_1DataWrap.html#a9302d23cee7c3d6a8bc4f421434645cd">Stats::DataWrap::prereq</a></div><div class="ttdeci">Derived &amp; prereq(const Stat &amp;prereq)</div><div class="ttdoc">Set the prerequisite stat and marks this stat to print at the end of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l00350">statistics.hh:350</a></div></div>
<div class="ttc" id="classBaseCPU_html_a10b7e1691d924e5cbd0bf381d9195be2"><div class="ttname"><a href="classBaseCPU.html#a10b7e1691d924e5cbd0bf381d9195be2">BaseCPU::startup</a></div><div class="ttdeci">void startup() override</div><div class="ttdoc">startup() is the final initialization call before simulation. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8cc_source.html#l00324">base.cc:324</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0a432484d211463d83c5bd364df83f82c2"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a432484d211463d83c5bd364df83f82c2">CCRegClass</a></div><div class="ttdoc">Condition-code register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00064">reg_class.hh:64</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ad281325293d77195f721d4a8c835f999"><div class="ttname"><a href="classFullO3CPU.html#ad281325293d77195f721d4a8c835f999">FullO3CPU::instAddr</a></div><div class="ttdeci">Addr instAddr(ThreadID tid)</div><div class="ttdoc">Reads the commit PC of a specific thread. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01476">cpu.cc:1476</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a3ac0b842151ad09d51369204ae12c033"><div class="ttname"><a href="classFullO3CPU.html#a3ac0b842151ad09d51369204ae12c033">FullO3CPU::setArchVecPredReg</a></div><div class="ttdeci">void setArchVecPredReg(int reg_idx, const VecPredRegContainer &amp;val, ThreadID tid)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01441">cpu.cc:1441</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ad1faa74081871a57af96bc2d982fb783"><div class="ttname"><a href="classFullO3CPU.html#ad1faa74081871a57af96bc2d982fb783">FullO3CPU::ppInstAccessComplete</a></div><div class="ttdeci">ProbePointArg&lt; PacketPtr &gt; * ppInstAccessComplete</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00194">cpu.hh:194</a></div></div>
<div class="ttc" id="classSystem_html_aeed43dde330823c7fdee0ff1de6692a0"><div class="ttname"><a href="classSystem.html#aeed43dde330823c7fdee0ff1de6692a0">System::threadContexts</a></div><div class="ttdeci">std::vector&lt; ThreadContext * &gt; threadContexts</div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8hh_source.html#l00190">system.hh:190</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a2b0573efb4242897c5508e79d9098fbc"><div class="ttname"><a href="classFullO3CPU.html#a2b0573efb4242897c5508e79d9098fbc">FullO3CPU::decodeQueue</a></div><div class="ttdeci">TimeBuffer&lt; DecodeStruct &gt; decodeQueue</div><div class="ttdoc">The decode stage&amp;#39;s instruction queue. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00640">cpu.hh:640</a></div></div>
<div class="ttc" id="classPhysRegFile_html_a503efed8aab00cf589297c95cf7947b9"><div class="ttname"><a href="classPhysRegFile.html#a503efed8aab00cf589297c95cf7947b9">PhysRegFile::setVecElem</a></div><div class="ttdeci">void setVecElem(PhysRegIdPtr phys_reg, const VecElem val)</div><div class="ttdoc">Sets a vector register to the given value. </div><div class="ttdef"><b>Definition:</b> <a href="regfile_8hh_source.html#l00342">regfile.hh:342</a></div></div>
<div class="ttc" id="classFullO3CPU_html_af6b5320ef3fcd8efd18ab8137a05ddd1"><div class="ttname"><a href="classFullO3CPU.html#af6b5320ef3fcd8efd18ab8137a05ddd1">FullO3CPU::tickEvent</a></div><div class="ttdeci">EventFunctionWrapper tickEvent</div><div class="ttdoc">The tick event used for scheduling CPU ticks. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00137">cpu.hh:137</a></div></div>
<div class="ttc" id="base_2types_8hh_html_adfb4d8b20c5abc8be73dd367b16f2d57"><div class="ttname"><a href="base_2types_8hh.html#adfb4d8b20c5abc8be73dd367b16f2d57">MicroPC</a></div><div class="ttdeci">uint16_t MicroPC</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00144">types.hh:144</a></div></div>
<div class="ttc" id="classClocked_html_a069f191370db82454b84e131ac5b54c5"><div class="ttname"><a href="classClocked.html#a069f191370db82454b84e131ac5b54c5">Clocked::curCycle</a></div><div class="ttdeci">Cycles curCycle() const</div><div class="ttdoc">Determine the current cycle, corresponding to a tick aligned to a clock edge. </div><div class="ttdef"><b>Definition:</b> <a href="clocked__object_8hh_source.html#l00198">clocked_object.hh:198</a></div></div>
<div class="ttc" id="classPhysRegFile_html_a178b3fa62e389bb4501df65c9130db44"><div class="ttname"><a href="classPhysRegFile.html#a178b3fa62e389bb4501df65c9130db44">PhysRegFile::setFloatReg</a></div><div class="ttdeci">void setFloatReg(PhysRegIdPtr phys_reg, RegVal val)</div><div class="ttdef"><b>Definition:</b> <a href="regfile_8hh_source.html#l00317">regfile.hh:317</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a02f2b432b51d8b68533e60d794da4c9b"><div class="ttname"><a href="classFullO3CPU.html#a02f2b432b51d8b68533e60d794da4c9b">FullO3CPU::microPC</a></div><div class="ttdeci">MicroPC microPC(ThreadID tid)</div><div class="ttdoc">Reads the commit micro PC of a specific thread. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01490">cpu.cc:1490</a></div></div>
<div class="ttc" id="inst__seq_8hh_html_a258d93d98edaedee089435c19ea2ea2e"><div class="ttname"><a href="inst__seq_8hh.html#a258d93d98edaedee089435c19ea2ea2e">InstSeqNum</a></div><div class="ttdeci">uint64_t InstSeqNum</div><div class="ttdef"><b>Definition:</b> <a href="inst__seq_8hh_source.html#l00040">inst_seq.hh:40</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a1e86cf82f36aee311314696e5f1ab059"><div class="ttname"><a href="classFullO3CPU.html#a1e86cf82f36aee311314696e5f1ab059">FullO3CPU::totalInsts</a></div><div class="ttdeci">Counter totalInsts() const override</div><div class="ttdoc">Count the Total Instructions Committed in the CPU. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l00672">cpu.cc:672</a></div></div>
<div class="ttc" id="classPhysRegFile_html_a21b9ac22b05ebd320556ed04f7dc00a7"><div class="ttname"><a href="classPhysRegFile.html#a21b9ac22b05ebd320556ed04f7dc00a7">PhysRegFile::setVecReg</a></div><div class="ttdeci">void setVecReg(PhysRegIdPtr phys_reg, const VecRegContainer &amp;val)</div><div class="ttdoc">Sets a vector register to the given value. </div><div class="ttdef"><b>Definition:</b> <a href="regfile_8hh_source.html#l00330">regfile.hh:330</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a4a0e649268933b1294bfc50e98f95719"><div class="ttname"><a href="classFullO3CPU.html#a4a0e649268933b1294bfc50e98f95719">FullO3CPU::fetchQueue</a></div><div class="ttdeci">TimeBuffer&lt; FetchStruct &gt; fetchQueue</div><div class="ttdoc">The fetch stage&amp;#39;s instruction queue. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00637">cpu.hh:637</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a724ef907927977bd2526a047b3fb4c0e"><div class="ttname"><a href="classFullO3CPU.html#a724ef907927977bd2526a047b3fb4c0e">FullO3CPU::activateThread</a></div><div class="ttdeci">void activateThread(ThreadID tid)</div><div class="ttdoc">Add Thread to Active Threads List. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l00633">cpu.cc:633</a></div></div>
<div class="ttc" id="classstd_1_1list_html"><div class="ttname"><a href="classstd_1_1list.html">std::list</a></div><div class="ttdoc">STL list class. </div><div class="ttdef"><b>Definition:</b> <a href="stl_8hh_source.html#l00054">stl.hh:54</a></div></div>
<div class="ttc" id="classFullO3CPU_html_abcb5a3c0fc17eb64049abc07d313b860"><div class="ttname"><a href="classFullO3CPU.html#abcb5a3c0fc17eb64049abc07d313b860">FullO3CPU::lastActivatedCycle</a></div><div class="ttdeci">Tick lastActivatedCycle</div><div class="ttdoc">The cycle that the CPU was last activated by a new thread. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00705">cpu.hh:705</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ab23365cb855eb8287fd8f2fb3dfa0fbe"><div class="ttname"><a href="classFullO3CPU.html#ab23365cb855eb8287fd8f2fb3dfa0fbe">FullO3CPU::init</a></div><div class="ttdeci">void init() override</div><div class="ttdoc">Initialize the CPU. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l00590">cpu.cc:590</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ae83371c9f9ba79c4aaf86a8f3711d014"><div class="ttname"><a href="classFullO3CPU.html#ae83371c9f9ba79c4aaf86a8f3711d014">FullO3CPU::instcount</a></div><div class="ttdeci">int instcount</div><div class="ttdoc">Count of total number of dynamic instructions in flight. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00535">cpu.hh:535</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ad78b2a1c5f3ddcca9767553b7d5fde60"><div class="ttname"><a href="classFullO3CPU.html#ad78b2a1c5f3ddcca9767553b7d5fde60">FullO3CPU::unscheduleTickEvent</a></div><div class="ttdeci">void unscheduleTickEvent()</div><div class="ttdoc">Unschedule tick event, regardless of its current state. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00152">cpu.hh:152</a></div></div>
<div class="ttc" id="classClocked_html_a6917375aeb29de3471027a549c7508fb"><div class="ttname"><a href="classClocked.html#a6917375aeb29de3471027a549c7508fb">Clocked::nextCycle</a></div><div class="ttdeci">Tick nextCycle() const</div><div class="ttdoc">Based on the clock of the object, determine the start tick of the first cycle that is at least one cy...</div><div class="ttdef"><b>Definition:</b> <a href="clocked__object_8hh_source.html#l00216">clocked_object.hh:216</a></div></div>
<div class="ttc" id="sim_2core_8hh_html"><div class="ttname"><a href="sim_2core_8hh.html">core.hh</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a579c10d97ffecfe7513799d115d2b318"><div class="ttname"><a href="classFullO3CPU.html#a579c10d97ffecfe7513799d115d2b318">FullO3CPU::removeThread</a></div><div class="ttdeci">void removeThread(ThreadID tid)</div><div class="ttdoc">Remove all of a thread&amp;#39;s context from CPU. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l00824">cpu.cc:824</a></div></div>
<div class="ttc" id="isa__specific_8hh_html"><div class="ttname"><a href="isa__specific_8hh.html">isa_specific.hh</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="classBaseO3CPU_html_a055882739c74157bde0548fe059d4f2d"><div class="ttname"><a href="classBaseO3CPU.html#a055882739c74157bde0548fe059d4f2d">BaseO3CPU::regStats</a></div><div class="ttdeci">void regStats()</div><div class="ttdoc">Callback to set stat parameters. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l00088">cpu.cc:88</a></div></div>
<div class="ttc" id="classStats_1_1DataWrap_html_afe64a5e12da34c6c351a4de7b9c67000"><div class="ttname"><a href="classStats_1_1DataWrap.html#afe64a5e12da34c6c351a4de7b9c67000">Stats::DataWrap::precision</a></div><div class="ttdeci">Derived &amp; precision(int _precision)</div><div class="ttdoc">Set the precision and marks this stat to print at the end of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l00324">statistics.hh:324</a></div></div>
<div class="ttc" id="drain_8hh_html_ac9ed0d5c83a29cf8938316f174264043a8ea1e4c68c45720d9f01e3547de4c0f1"><div class="ttname"><a href="drain_8hh.html#ac9ed0d5c83a29cf8938316f174264043a8ea1e4c68c45720d9f01e3547de4c0f1">DrainState::Drained</a></div><div class="ttdoc">Draining buffers pending serialization/handover. </div></div>
<div class="ttc" id="classSimObject_html_ac6bf42a0c7d51f21477fc064f75178c1"><div class="ttname"><a href="classSimObject.html#ac6bf42a0c7d51f21477fc064f75178c1">SimObject::name</a></div><div class="ttdeci">virtual const std::string name() const</div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8hh_source.html#l00120">sim_object.hh:120</a></div></div>
<div class="ttc" id="classCheckpointIn_html"><div class="ttname"><a href="classCheckpointIn.html">CheckpointIn</a></div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00072">serialize.hh:72</a></div></div>
<div class="ttc" id="classFullO3CPU_html_afff5c68e15ef807b1ee2f6e85c8b24d0"><div class="ttname"><a href="classFullO3CPU.html#afff5c68e15ef807b1ee2f6e85c8b24d0">FullO3CPU::fpRegfileReads</a></div><div class="ttdeci">Stats::Scalar fpRegfileReads</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00775">cpu.hh:775</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ae1475755791765b8e6f6a8bb091e273e"><div class="ttname"><a href="base_2types_8hh.html#ae1475755791765b8e6f6a8bb091e273e">Counter</a></div><div class="ttdeci">int64_t Counter</div><div class="ttdoc">Statistics counter type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00058">types.hh:58</a></div></div>
<div class="ttc" id="classFullO3CPU_html_aedd2f941c815bedb35a83bc74502d5cd"><div class="ttname"><a href="classFullO3CPU.html#aedd2f941c815bedb35a83bc74502d5cd">FullO3CPU::vecMode</a></div><div class="ttdeci">Enums::VecRegRenameMode vecMode</div><div class="ttdoc">The rename mode of the vector registers. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00575">cpu.hh:575</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a222eb3b2b51e68ae725de11388daa42b"><div class="ttname"><a href="classFullO3CPU.html#a222eb3b2b51e68ae725de11388daa42b">FullO3CPU::fpRegfileWrites</a></div><div class="ttdeci">Stats::Scalar fpRegfileWrites</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00776">cpu.hh:776</a></div></div>
<div class="ttc" id="classFullO3CPU_html_aa4a6b0114ac50e4775c7a6f6c909c2ea"><div class="ttname"><a href="classFullO3CPU.html#aa4a6b0114ac50e4775c7a6f6c909c2ea">FullO3CPU::readArchVecReg</a></div><div class="ttdeci">const VecRegContainer &amp; readArchVecReg(int reg_idx, ThreadID tid) const</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01338">cpu.cc:1338</a></div></div>
<div class="ttc" id="classClocked_html_a082ec89d11f90b11b91ba7876040e41e"><div class="ttname"><a href="classClocked.html#a082ec89d11f90b11b91ba7876040e41e">Clocked::clockEdge</a></div><div class="ttdeci">Tick clockEdge(Cycles cycles=Cycles(0)) const</div><div class="ttdoc">Determine the tick when a cycle begins, by default the current one, but the argument also enables the...</div><div class="ttdef"><b>Definition:</b> <a href="clocked__object_8hh_source.html#l00180">clocked_object.hh:180</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a4467daf6241f30b560b945d80f087ab1"><div class="ttname"><a href="classFullO3CPU.html#a4467daf6241f30b560b945d80f087ab1">FullO3CPU::tryDrain</a></div><div class="ttdeci">bool tryDrain()</div><div class="ttdoc">Check if the pipeline has drained and signal drain done. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01018">cpu.cc:1018</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a79fa73a661a80d43a67fc78365ffcb77"><div class="ttname"><a href="classFullO3CPU.html#a79fa73a661a80d43a67fc78365ffcb77">FullO3CPU::vecRegfileWrites</a></div><div class="ttdeci">Stats::Scalar vecRegfileWrites</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00779">cpu.hh:779</a></div></div>
<div class="ttc" id="classFullO3CPU_html_aeb955ec757eccc22137b45fa131834dc"><div class="ttname"><a href="classFullO3CPU.html#aeb955ec757eccc22137b45fa131834dc">FullO3CPU::readIntReg</a></div><div class="ttdeci">RegVal readIntReg(PhysRegIdPtr phys_reg)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01199">cpu.cc:1199</a></div></div>
<div class="ttc" id="classFullO3CPU_html_adf30d90663a78d76cb6b5f3b8358c09e"><div class="ttname"><a href="classFullO3CPU.html#adf30d90663a78d76cb6b5f3b8358c09e">FullO3CPU::quiesceCycles</a></div><div class="ttdeci">Stats::Scalar quiesceCycles</div><div class="ttdoc">Stat for total number of cycles the CPU spends descheduled due to a quiesce operation or waiting for ...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00757">cpu.hh:757</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a8aee41b817feb30e44a6bc784ea3838d"><div class="ttname"><a href="classFullO3CPU.html#a8aee41b817feb30e44a6bc784ea3838d">FullO3CPU::removeList</a></div><div class="ttdeci">std::queue&lt; ListIt &gt; removeList</div><div class="ttdoc">List of all the instructions that will be removed at the end of this cycle. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00544">cpu.hh:544</a></div></div>
<div class="ttc" id="namespaceStats_html_a4a8d8ef967fddb728594b751a6170802"><div class="ttname"><a href="namespaceStats.html#a4a8d8ef967fddb728594b751a6170802">Stats::total</a></div><div class="ttdeci">const FlagsType total</div><div class="ttdoc">Print the total. </div><div class="ttdef"><b>Definition:</b> <a href="info_8hh_source.html#l00051">info.hh:51</a></div></div>
<div class="ttc" id="classBaseCPU_html_a4ea565dccac89d58fe740332aa97b841"><div class="ttname"><a href="classBaseCPU.html#a4ea565dccac89d58fe740332aa97b841">BaseCPU::switchOut</a></div><div class="ttdeci">virtual void switchOut()</div><div class="ttdoc">Prepare for another CPU to take over execution. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8cc_source.html#l00543">base.cc:543</a></div></div>
<div class="ttc" id="classFullO3CPU_html_aaf72249c868c934262979a7cd86c8c96"><div class="ttname"><a href="classFullO3CPU.html#aaf72249c868c934262979a7cd86c8c96">FullO3CPU::setMiscRegNoEffect</a></div><div class="ttdeci">void setMiscRegNoEffect(int misc_reg, RegVal val, ThreadID tid)</div><div class="ttdoc">Sets a miscellaneous register. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01184">cpu.cc:1184</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a192b210a26f038691d0f095d85dc0953"><div class="ttname"><a href="base_2types_8hh.html#a192b210a26f038691d0f095d85dc0953">InvalidThreadID</a></div><div class="ttdeci">const ThreadID InvalidThreadID</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00228">types.hh:228</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a4c4a75a19850ceb2bac17898a205ae70"><div class="ttname"><a href="classFullO3CPU.html#a4c4a75a19850ceb2bac17898a205ae70">FullO3CPU::removeInstsNotInROB</a></div><div class="ttdeci">void removeInstsNotInROB(ThreadID tid)</div><div class="ttdoc">Remove all instructions that are not currently in the ROB. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01549">cpu.cc:1549</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a011df4267bc9cf0d1fe12f04f9b5809e"><div class="ttname"><a href="classFullO3CPU.html#a011df4267bc9cf0d1fe12f04f9b5809e">FullO3CPU::cpi</a></div><div class="ttdeci">Stats::Formula cpi</div><div class="ttdoc">Stat for the CPI per thread. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00763">cpu.hh:763</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a5e909eae8ed2bf9d0d1186c60b820945"><div class="ttname"><a href="classFullO3CPU.html#a5e909eae8ed2bf9d0d1186c60b820945">FullO3CPU::checker</a></div><div class="ttdeci">Checker&lt; Impl &gt; * checker</div><div class="ttdoc">Pointer to the checker, which can dynamically verify instruction results at run time. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00690">cpu.hh:690</a></div></div>
<div class="ttc" id="classFullO3CPU_html_afdb35f7be9883d936a1c7dec9c97934d"><div class="ttname"><a href="classFullO3CPU.html#afdb35f7be9883d936a1c7dec9c97934d">FullO3CPU::isThreadExiting</a></div><div class="ttdeci">bool isThreadExiting(ThreadID tid) const</div><div class="ttdoc">Is the thread trying to exit? </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01784">cpu.cc:1784</a></div></div>
<div class="ttc" id="classUnifiedFreeList_html"><div class="ttname"><a href="classUnifiedFreeList.html">UnifiedFreeList</a></div><div class="ttdoc">FreeList class that simply holds the list of free integer and floating point registers. </div><div class="ttdef"><b>Definition:</b> <a href="free__list_8hh_source.html#l00117">free_list.hh:117</a></div></div>
<div class="ttc" id="classPhysRegId_html"><div class="ttname"><a href="classPhysRegId.html">PhysRegId</a></div><div class="ttdoc">Physical register ID. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00229">reg_class.hh:229</a></div></div>
<div class="ttc" id="classPhysRegFile_html_a19a7e22761e327f4e776d8b850dd3b32"><div class="ttname"><a href="classPhysRegFile.html#a19a7e22761e327f4e776d8b850dd3b32">PhysRegFile::readVecPredReg</a></div><div class="ttdeci">const VecPredRegContainer &amp; readVecPredReg(PhysRegIdPtr phys_reg) const</div><div class="ttdoc">Reads a predicate register. </div><div class="ttdef"><b>Definition:</b> <a href="regfile_8hh_source.html#l00273">regfile.hh:273</a></div></div>
<div class="ttc" id="classStats_1_1DataWrap_html_a8f6effeadf113613c8e96c732bef7228"><div class="ttname"><a href="classStats_1_1DataWrap.html#a8f6effeadf113613c8e96c732bef7228">Stats::DataWrap::name</a></div><div class="ttdeci">Derived &amp; name(const std::string &amp;name)</div><div class="ttdoc">Set the name and marks this stat to print at the end of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l00279">statistics.hh:279</a></div></div>
<div class="ttc" id="base_2types_8hh_html_ab39b1a4f9dad884694c7a74ed69e6a6b"><div class="ttname"><a href="base_2types_8hh.html#ab39b1a4f9dad884694c7a74ed69e6a6b">ThreadID</a></div><div class="ttdeci">int16_t ThreadID</div><div class="ttdoc">Thread index/ID type. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00227">types.hh:227</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a1f2462d5c6b946bfac3e4e4bfa6d50fa"><div class="ttname"><a href="classFullO3CPU.html#a1f2462d5c6b946bfac3e4e4bfa6d50fa">FullO3CPU::switchOut</a></div><div class="ttdeci">void switchOut() override</div><div class="ttdoc">Switches out this CPU. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01122">cpu.cc:1122</a></div></div>
<div class="ttc" id="classO3ThreadContext_html_ac34d390290b71d924e3ff3a35a0ef828"><div class="ttname"><a href="classO3ThreadContext.html#ac34d390290b71d924e3ff3a35a0ef828">O3ThreadContext::cpu</a></div><div class="ttdeci">O3CPU * cpu</div><div class="ttdoc">Pointer to the CPU. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2thread__context_8hh_source.html#l00076">thread_context.hh:76</a></div></div>
<div class="ttc" id="classProbePointArg_html"><div class="ttname"><a href="classProbePointArg.html">ProbePointArg</a></div><div class="ttdoc">ProbePointArg generates a point for the class of Arg. </div><div class="ttdef"><b>Definition:</b> <a href="thermal__domain_8hh_source.html#l00052">thermal_domain.hh:52</a></div></div>
<div class="ttc" id="classBaseCPU_html_a07eaa3b6dbe0c21b9c5780dff534f173"><div class="ttname"><a href="classBaseCPU.html#a07eaa3b6dbe0c21b9c5780dff534f173">BaseCPU::regProbePoints</a></div><div class="ttdeci">void regProbePoints() override</div><div class="ttdoc">Register probe points for this object. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8cc_source.html#l00354">base.cc:354</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a01b8b594f65b6927e52cc698982c6f49"><div class="ttname"><a href="classFullO3CPU.html#a01b8b594f65b6927e52cc698982c6f49">FullO3CPU::tcBase</a></div><div class="ttdeci">ThreadContext * tcBase(ThreadID tid)</div><div class="ttdoc">Returns a pointer to a thread context. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00678">cpu.hh:678</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a8400b854e7f9bb8a0df55e5f1d8d09bc"><div class="ttname"><a href="classFullO3CPU.html#a8400b854e7f9bb8a0df55e5f1d8d09bc">FullO3CPU::setCCReg</a></div><div class="ttdeci">void setCCReg(PhysRegIdPtr phys_reg, RegVal val)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01308">cpu.cc:1308</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a9829f21400941521ac9659b6bde53768"><div class="ttname"><a href="classFullO3CPU.html#a9829f21400941521ac9659b6bde53768">FullO3CPU::iewQueue</a></div><div class="ttdeci">TimeBuffer&lt; IEWStruct &gt; iewQueue</div><div class="ttdoc">The IEW stage&amp;#39;s instruction queue. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00646">cpu.hh:646</a></div></div>
<div class="ttc" id="serialize_8hh_html_a821b5f5905353967b548ad54944d553e"><div class="ttname"><a href="serialize_8hh.html#a821b5f5905353967b548ad54944d553e">CheckpointOut</a></div><div class="ttdeci">std::ostream CheckpointOut</div><div class="ttdef"><b>Definition:</b> <a href="serialize_8hh_source.html#l00068">serialize.hh:68</a></div></div>
<div class="ttc" id="classThreadContext_html_a7b7149621d48abf9c88dd7ef28c3ede7af2b2df42c993156412afb11741fec94b"><div class="ttname"><a href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7af2b2df42c993156412afb11741fec94b">ThreadContext::Active</a></div><div class="ttdoc">Running. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00106">thread_context.hh:106</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a45d401cf6ad25bc96c5d0a0bf27d25b0"><div class="ttname"><a href="classFullO3CPU.html#a45d401cf6ad25bc96c5d0a0bf27d25b0">FullO3CPU::Thread</a></div><div class="ttdeci">O3ThreadState&lt; Impl &gt; Thread</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00112">cpu.hh:112</a></div></div>
<div class="ttc" id="arch_2generic_2types_8hh_html_aaa1a1a9639697fa452e491a57ced71ba"><div class="ttname"><a href="arch_2generic_2types_8hh.html#aaa1a1a9639697fa452e491a57ced71ba">ElemIndex</a></div><div class="ttdeci">uint16_t ElemIndex</div><div class="ttdoc">Logical vector register elem index type. </div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00045">types.hh:45</a></div></div>
<div class="ttc" id="classThreadContext_html_a7b7149621d48abf9c88dd7ef28c3ede7a48c84e327dc1e92883d25b768ae191e9"><div class="ttname"><a href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7a48c84e327dc1e92883d25b768ae191e9">ThreadContext::Halted</a></div><div class="ttdoc">Permanently shut down. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00119">thread_context.hh:119</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a74bdf6319ffc6aa9839b86bf4bdfed15"><div class="ttname"><a href="classFullO3CPU.html#a74bdf6319ffc6aa9839b86bf4bdfed15">FullO3CPU::startup</a></div><div class="ttdeci">void startup() override</div><div class="ttdoc">startup() is the final initialization call before simulation. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l00618">cpu.cc:618</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a5f6ab90e63acac556ea4d3102b9dbcbf"><div class="ttname"><a href="classFullO3CPU.html#a5f6ab90e63acac556ea4d3102b9dbcbf">FullO3CPU::setArchCCReg</a></div><div class="ttdeci">void setArchCCReg(int reg_idx, RegVal val, ThreadID tid)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01451">cpu.cc:1451</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a55f5ebb19c85f88f293e6938cd51c9e1"><div class="ttname"><a href="classFullO3CPU.html#a55f5ebb19c85f88f293e6938cd51c9e1">FullO3CPU::regFile</a></div><div class="ttdeci">PhysRegFile regFile</div><div class="ttdoc">The register file. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00578">cpu.hh:578</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a170e3e064c73e8afe41a0297a878dc06"><div class="ttname"><a href="classFullO3CPU.html#a170e3e064c73e8afe41a0297a878dc06">FullO3CPU::dumpInsts</a></div><div class="ttdeci">void dumpInsts()</div><div class="ttdoc">Debug function to print all instructions on the list. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01670">cpu.cc:1670</a></div></div>
<div class="ttc" id="classBaseCPU_html_a997410692bca0ae3f8d3971b37d1782f"><div class="ttname"><a href="classBaseCPU.html#a997410692bca0ae3f8d3971b37d1782f">BaseCPU::deschedulePowerGatingEvent</a></div><div class="ttdeci">void deschedulePowerGatingEvent()</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8cc_source.html#l00455">base.cc:455</a></div></div>
<div class="ttc" id="classFullO3CPU_html_af382bd51bcf2506e12a0c108116438a9"><div class="ttname"><a href="classFullO3CPU.html#af382bd51bcf2506e12a0c108116438a9">FullO3CPU::readFloatReg</a></div><div class="ttdeci">RegVal readFloatReg(PhysRegIdPtr phys_reg)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01207">cpu.cc:1207</a></div></div>
<div class="ttc" id="classPhysRegFile_html_aa9384b4ffc580c24342b057d5ca409c3"><div class="ttname"><a href="classPhysRegFile.html#aa9384b4ffc580c24342b057d5ca409c3">PhysRegFile::setIntReg</a></div><div class="ttdeci">void setIntReg(PhysRegIdPtr phys_reg, RegVal val)</div><div class="ttdoc">Sets an integer register to the given value. </div><div class="ttdef"><b>Definition:</b> <a href="regfile_8hh_source.html#l00305">regfile.hh:305</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ae9767244dd7aa52c4e651f338a52ae78"><div class="ttname"><a href="classFullO3CPU.html#ae9767244dd7aa52c4e651f338a52ae78">FullO3CPU::setVecPredReg</a></div><div class="ttdeci">void setVecPredReg(PhysRegIdPtr reg_idx, const VecPredRegContainer &amp;val)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01299">cpu.cc:1299</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a233e755911c9143f96bef37eedb1e009"><div class="ttname"><a href="namespaceAlphaISA.html#a233e755911c9143f96bef37eedb1e009">AlphaISA::PCState</a></div><div class="ttdeci">GenericISA::SimplePCState&lt; MachInst &gt; PCState</div><div class="ttdef"><b>Definition:</b> <a href="arch_2alpha_2types_8hh_source.html#l00043">types.hh:43</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ae95fe355ff29bc7ab45cf96d557a140e"><div class="ttname"><a href="classFullO3CPU.html#ae95fe355ff29bc7ab45cf96d557a140e">FullO3CPU::readArchVecPredReg</a></div><div class="ttdeci">const VecPredRegContainer &amp; readArchVecPredReg(int reg_idx, ThreadID tid) const</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01368">cpu.cc:1368</a></div></div>
<div class="ttc" id="cpu_2checker_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2checker_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="classFullO3CPU_html_aff35d813ef6b7d0891f5303dd30f71fb"><div class="ttname"><a href="classFullO3CPU.html#aff35d813ef6b7d0891f5303dd30f71fb">FullO3CPU::activityRec</a></div><div class="ttdeci">ActivityRecorder activityRec</div><div class="ttdoc">The activity recorder; used to tell if the CPU has any activity remaining or if it can go to idle and...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00653">cpu.hh:653</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a794c7c2bce215756d0cc11f20d86c06f"><div class="ttname"><a href="classFullO3CPU.html#a794c7c2bce215756d0cc11f20d86c06f">FullO3CPU::vecPredRegfileReads</a></div><div class="ttdeci">Stats::Scalar vecPredRegfileReads</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00781">cpu.hh:781</a></div></div>
<div class="ttc" id="sim_2system_8hh_html"><div class="ttname"><a href="sim_2system_8hh.html">system.hh</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a048ad7a9769733fd6182f3f65f8a09db"><div class="ttname"><a href="classFullO3CPU.html#a048ad7a9769733fd6182f3f65f8a09db">FullO3CPU::idleCycles</a></div><div class="ttdeci">Stats::Scalar idleCycles</div><div class="ttdoc">Stat for total number of cycles the CPU spends descheduled. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00754">cpu.hh:754</a></div></div>
<div class="ttc" id="classVecPredRegContainer_html"><div class="ttname"><a href="classVecPredRegContainer.html">VecPredRegContainer</a></div><div class="ttdoc">Generic predicate register container. </div><div class="ttdef"><b>Definition:</b> <a href="vec__pred__reg_8hh_source.html#l00051">vec_pred_reg.hh:51</a></div></div>
<div class="ttc" id="classActivityRecorder_html_a15680655b8e19e88b2e2bf1c4416448e"><div class="ttname"><a href="classActivityRecorder.html#a15680655b8e19e88b2e2bf1c4416448e">ActivityRecorder::active</a></div><div class="ttdeci">bool active()</div><div class="ttdoc">Returns if the CPU should be active. </div><div class="ttdef"><b>Definition:</b> <a href="activity_8hh_source.html#l00090">activity.hh:90</a></div></div>
<div class="ttc" id="classSimObject_html_ab6f8b1c9e7c8239917c9b27254c5fe82"><div class="ttname"><a href="classSimObject.html#ab6f8b1c9e7c8239917c9b27254c5fe82">SimObject::getProbeManager</a></div><div class="ttdeci">ProbeManager * getProbeManager()</div><div class="ttdoc">Get the probe manager for this object. </div><div class="ttdef"><b>Definition:</b> <a href="sim__object_8cc_source.html#l00120">sim_object.cc:120</a></div></div>
<div class="ttc" id="quiesce__event_8hh_html"><div class="ttname"><a href="quiesce__event_8hh.html">quiesce_event.hh</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a9232384b66506c888888c74d14e08fa4"><div class="ttname"><a href="classFullO3CPU.html#a9232384b66506c888888c74d14e08fa4">FullO3CPU::readCCReg</a></div><div class="ttdeci">RegVal readCCReg(PhysRegIdPtr phys_reg)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01259">cpu.cc:1259</a></div></div>
<div class="ttc" id="classBaseCPU_html_a205aff3cc2e726632f492ccd4f45d3ca"><div class="ttname"><a href="classBaseCPU.html#a205aff3cc2e726632f492ccd4f45d3ca">BaseCPU::numCycles</a></div><div class="ttdeci">Stats::Scalar numCycles</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00603">base.hh:603</a></div></div>
<div class="ttc" id="classFullO3CPU_html_aa3cb899115fac860f17bcdd787f5f740"><div class="ttname"><a href="classFullO3CPU.html#aa3cb899115fac860f17bcdd787f5f740">FullO3CPU::exitThreads</a></div><div class="ttdeci">void exitThreads()</div><div class="ttdoc">Terminate all threads that are ready to exit. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01812">cpu.cc:1812</a></div></div>
<div class="ttc" id="classPhysRegFile_html_a3a6db975cee0175e4fa497d7ce03f90b"><div class="ttname"><a href="classPhysRegFile.html#a3a6db975cee0175e4fa497d7ce03f90b">PhysRegFile::readVecReg</a></div><div class="ttdeci">const VecRegContainer &amp; readVecReg(PhysRegIdPtr phys_reg) const</div><div class="ttdoc">Reads a vector register. </div><div class="ttdef"><b>Definition:</b> <a href="regfile_8hh_source.html#l00209">regfile.hh:209</a></div></div>
<div class="ttc" id="classFullO3CPU_html_abbe48917459a8c6e7f2e3e93ebe50acc"><div class="ttname"><a href="classFullO3CPU.html#abbe48917459a8c6e7f2e3e93ebe50acc">FullO3CPU::nextInstAddr</a></div><div class="ttdeci">Addr nextInstAddr(ThreadID tid)</div><div class="ttdoc">Reads the next PC of a specific thread. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01483">cpu.cc:1483</a></div></div>
<div class="ttc" id="classBaseCPU_html_a2f23fd3267b49197b46ba0aceb1e0cb8"><div class="ttname"><a href="classBaseCPU.html#a2f23fd3267b49197b46ba0aceb1e0cb8">BaseCPU::init</a></div><div class="ttdeci">void init() override</div><div class="ttdoc">init() is called after all C++ SimObjects have been created and all ports are connected. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8cc_source.html#l00281">base.cc:281</a></div></div>
<div class="ttc" id="classThreadContext_html_af8521a9f618db8c70a3291240a166abf"><div class="ttname"><a href="classThreadContext.html#af8521a9f618db8c70a3291240a166abf">ThreadContext::contextId</a></div><div class="ttdeci">virtual ContextID contextId() const =0</div></div>
<div class="ttc" id="structRenameMode_html"><div class="ttname"><a href="structRenameMode.html">RenameMode</a></div><div class="ttdoc">Helper structure to get the vector register mode for a given ISA. </div><div class="ttdef"><b>Definition:</b> <a href="traits_8hh_source.html#l00054">traits.hh:54</a></div></div>
<div class="ttc" id="classRegId_html_a71f999a53a753d40eb936374cc6cc844"><div class="ttname"><a href="classRegId.html#a71f999a53a753d40eb936374cc6cc844">RegId::index</a></div><div class="ttdeci">const RegIndex &amp; index() const</div><div class="ttdoc">Index accessors. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00179">reg_class.hh:179</a></div></div>
<div class="ttc" id="classBaseCPU_html"><div class="ttname"><a href="classBaseCPU.html">BaseCPU</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu__dummy_8hh_source.html#l00045">cpu_dummy.hh:45</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a91979bd9a40983c5107f48ca2b581ba8"><div class="ttname"><a href="classFullO3CPU.html#a91979bd9a40983c5107f48ca2b581ba8">FullO3CPU::commitRenameMap</a></div><div class="ttdeci">CPUPolicy::RenameMap commitRenameMap[Impl::MaxThreads]</div><div class="ttdoc">The commit rename map. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00587">cpu.hh:587</a></div></div>
<div class="ttc" id="classEventManager_html_a749a10828b2dd5017a2582960d04e400"><div class="ttname"><a href="classEventManager.html#a749a10828b2dd5017a2582960d04e400">EventManager::schedule</a></div><div class="ttdeci">void schedule(Event &amp;event, Tick when)</div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00744">eventq.hh:744</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a758dfded81f7df755c1ef5691374c562"><div class="ttname"><a href="classFullO3CPU.html#a758dfded81f7df755c1ef5691374c562">FullO3CPU::totalOps</a></div><div class="ttdeci">Counter totalOps() const override</div><div class="ttdoc">Count the Total Ops (including micro ops) committed in the CPU. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l00685">cpu.cc:685</a></div></div>
<div class="ttc" id="classFullO3CPU_html_acd2425a8a098602af055382dc299d73f"><div class="ttname"><a href="classFullO3CPU.html#acd2425a8a098602af055382dc299d73f">FullO3CPU::ccRegfileReads</a></div><div class="ttdeci">Stats::Scalar ccRegfileReads</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00784">cpu.hh:784</a></div></div>
<div class="ttc" id="classPhysRegFile_html_a0eb5b9c9ed5410b1c2fc9e0cc66f737b"><div class="ttname"><a href="classPhysRegFile.html#a0eb5b9c9ed5410b1c2fc9e0cc66f737b">PhysRegFile::totalNumPhysRegs</a></div><div class="ttdeci">unsigned totalNumPhysRegs() const</div><div class="ttdef"><b>Definition:</b> <a href="regfile_8hh_source.html#l00176">regfile.hh:176</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a221dd1332d5a3c726842a1a2552bda03"><div class="ttname"><a href="classFullO3CPU.html#a221dd1332d5a3c726842a1a2552bda03">FullO3CPU&lt; O3CPUImpl &gt;::O3CPU</a></div><div class="ttdeci">O3CPUImpl ::O3CPU O3CPU</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00104">cpu.hh:104</a></div></div>
<div class="ttc" id="stat__control_8hh_html"><div class="ttname"><a href="stat__control_8hh.html">stat_control.hh</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ab6acccef3d23b7399acd6ea913379a95"><div class="ttname"><a href="classFullO3CPU.html#ab6acccef3d23b7399acd6ea913379a95">FullO3CPU::readVecPredReg</a></div><div class="ttdeci">const VecPredRegContainer &amp; readVecPredReg(PhysRegIdPtr reg_idx) const</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01241">cpu.cc:1241</a></div></div>
<div class="ttc" id="classProcess_html"><div class="ttname"><a href="classProcess.html">Process</a></div><div class="ttdef"><b>Definition:</b> <a href="sim_2process_8hh_source.html#l00064">process.hh:64</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a75ab35fb784ac710573e41f53bc5a9cc"><div class="ttname"><a href="classFullO3CPU.html#a75ab35fb784ac710573e41f53bc5a9cc">FullO3CPU::globalSeqNum</a></div><div class="ttdeci">InstSeqNum globalSeqNum</div><div class="ttdoc">The global sequence number counter. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00684">cpu.hh:684</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a8b39c3889d140e26b492dd449997f24b"><div class="ttname"><a href="classFullO3CPU.html#a8b39c3889d140e26b492dd449997f24b">FullO3CPU::renameQueue</a></div><div class="ttdeci">TimeBuffer&lt; RenameStruct &gt; renameQueue</div><div class="ttdoc">The rename stage&amp;#39;s instruction queue. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00643">cpu.hh:643</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a4dbcb47acd1dd606ead0ca820ec8b3d6"><div class="ttname"><a href="classFullO3CPU.html#a4dbcb47acd1dd606ead0ca820ec8b3d6">FullO3CPU::removeFrontInst</a></div><div class="ttdeci">void removeFrontInst(const DynInstPtr &amp;inst)</div><div class="ttdoc">Remove an instruction from the front end of the list. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01535">cpu.cc:1535</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a254337d51cbd32d7766948da13f30701"><div class="ttname"><a href="classFullO3CPU.html#a254337d51cbd32d7766948da13f30701">FullO3CPU::scoreboard</a></div><div class="ttdeci">Scoreboard scoreboard</div><div class="ttdoc">Integer Register Scoreboard. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00603">cpu.hh:603</a></div></div>
<div class="ttc" id="classO3ThreadContext_html"><div class="ttname"><a href="classO3ThreadContext.html">O3ThreadContext</a></div><div class="ttdoc">Derived ThreadContext class for use with the O3CPU. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00076">cpu.hh:76</a></div></div>
<div class="ttc" id="classRegId_html"><div class="ttname"><a href="classRegId.html">RegId</a></div><div class="ttdoc">Register ID: describe an architectural register with its class and index. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00079">reg_class.hh:79</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ad12e71c3ed2e126d0466e90f44ccbb5a"><div class="ttname"><a href="classFullO3CPU.html#ad12e71c3ed2e126d0466e90f44ccbb5a">FullO3CPU::regStats</a></div><div class="ttdeci">void regStats() override</div><div class="ttdoc">Registers statistics. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l00398">cpu.cc:398</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0ab412c1eeaf26e79fee8922d9a479889c"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0ab412c1eeaf26e79fee8922d9a479889c">IntRegClass</a></div><div class="ttdoc">Integer register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00057">reg_class.hh:57</a></div></div>
<div class="ttc" id="classPhysRegFile_html_af2918f6eff636857c303349675e72062"><div class="ttname"><a href="classPhysRegFile.html#af2918f6eff636857c303349675e72062">PhysRegFile::readFloatReg</a></div><div class="ttdeci">RegVal readFloatReg(PhysRegIdPtr phys_reg) const</div><div class="ttdef"><b>Definition:</b> <a href="regfile_8hh_source.html#l00195">regfile.hh:195</a></div></div>
<div class="ttc" id="classStats_1_1DataWrap_html_a21c87112d21fd2a0caa14aaa343d8bc1"><div class="ttname"><a href="classStats_1_1DataWrap.html#a21c87112d21fd2a0caa14aaa343d8bc1">Stats::DataWrap::desc</a></div><div class="ttdeci">Derived &amp; desc(const std::string &amp;_desc)</div><div class="ttdoc">Set the description and marks this stat to print at the end of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="statistics_8hh_source.html#l00312">statistics.hh:312</a></div></div>
<div class="ttc" id="classThreadContext_html_a7b7149621d48abf9c88dd7ef28c3ede7a22e910bf968e46f119def273b5875dfe"><div class="ttname"><a href="classThreadContext.html#a7b7149621d48abf9c88dd7ef28c3ede7a22e910bf968e46f119def273b5875dfe">ThreadContext::Suspended</a></div><div class="ttdoc">Temporarily inactive. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00110">thread_context.hh:110</a></div></div>
<div class="ttc" id="osfpal_8hh_html"><div class="ttname"><a href="osfpal_8hh.html">osfpal.hh</a></div></div>
<div class="ttc" id="classFullO3CPU_html_aee0ab82456d601a9226b5f80ecfb107c"><div class="ttname"><a href="classFullO3CPU.html#aee0ab82456d601a9226b5f80ecfb107c">FullO3CPU::drain</a></div><div class="ttdeci">DrainState drain() override</div><div class="ttdoc">Starts draining the CPU&amp;#39;s pipeline of all instructions in order to stop all memory accesses...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l00955">cpu.cc:955</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a36503dbc8d3347746cf3e75e84cc5948"><div class="ttname"><a href="classFullO3CPU.html#a36503dbc8d3347746cf3e75e84cc5948">FullO3CPU::setArchVecReg</a></div><div class="ttdeci">void setArchVecReg(int reg_idx, const VecRegContainer &amp;val, ThreadID tid)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01421">cpu.cc:1421</a></div></div>
<div class="ttc" id="classFullO3CPU_html_af9abc78fe1d785b7758aa45d509cbb9d"><div class="ttname"><a href="classFullO3CPU.html#af9abc78fe1d785b7758aa45d509cbb9d">FullO3CPU::readArchCCReg</a></div><div class="ttdeci">RegVal readArchCCReg(int reg_idx, ThreadID tid)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01388">cpu.cc:1388</a></div></div>
<div class="ttc" id="classFullO3CPU_html_aa06829f19f2a8ab7b370e66337cb1c29"><div class="ttname"><a href="classFullO3CPU.html#aa06829f19f2a8ab7b370e66337cb1c29">FullO3CPU::iew</a></div><div class="ttdeci">CPUPolicy::IEW iew</div><div class="ttdoc">The issue/execute/writeback stages. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00569">cpu.hh:569</a></div></div>
<div class="ttc" id="reg__class_8hh_html_a3ed1e3c98353f2cc926e9d2b2a527cc0a593bec642ffa754054b3e92477eac4f7"><div class="ttname"><a href="reg__class_8hh.html#a3ed1e3c98353f2cc926e9d2b2a527cc0a593bec642ffa754054b3e92477eac4f7">VecRegClass</a></div><div class="ttdoc">Vector Register. </div><div class="ttdef"><b>Definition:</b> <a href="reg__class_8hh_source.html#l00060">reg_class.hh:60</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a8a4567b690974830073f91b733d2dc69"><div class="ttname"><a href="classFullO3CPU.html#a8a4567b690974830073f91b733d2dc69">FullO3CPU::setIntReg</a></div><div class="ttdeci">void setIntReg(PhysRegIdPtr phys_reg, RegVal val)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01267">cpu.cc:1267</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a1179a5f842020b1d5418e86fe82eeea4"><div class="ttname"><a href="classFullO3CPU.html#a1179a5f842020b1d5418e86fe82eeea4">FullO3CPU::ListIt</a></div><div class="ttdeci">std::list&lt; DynInstPtr &gt;::iterator ListIt</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00114">cpu.hh:114</a></div></div>
<div class="ttc" id="namespaceArmISA_html_aff45985b1b166a9f9a61198992af819f"><div class="ttname"><a href="namespaceArmISA.html#aff45985b1b166a9f9a61198992af819f">ArmISA::t</a></div><div class="ttdeci">Bitfield&lt; 5 &gt; t</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00070">miscregs_types.hh:70</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ad4d649ac9a6739b62311e7050c025473"><div class="ttname"><a href="classFullO3CPU.html#ad4d649ac9a6739b62311e7050c025473">FullO3CPU::isa</a></div><div class="ttdeci">std::vector&lt; TheISA::ISA * &gt; isa</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00605">cpu.hh:605</a></div></div>
<div class="ttc" id="classSystem_html_a19aafc70a86bba48addec9d92ad70605"><div class="ttname"><a href="classSystem.html#a19aafc70a86bba48addec9d92ad70605">System::isTimingMode</a></div><div class="ttdeci">bool isTimingMode() const</div><div class="ttdoc">Is the system in timing mode? </div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8hh_source.html#l00150">system.hh:150</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a676bc7a6599e96a70dcfffe643a7f9f6"><div class="ttname"><a href="classFullO3CPU.html#a676bc7a6599e96a70dcfffe643a7f9f6">FullO3CPU::scheduleThreadExitEvent</a></div><div class="ttdeci">void scheduleThreadExitEvent(ThreadID tid)</div><div class="ttdoc">If a thread is trying to exit and its corresponding trap event has been completed, schedule an event to terminate the thread. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01791">cpu.cc:1791</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a58656f4c3813c15a81d344c9167f0cb5"><div class="ttname"><a href="classFullO3CPU.html#a58656f4c3813c15a81d344c9167f0cb5">FullO3CPU::instList</a></div><div class="ttdeci">std::list&lt; DynInstPtr &gt; instList</div><div class="ttdoc">List of all the instructions in flight. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00539">cpu.hh:539</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a1126ca457670b4bb8058bcfdb6329e9f"><div class="ttname"><a href="classFullO3CPU.html#a1126ca457670b4bb8058bcfdb6329e9f">FullO3CPU::cleanUpRemovedInsts</a></div><div class="ttdeci">void cleanUpRemovedInsts()</div><div class="ttdoc">Cleans up all instructions on the remove list. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01644">cpu.cc:1644</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a470123cb4b24155c8d9ca93d0311d81d"><div class="ttname"><a href="namespaceAlphaISA.html#a470123cb4b24155c8d9ca93d0311d81d">AlphaISA::NumVecElemPerVecReg</a></div><div class="ttdeci">constexpr unsigned NumVecElemPerVecReg</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00054">registers.hh:54</a></div></div>
<div class="ttc" id="classActivityRecorder_html_ab051abcb3f284fe59d0d5d63dd7e47bf"><div class="ttname"><a href="classActivityRecorder.html#ab051abcb3f284fe59d0d5d63dd7e47bf">ActivityRecorder::advance</a></div><div class="ttdeci">void advance()</div><div class="ttdoc">Advances the activity buffer, decrementing the activityCount if active communication just left the ti...</div><div class="ttdef"><b>Definition:</b> <a href="activity_8cc_source.html#l00072">activity.cc:72</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a2f99bf9526e4f2beaea7aec6f7a21935"><div class="ttname"><a href="classFullO3CPU.html#a2f99bf9526e4f2beaea7aec6f7a21935">FullO3CPU::drainSanityCheck</a></div><div class="ttdeci">void drainSanityCheck() const</div><div class="ttdoc">Perform sanity checks after a drain. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01034">cpu.cc:1034</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a94d0a5365322ee25b9af6989e55de894"><div class="ttname"><a href="classFullO3CPU.html#a94d0a5365322ee25b9af6989e55de894">FullO3CPU::getWritableVecPredReg</a></div><div class="ttdeci">VecPredRegContainer &amp; getWritableVecPredReg(PhysRegIdPtr reg_idx)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01250">cpu.cc:1250</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a8ff573b0b541978f7e3dc3e685d318db"><div class="ttname"><a href="classFullO3CPU.html#a8ff573b0b541978f7e3dc3e685d318db">FullO3CPU::drainResume</a></div><div class="ttdeci">void drainResume() override</div><div class="ttdoc">Resumes execution after a drain. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01092">cpu.cc:1092</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a58aa47b3f13f627abca70f4c000edad0"><div class="ttname"><a href="classFullO3CPU.html#a58aa47b3f13f627abca70f4c000edad0">FullO3CPU&lt; O3CPUImpl &gt;::DynInstPtr</a></div><div class="ttdeci">O3CPUImpl ::DynInstPtr DynInstPtr</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00103">cpu.hh:103</a></div></div>
<div class="ttc" id="classFullO3CPU_html_af4b6062423fafcf2a941ad8ba2578945"><div class="ttname"><a href="classFullO3CPU.html#af4b6062423fafcf2a941ad8ba2578945">FullO3CPU::getWritableArchVecPredReg</a></div><div class="ttdeci">VecPredRegContainer &amp; getWritableArchVecPredReg(int reg_idx, ThreadID tid)</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01378">cpu.cc:1378</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a1e263fbb1cb65488acbe5b55db949fbaa5bbc5de7d4fd2e1a3779b38736093e09"><div class="ttname"><a href="classFullO3CPU.html#a1e263fbb1cb65488acbe5b55db949fbaa5bbc5de7d4fd2e1a3779b38736093e09">FullO3CPU::Idle</a></div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00121">cpu.hh:121</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a1ae19bb5f9e2ccb045bd24b8f894644c"><div class="ttname"><a href="classFullO3CPU.html#a1ae19bb5f9e2ccb045bd24b8f894644c">FullO3CPU::commitDrained</a></div><div class="ttdeci">void commitDrained(ThreadID tid)</div><div class="ttdoc">Commit has reached a safe point to drain a thread. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01085">cpu.cc:1085</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a2e714d61b09f1b23d458f4bf4c05ba24"><div class="ttname"><a href="classFullO3CPU.html#a2e714d61b09f1b23d458f4bf4c05ba24">FullO3CPU::wakeup</a></div><div class="ttdeci">virtual void wakeup(ThreadID tid) override</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01720">cpu.cc:1720</a></div></div>
<div class="ttc" id="classO3ThreadContext_html_a8f5d7ccf4ec481f252177e05e16d8a3d"><div class="ttname"><a href="classO3ThreadContext.html#a8f5d7ccf4ec481f252177e05e16d8a3d">O3ThreadContext::thread</a></div><div class="ttdeci">O3ThreadState&lt; Impl &gt; * thread</div><div class="ttdoc">Pointer to the thread state that this TC corrseponds to. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2thread__context_8hh_source.html#l00106">thread_context.hh:106</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ab8ab9240cb7fd3093edde254636ba745"><div class="ttname"><a href="classFullO3CPU.html#ab8ab9240cb7fd3093edde254636ba745">FullO3CPU::instDone</a></div><div class="ttdeci">void instDone(ThreadID tid, const DynInstPtr &amp;inst)</div><div class="ttdoc">Function to tell the CPU that an instruction has completed. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01514">cpu.cc:1514</a></div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="classBaseCPU_html_a258986ef5de8019c07bc338f1254e671"><div class="ttname"><a href="classBaseCPU.html#a258986ef5de8019c07bc338f1254e671">BaseCPU::params</a></div><div class="ttdeci">const Params * params() const</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8hh_source.html#l00311">base.hh:311</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_a2ffb21e191e86f0d92f29be8599a13dc"><div class="ttname"><a href="namespaceAlphaISA.html#a2ffb21e191e86f0d92f29be8599a13dc">AlphaISA::NumVecRegs</a></div><div class="ttdeci">const int NumVecRegs</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00095">registers.hh:95</a></div></div>
<div class="ttc" id="namespaceAlphaISA_html_ac3bdf5556028b6834f1ac52fec27c888"><div class="ttname"><a href="namespaceAlphaISA.html#ac3bdf5556028b6834f1ac52fec27c888">AlphaISA::NumIntRegs</a></div><div class="ttdeci">const int NumIntRegs</div><div class="ttdef"><b>Definition:</b> <a href="alpha_2registers_8hh_source.html#l00093">registers.hh:93</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a569a77e072ba8b79375ea9da20130a83"><div class="ttname"><a href="classFullO3CPU.html#a569a77e072ba8b79375ea9da20130a83">FullO3CPU::updateThreadPriority</a></div><div class="ttdeci">void updateThreadPriority()</div><div class="ttdoc">Update The Order In Which We Process Threads. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01747">cpu.cc:1747</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a15fa8aa3af7840ead31809d345032f2a"><div class="ttname"><a href="classFullO3CPU.html#a15fa8aa3af7840ead31809d345032f2a">FullO3CPU::processInterrupts</a></div><div class="ttdeci">void processInterrupts(const Fault &amp;interrupt)</div><div class="ttdoc">Processes any an interrupt fault. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l00895">cpu.cc:895</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a172545b26bfd1684e1103ba4b08f5e33"><div class="ttname"><a href="classFullO3CPU.html#a172545b26bfd1684e1103ba4b08f5e33">FullO3CPU::totalIpc</a></div><div class="ttdeci">Stats::Formula totalIpc</div><div class="ttdoc">Stat for the total IPC. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00769">cpu.hh:769</a></div></div>
<div class="ttc" id="classFullO3CPU_html_ac07f846de3672603a6cff6d0f51b2d85"><div class="ttname"><a href="classFullO3CPU.html#ac07f846de3672603a6cff6d0f51b2d85">FullO3CPU::readMiscRegNoEffect</a></div><div class="ttdeci">RegVal readMiscRegNoEffect(int misc_reg, ThreadID tid) const</div><div class="ttdoc">Register accessors. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01169">cpu.cc:1169</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a720b802a7a4c98c51aa5f7a1778f87e4"><div class="ttname"><a href="classFullO3CPU.html#a720b802a7a4c98c51aa5f7a1778f87e4">FullO3CPU::renameMap</a></div><div class="ttdeci">CPUPolicy::RenameMap renameMap[Impl::MaxThreads]</div><div class="ttdoc">The rename map. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00584">cpu.hh:584</a></div></div>
<div class="ttc" id="classFullO3CPU_html_acf220177112c167381e1368c74641671"><div class="ttname"><a href="classFullO3CPU.html#acf220177112c167381e1368c74641671">FullO3CPU::pcState</a></div><div class="ttdeci">void pcState(const TheISA::PCState &amp;newPCState, ThreadID tid)</div><div class="ttdoc">Sets the commit PC state of a specific thread. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01469">cpu.cc:1469</a></div></div>
<div class="ttc" id="classSystem_html_ad0fe435fb9766a61216d5eb92d8b2c20"><div class="ttname"><a href="classSystem.html#ad0fe435fb9766a61216d5eb92d8b2c20">System::totalNumInsts</a></div><div class="ttdeci">Counter totalNumInsts</div><div class="ttdef"><b>Definition:</b> <a href="sim_2system_8hh_source.html#l00612">system.hh:612</a></div></div>
<div class="ttc" id="full__system_8hh_html"><div class="ttname"><a href="full__system_8hh.html">full_system.hh</a></div></div>
<div class="ttc" id="classBaseCPU_html_a04fa733164b90e6aa56cb5b639a4f97d"><div class="ttname"><a href="classBaseCPU.html#a04fa733164b90e6aa56cb5b639a4f97d">BaseCPU::suspendContext</a></div><div class="ttdeci">virtual void suspendContext(ThreadID thread_num)</div><div class="ttdoc">Notify the CPU that the indicated context is now suspended. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2base_8cc_source.html#l00505">base.cc:505</a></div></div>
<div class="ttc" id="cprintf_8hh_html_afff2e732832f51f2e1fedb637e61fc76"><div class="ttname"><a href="cprintf_8hh.html#afff2e732832f51f2e1fedb637e61fc76">cprintf</a></div><div class="ttdeci">void cprintf(const char *format, const Args &amp;...args)</div><div class="ttdef"><b>Definition:</b> <a href="cprintf_8hh_source.html#l00156">cprintf.hh:156</a></div></div>
<div class="ttc" id="classFullO3CPU_html_aa99e43829cce15646b95635a71aac0b2"><div class="ttname"><a href="classFullO3CPU.html#aa99e43829cce15646b95635a71aac0b2">FullO3CPU::addThreadToExitingList</a></div><div class="ttdeci">void addThreadToExitingList(ThreadID tid)</div><div class="ttdoc">Insert tid to the list of threads trying to exit. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l01764">cpu.cc:1764</a></div></div>
<div class="ttc" id="classFullO3CPU_html"><div class="ttname"><a href="classFullO3CPU.html">FullO3CPU</a></div><div class="ttdoc">FullO3CPU class, has each of the stages (fetch through commit) within it, as well as all of the time ...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00098">cpu.hh:98</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a0a22d26face6968fd877ce449f534055"><div class="ttname"><a href="classFullO3CPU.html#a0a22d26face6968fd877ce449f534055">FullO3CPU::regProbePoints</a></div><div class="ttdeci">void regProbePoints() override</div><div class="ttdoc">Register probe points. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8cc_source.html#l00383">cpu.cc:383</a></div></div>
<div class="ttc" id="classEventBase_html_af616e9c06e5d13a5e71b27e094441d05"><div class="ttname"><a href="classEventBase.html#af616e9c06e5d13a5e71b27e094441d05">EventBase::CPU_Exit_Pri</a></div><div class="ttdeci">static const Priority CPU_Exit_Pri</div><div class="ttdoc">If we want to exit a thread in a CPU, it comes after CPU_Tick_Pri. </div><div class="ttdef"><b>Definition:</b> <a href="eventq_8hh_source.html#l00165">eventq.hh:165</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a05e4b26096aff26b1857e9b030c66877"><div class="ttname"><a href="classFullO3CPU.html#a05e4b26096aff26b1857e9b030c66877">FullO3CPU::ccRegfileWrites</a></div><div class="ttdeci">Stats::Scalar ccRegfileWrites</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00785">cpu.hh:785</a></div></div>
<div class="ttc" id="classFullO3CPU_html_a7bde463e7d3d0bdece444f23aa465748"><div class="ttname"><a href="classFullO3CPU.html#a7bde463e7d3d0bdece444f23aa465748">FullO3CPU::rename</a></div><div class="ttdeci">CPUPolicy::Rename rename</div><div class="ttdoc">The dispatch stage. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2o3_2cpu_8hh_source.html#l00566">cpu.hh:566</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:05 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
