$date
	Sun Mar 29 22:55:36 2020
$end
$version
	Icarus Verilog
$end
$timescale
	100ps
$end
$scope module lab_2_tb $end
$var wire 4 ! in_6 [3:0] $end
$var wire 4 " in_2 [3:0] $end
$var wire 1 # F_7 $end
$var wire 1 $ F_6 $end
$var wire 1 % F_2 $end
$var wire 1 & D $end
$var wire 1 ' C $end
$var wire 1 ( B $end
$var wire 1 ) A $end
$var integer 32 * i [31:0] $end
$scope module the_circut_2 $end
$var wire 4 + in [3:0] $end
$var reg 1 % F $end
$upscope $end
$scope module the_circut_6 $end
$var wire 1 $ F $end
$var wire 4 , in [3:0] $end
$var wire 1 - D $end
$var wire 1 . C $end
$var wire 1 / B $end
$var wire 1 0 A $end
$upscope $end
$scope module the_circut_7 $end
$var wire 1 ) A $end
$var wire 1 ( B $end
$var wire 1 ' C $end
$var wire 1 & D $end
$var wire 1 # F $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
00
0/
0.
0-
b0 ,
b0 +
b0 *
0)
0(
0'
0&
0%
0$
1#
b0 "
b0 !
$end
#100
0#
1$
1&
1-
b1 "
b1 +
b1 !
b1 ,
b1 *
#200
1#
0$
0&
1'
1.
0-
b10 "
b10 +
b10 !
b10 ,
b10 *
#300
1&
1-
b11 "
b11 +
b11 !
b11 ,
b11 *
#400
0#
1$
0&
0'
1(
1/
0.
0-
b100 "
b100 +
b100 !
b100 ,
b100 *
#500
1#
1&
1%
1-
b101 "
b101 +
b101 !
b101 ,
b101 *
#600
0#
0$
0&
1'
0%
1.
0-
b110 "
b110 +
b110 !
b110 ,
b110 *
#700
1#
1&
1%
1-
b111 "
b111 +
b111 !
b111 ,
b111 *
#800
1#
0&
0'
0(
1)
0%
10
0/
0.
0-
b1000 "
b1000 +
b1000 !
b1000 ,
b1000 *
#900
0#
1$
1&
1-
b1001 "
b1001 +
b1001 !
b1001 ,
b1001 *
#1000
1#
0$
0&
1'
1.
0-
b1010 "
b1010 +
b1010 !
b1010 ,
b1010 *
#1100
1&
1-
b1011 "
b1011 +
b1011 !
b1011 ,
b1011 *
#1200
0#
1$
0&
0'
1(
1%
1/
0.
0-
b1100 "
b1100 +
b1100 !
b1100 ,
b1100 *
#1300
1#
1&
1-
b1101 "
b1101 +
b1101 !
b1101 ,
b1101 *
#1400
0#
0$
0&
1'
0%
1.
0-
b1110 "
b1110 +
b1110 !
b1110 ,
b1110 *
#1500
1#
1&
1%
1-
b1111 "
b1111 +
b1111 !
b1111 ,
b1111 *
#1600
1#
0&
0'
0(
0)
0%
00
0/
0.
0-
b0 "
b0 +
b0 !
b0 ,
b10000 *
