{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 0, "design__inferred_latch__count": 0, "design__instance__count": 1339, "design__instance__area": 36407.4, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 8, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 1, "power__internal__total": 0.019555849954485893, "power__switching__total": 0.009674018248915672, "power__leakage__total": 5.030671559325128e-07, "power__total": 0.029230371117591858, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.27498179511743887, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.2815480983599896, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.7008532841341687, "timing__setup__ws__corner:nom_tt_025C_5v00": 2.2923885660791994, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": 0.700853, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": 2.292389, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 8, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.2914049917182911, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.3021475100083833, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.3301269351326643, "timing__setup__ws__corner:nom_ss_125C_4v50": -4.384732701031697, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": -140.69538110571332, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": -4.384732701031697, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": 1.55378, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 56, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": -4.384733, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 56, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 8, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.26707140033211213, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.27194311461310006, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.32373327157532544, "timing__setup__ws__corner:nom_ff_n40C_5v50": 5.210356737982585, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": 0.323733, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": 5.210357, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 0, "design__max_fanout_violation__count": 8, "design__max_cap_violation__count": 1, "clock__skew__worst_hold": -0.26581101960776043, "clock__skew__worst_setup": 0.2700474087449384, "timing__hold__ws": 0.31726028258063355, "timing__setup__ws": -4.513856971518004, "timing__hold__tns": 0, "timing__setup__tns": -149.14171653141005, "timing__hold__wns": 0, "timing__setup__wns": -4.513856971518004, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.31726, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 168, "timing__setup_r2r__ws": -4.513857, "timing__setup_r2r_vio__count": 168, "design__die__bbox": "0.0 0.0 293.595 311.515", "design__core__bbox": "6.72 15.68 286.72 294.0", "design__io": 109, "design__die__area": 91459.2, "design__core__area": 77929.6, "design__instance__count__stdcell": 1992, "design__instance__area__stdcell": 39274.3, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__count__padcells": 0, "design__instance__area__padcells": 0, "design__instance__count__cover": 0, "design__instance__area__cover": 0, "design__instance__utilization": 0.503972, "design__instance__utilization__stdcell": 0.503972, "design__rows": 71, "design__rows:GF018hv5v_mcu_sc7": 71, "design__sites": 35500, "design__sites:GF018hv5v_mcu_sc7": 35500, "design__instance__count__class:tie_cell": 1, "design__instance__area__class:tie_cell": 8.7808, "design__instance__count__class:buffer": 46, "design__instance__area__class:buffer": 1343.46, "design__instance__count__class:inverter": 137, "design__instance__area__class:inverter": 1303.95, "design__instance__count__class:sequential_cell": 142, "design__instance__area__class:sequential_cell": 9478.87, "design__instance__count__class:multi_input_combinational_cell": 787, "design__instance__area__class:multi_input_combinational_cell": 18283.8, "flow__warnings__count": 1, "flow__errors__count": 0, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 107, "design__io__hpwl": 19253259, "design__instance__count__class:timing_repair_buffer": 194, "design__instance__area__class:timing_repair_buffer": 4552.84, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 46191.6, "design__violations": 0, "design__instance__count__class:clock_buffer": 17, "design__instance__area__class:clock_buffer": 1022.96, "design__instance__count__class:clock_inverter": 15, "design__instance__area__class:clock_inverter": 412.698, "design__instance__count__setup_buffer": 74, "design__instance__count__hold_buffer": 0, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 1392, "route__net__special": 2, "route__drc_errors__iter:0": 267, "route__wirelength__iter:0": 50293, "route__drc_errors__iter:1": 22, "route__wirelength__iter:1": 49776, "route__drc_errors__iter:2": 21, "route__wirelength__iter:2": 49652, "route__drc_errors__iter:3": 0, "route__wirelength__iter:3": 49626, "route__drc_errors": 0, "route__wirelength": 49626, "route__vias": 8223, "route__vias__singlecut": 8223, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 505.57, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 8, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.2726030867087537, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.27882100195632403, "timing__hold__ws__corner:min_tt_025C_5v00": 0.6910691103860368, "timing__setup__ws__corner:min_tt_025C_5v00": 2.3498714750279195, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": 0.691069, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": 2.349871, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 8, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.28769606955503035, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.2976453334715931, "timing__hold__ws__corner:min_ss_125C_4v50": 1.3149826044700468, "timing__setup__ws__corner:min_ss_125C_4v50": -4.279475561714579, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": -133.79022712832258, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": -4.279475561714579, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": 1.536495, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 56, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": -4.279476, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 56, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 8, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.26581101960776043, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.2700474087449384, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.31726028258063355, "timing__setup__ws__corner:min_ff_n40C_5v50": 5.25331881753695, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": 0.31726, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": 5.253319, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 8, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 1, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.2792740839854876, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.28481637299231427, "timing__hold__ws__corner:max_tt_025C_5v00": 0.7125628067060581, "timing__setup__ws__corner:max_tt_025C_5v00": 2.225008684719856, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": 0.712563, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": 2.225009, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 15, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 0, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 8, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 1, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.29872369312590963, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.3075774999530931, "timing__hold__ws__corner:max_ss_125C_4v50": 1.309624668001673, "timing__setup__ws__corner:max_ss_125C_4v50": -4.513856971518004, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": -149.14171653141005, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": -4.513856971518004, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": 1.569553, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 56, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": -4.513857, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 56, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 15, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 8, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 1, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.2699667510399182, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.2742186277887277, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.33149328664771366, "timing__setup__ws__corner:max_ff_n40C_5v50": 5.1132743930715865, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": 0.331493, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": 5.113275, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 15, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 15, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99807, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99965, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.00193381, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0011562, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 0.000343427, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.0011562, "design_powergrid__voltage__worst": 0.0011562, "design_powergrid__voltage__worst__net:VDD": 4.99807, "design_powergrid__drop__worst": 0.00193381, "design_powergrid__drop__worst__net:VDD": 0.00193381, "design_powergrid__voltage__worst__net:VSS": 0.0011562, "design_powergrid__drop__worst__net:VSS": 0.0011562, "ir__voltage__worst": 5, "ir__drop__avg": 0.000346, "ir__drop__worst": 0.00193, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}