I 000051 55 10778         1287635229546 SDRAM_Test
(_unit VERILOG 6.326.6.249 (SDRAM_Test 0 48 (SDRAM_Test 0 48 ))
	(_version v32)
	(_time 1287635227859 2010.10.21 00:27:07)
	(_source (\./../../../multi_sdram/sdram_tb.v\ VERILOG (\./../../../multi_sdram/sdram_params.h\ VERILOG i (\./../../../multi_sdram/sdram_tb.v\ VERILOG))))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1287635227859)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 1 41 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal INIT_PER ~vector~0 1 41 \100\ (_entity -1 (_constant \100\))))
		(_type (_internal ~vector~1 1 42 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REF_PER ~vector~1 1 42 \512\ (_entity -1 (_constant \512\))))
		(_type (_internal ~vector~2 1 43 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_CL ~vector~2 1 43 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~3 1 44 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RCD ~vector~3 1 44 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~4 1 45 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RRD ~vector~4 1 45 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~5 1 46 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_PM ~vector~5 1 46 \0\ (_entity -1 (_constant \0\))))
		(_type (_internal ~vector~6 1 47 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_BL ~vector~6 1 47 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~7 1 54 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BL ~vector~7 1 54 \SC_PM==1?3'b111:SC_BL==1?3'b0:SC_BL==2?3'b01:SC_BL==4?3'b010:3'b011\ (_entity -1 (_code  8))))
		(_type (_internal ~vector~8 1 55 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BT ~vector~8 1 55 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_type (_internal ~vector~9 1 58 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_CL ~vector~9 1 58 \SC_CL==2?3'b10:3'b11\ (_entity -1 (_code  9))))
		(_port (_internal OSC_50 ~wire 0 50 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal reset_n ~wire 0 51 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal mSDR_AS_WR ~wire 0 52 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal mSDR_AS_RD ~wire 0 53 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 54 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal mSDR_AS_DATAIN_1 ~[15:0]wire~ 0 54 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[21:0]wire~ 0 56 (_array ~wire ((_downto (i 21) (i 0))))))
		(_port (_internal mSDR_AS_ADDR_1 ~[21:0]wire~ 0 56 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSD_ADDR ~[21:0]wire~ 0 79 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSD2RS_DATA ~[15:0]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mRS2SD_DATA ~[15:0]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSD_WR ~wire 0 81 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSD_RD ~wire 0 81 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSD_Done ~wire 0 81 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[1:0]wire~ 0 84 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal mSDR_Select ~[1:0]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_AS_DATAOUT_1 ~[15:0]wire~ 0 87 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSDR_AS_DATAOUT_2 ~[15:0]wire~ 0 88 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSDR_AS_DATAOUT_3 ~[15:0]wire~ 0 89 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSDR_AS_ADDR_2 ~[21:0]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_AS_ADDR_3 ~[21:0]wire~ 0 93 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_AS_DATAIN_2 ~[15:0]wire~ 0 96 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_AS_DATAIN_3 ~[15:0]wire~ 0 97 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_AS_WR_n_2 ~wire 0 100 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_AS_WR_n_3 ~wire 0 101 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal dataout ~[15:0]wire~ 0 105 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[11:0]wire~ 0 106 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal addr ~[11:0]wire~ 0 106 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ba ~[1:0]wire~ 0 107 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal cs_n ~[1:0]wire~ 0 108 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal cke ~wire 0 109 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ras_n ~wire 0 110 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal cas_n ~wire 0 111 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal we_n ~wire 0 112 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dq ~[15:0]wire~ 0 113 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dqm ~[1:0]wire~ 0 114 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal clk ~wire 0 115 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#92_0 (_architecture 0 0 92 (_process (_simple)
				(_target(16))
			)))
			(#ASSIGN#93_1 (_architecture 1 0 93 (_process (_simple)
				(_target(17))
			)))
			(#ASSIGN#96_2 (_architecture 2 0 96 (_process (_simple)
				(_target(18))
			)))
			(#ASSIGN#97_3 (_architecture 3 0 97 (_process (_simple)
				(_target(19))
			)))
			(#ASSIGN#100_4 (_architecture 4 0 100 (_process (_simple)
				(_target(20))
			)))
			(#ASSIGN#101_5 (_architecture 5 0 101 (_process (_simple)
				(_target(21))
			)))
			(#ASSIGN#117_6 (_architecture 6 0 117 (_process (_simple)
				(_target(12))
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0 0 134 (_entity .  Multi_Sdram)
		(_port
			((oHS_DATA) (mSD2RS_DATA))
			((iHS_DATA) (mRS2SD_DATA))
			((iHS_ADDR) (mSD_ADDR))
			((iHS_RD) (mSD_RD))
			((iHS_WR) (mSD_WR))
			((oHS_Done) (mSD_Done))
			((oAS1_DATA) (mSDR_AS_DATAOUT_1))
			((iAS1_DATA) (mSDR_AS_DATAIN_1))
			((iAS1_ADDR) (mSDR_AS_ADDR_1))
			((iAS1_WR) (mSDR_AS_WR))
			((iAS1_RD) (mSDR_AS_RD))
			((oAS2_DATA) (mSDR_AS_DATAOUT_2))
			((iAS2_DATA) (mSDR_AS_DATAIN_2))
			((iAS2_ADDR) (mSDR_AS_ADDR_2))
			((iAS2_WR_n) (mSDR_AS_WR_n_2))
			((oAS3_DATA) (mSDR_AS_DATAOUT_3))
			((iAS3_DATA) (mSDR_AS_DATAIN_3))
			((iAS3_ADDR) (mSDR_AS_ADDR_3))
			((iAS3_WR_n) (mSDR_AS_WR_n_3))
			((iSelect) (mSDR_Select))
			((iCLK) (OSC_50))
			((iRST_n) (reset_n))
			((SA) (addr))
			((BA) (ba))
			((CS_N) (cs_n))
			((CKE) (cke))
			((RAS_N) (ras_n))
			((CAS_N) (cas_n))
			((WE_N) (we_n))
			((DQ) (dq))
			((DQM) (dqm))
			((SDR_CLK) (clk))
		)
		(_strength strong0 strong1)
	)
	(_instantiation m0 0 181 (_entity .  mt48lc8m16a2)
		(_port
			((Dq) (dq))
			((Addr) (addr))
			((Ba) (ba))
			((Clk) (clk))
			((Cke) (cke))
			((Cs_n) (cs_n(0)))
			((Cas_n) (cas_n))
			((Ras_n) (ras_n))
			((We_n) (we_n))
			((Dqm) (dqm))
		)
		(_strength strong0 strong1)
	)
	(_model . SDRAM_Test 10 -1)

)
I 000049 55 3226          1287635229609 SDRAM_TB
(_unit VERILOG 6.326.6.249 (SDRAM_TB 0 199 (SDRAM_TB 0 199 ))
	(_version v32)
	(_time 1287635227859 2010.10.21 00:27:07)
	(_source (\./../../../multi_sdram/sdram_tb.v\ VERILOG (\./../../../multi_sdram/sdram_tb.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1287635227859)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_signal (_internal OSC_50 ~reg 0 200 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal reset_n ~reg 0 201 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_AS_WR ~reg 0 202 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_AS_RD ~reg 0 203 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[15:0]reg~ 0 204 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal mSDR_AS_DATAIN_1 ~[15:0]reg~ 0 204 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[21:0]reg~ 0 205 (_array ~reg ((_downto (i 21) (i 0))))))
		(_signal (_internal mSDR_AS_ADDR_1 ~[21:0]reg~ 0 205 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_toward 0 DUT.m0.Bank0) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_toward 0 DUT.u0.mSDR_TxD) (_nonbaction) (_noedge) (_noforceassign))
		(_subprogram
			
			(_function \$readmemh\)

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#218_0 (_architecture 0 0 218 (_process 
				(_target(0))
				(_read(0))
			)))
			(#INITIAL#221_1 (_architecture 1 0 221 (_process 
				(_target(2)(3)(5)(4)(0)(1))
				(_read(6)(7)(4))
				(_monitor)
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation DUT 0 208 (_entity .  SDRAM_Test)
		(_port
			((OSC_50))
			((reset_n))
			((mSDR_AS_WR))
			((mSDR_AS_RD))
			((mSDR_AS_DATAIN_1))
			((mSDR_AS_ADDR_1))
		)
		(_strength)
	)
	(_model . SDRAM_TB 3 -1)

)
I 000048 55 12200         1287636047390 command
(_unit VERILOG 6.326.6.249 (command 0 1 (command 0 1 ))
	(_version v32)
	(_time 1287636046078 2010.10.21 00:40:46)
	(_source (\./../../../multi_sdram/command.v\ VERILOG (\./../../../multi_sdram/sdram_params.h\ VERILOG i (\./../../../multi_sdram/command.v\ VERILOG))))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 9))
	(_entity
		(_time 1287636046078)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 1 41 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal INIT_PER ~vector~0 1 41 \100\ (_entity -1 (_constant \100\))))
		(_type (_internal ~vector~1 1 42 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REF_PER ~vector~1 1 42 \512\ (_entity -1 (_constant \512\))))
		(_type (_internal ~vector~2 1 43 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_CL ~vector~2 1 43 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~3 1 44 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RCD ~vector~3 1 44 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~4 1 45 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RRD ~vector~4 1 45 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~5 1 46 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_PM ~vector~5 1 46 \0\ (_entity -1 (_constant \0\))))
		(_type (_internal ~vector~6 1 47 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_BL ~vector~6 1 47 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~7 1 54 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BL ~vector~7 1 54 \SC_PM==1?3'b111:SC_BL==1?3'b0:SC_BL==2?3'b01:SC_BL==4?3'b010:3'b011\ (_entity -1 (_code  9))))
		(_type (_internal ~vector~8 1 55 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BT ~vector~8 1 55 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_type (_internal ~vector~9 1 58 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_CL ~vector~9 1 58 \SC_CL==2?3'b10:3'b11\ (_entity -1 (_code  10))))
		(_port (_internal CLK ~wire 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal RESET_N ~wire 0 3 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[22:0]wire~ 0 4 (_array ~wire ((_range  11)))))
		(_port (_internal SADDR ~[22:0]wire~ 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal NOP ~wire 0 5 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal READA ~wire 0 6 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal WRITEA ~wire 0 7 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal REFRESH ~wire 0 8 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal PRECHARGE ~wire 0 9 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal LOAD_MODE ~wire 0 10 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal REF_REQ ~wire 0 11 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal INIT_REQ ~wire 0 12 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal PM_STOP ~wire 0 13 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal PM_DONE ~wire 0 14 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal REF_ACK ~reg 0 15 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal CM_ACK ~reg 0 16 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal OE ~reg 0 17 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[11:0]reg~ 0 18 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal SA ~[11:0]reg~ 0 18 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]reg~ 0 19 (_array ~reg ((_downto (i 1) (i 0))))))
		(_port (_internal BA ~[1:0]reg~ 0 19 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal CS_N ~[1:0]reg~ 0 20 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal CKE ~reg 0 21 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal RAS_N ~reg 0 22 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal CAS_N ~reg 0 23 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal WE_N ~reg 0 25 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal do_reada ~reg 0 68 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal do_writea ~reg 0 69 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal do_refresh ~reg 0 70 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal do_precharge ~reg 0 71 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal do_load_mode ~reg 0 72 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal do_initial ~reg 0 73 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal command_done ~reg 0 74 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[7:0]reg~ 0 75 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal command_delay ~[7:0]reg~ 0 75 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal rw_shift ~[1:0]reg~ 0 76 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal do_act ~reg 0 77 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal rw_flag ~reg 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal do_rw ~reg 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[6:0]reg~ 0 80 (_array ~reg ((_downto (i 6) (i 0))))))
		(_signal (_internal oe_shift ~[6:0]reg~ 0 80 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal oe1 ~reg 0 81 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal oe2 ~reg 0 82 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal oe3 ~reg 0 83 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal oe4 ~reg 0 84 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]reg~ 0 85 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal rp_shift ~[3:0]reg~ 0 85 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal rp_done ~reg 0 86 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ex_read ~reg 0 87 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ex_write ~reg 0 88 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[11:0]wire~ 0 90 (_array ~wire ((_range  12)))))
		(_signal (_internal rowaddr ~[11:0]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[7:0]wire~ 0 91 (_array ~wire ((_range  13)))))
		(_signal (_internal coladdr ~[7:0]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]wire~ 0 92 (_array ~wire ((_range  14)))))
		(_signal (_internal bankaddr ~[1:0]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#94_0 (_architecture 0 0 94 (_process (_simple)
				(_target(44))
				(_sensitivity(2(d_19_8)))
			)))
			(#ASSIGN#95_1 (_architecture 1 0 95 (_process (_simple)
				(_target(45))
				(_sensitivity(2(d_7_0)))
			)))
			(#ASSIGN#96_2 (_architecture 2 0 96 (_process (_simple)
				(_target(46))
				(_sensitivity(2(d_21_20)))
			)))
			(#ALWAYS#103_3 (_architecture 3 0 103 (_process 
				(_target(23)(24)(25)(26)(27)(28)(29)(30)(33)(40)(41)(42)(43))
				(_read(0)(1)(10)(9)(6)(29)(25)(41)(23)(24)(4)(5)(7)(26)(8)(27)(30(0))(30)(40)(40(0))(42)(43)(11))
			)))
			(#ALWAYS#239_4 (_architecture 4 0 239 (_process 
				(_target(35)(36)(37)(15)(38)(39))
				(_read(0)(1)(24)(35)(35(0))(36)(37)(38)(39)(26)(23)(25)(28)(11))
			)))
			(#ALWAYS#299_5 (_architecture 5 0 299 (_process 
				(_target(31)(34))
				(_read(0)(1)(23)(24)(31)(31(0)))
			)))
			(#ALWAYS#330_6 (_architecture 6 0 330 (_process 
				(_target(14)(13))
				(_read(0)(1)(25)(9)(23)(24)(26)(27))
			)))
			(#ALWAYS#362_7 (_architecture 7 0 362 (_process 
				(_target(16)(17)(18)(20)(21)(22)(19)(16(10))(18(0))(18(1)))
				(_read(0)(1)(24)(23)(44)(45)(34)(26)(27)(46)(25)(28)(2(22))(39)(33))
			)))
			(#INTERNAL#0_8 (_internal 8 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . command 15 -1)

)
I 000058 55 6879          1287636047437 control_interface
(_unit VERILOG 6.326.6.249 (control_interface 0 1 (control_interface 0 1 ))
	(_version v32)
	(_time 1287636046078 2010.10.21 00:40:46)
	(_source (\./../../../Multi_Sdram/control_interface.v\ VERILOG (\./../../../multi_sdram/sdram_params.h\ VERILOG i (\./../../../multi_sdram/control_interface.v\ VERILOG))))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1287636046078)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 1 41 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal INIT_PER ~vector~0 1 41 \100\ (_entity -1 (_constant \100\))))
		(_type (_internal ~vector~1 1 42 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REF_PER ~vector~1 1 42 \512\ (_entity -1 (_constant \512\))))
		(_type (_internal ~vector~2 1 43 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_CL ~vector~2 1 43 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~3 1 44 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RCD ~vector~3 1 44 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~4 1 45 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RRD ~vector~4 1 45 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~5 1 46 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_PM ~vector~5 1 46 \0\ (_entity -1 (_constant \0\))))
		(_type (_internal ~vector~6 1 47 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_BL ~vector~6 1 47 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~7 1 54 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BL ~vector~7 1 54 \SC_PM==1?3'b111:SC_BL==1?3'b0:SC_BL==2?3'b01:SC_BL==4?3'b010:3'b011\ (_entity -1 (_code  5))))
		(_type (_internal ~vector~8 1 55 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BT ~vector~8 1 55 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_type (_internal ~vector~9 1 58 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_CL ~vector~9 1 58 \SC_CL==2?3'b10:3'b11\ (_entity -1 (_code  6))))
		(_port (_internal CLK ~wire 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal RESET_N ~wire 0 3 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[2:0]wire~ 0 4 (_array ~wire ((_downto (i 2) (i 0))))))
		(_port (_internal CMD ~[2:0]wire~ 0 4 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[22:0]wire~ 0 5 (_array ~wire ((_range  7)))))
		(_port (_internal ADDR ~[22:0]wire~ 0 5 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal REF_ACK ~wire 0 6 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal INIT_ACK ~wire 0 7 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal CM_ACK ~wire 0 8 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal NOP ~reg 0 9 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal READA ~reg 0 10 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal WRITEA ~reg 0 11 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal REFRESH ~reg 0 12 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal PRECHARGE ~reg 0 13 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal LOAD_MODE ~reg 0 14 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[22:0]reg~ 0 15 (_array ~reg ((_downto (i 22) (i 0))))))
		(_port (_internal SADDR ~[22:0]reg~ 0 15 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal REF_REQ ~reg 0 16 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal INIT_REQ ~reg 0 17 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal CMD_ACK ~reg 0 19 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[15:0]reg~ 0 55 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal timer ~[15:0]reg~ 0 55 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal init_timer ~[15:0]reg~ 0 56 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#61_0 (_architecture 0 0 61 (_process 
				(_target(7)(8)(9)(13))
				(_read(0)(1)(3)(2))
			)))
			(#ALWAYS#97_1 (_architecture 1 0 97 (_process 
				(_target(16))
				(_read(0)(1)(6)(16))
			)))
			(#ALWAYS#110_2 (_architecture 2 0 110 (_process 
				(_target(17)(14))
				(_read(0)(1)(4)(15)(17))
			)))
			(#ALWAYS#138_3 (_architecture 3 0 138 (_process 
				(_target(18)(10)(11)(12)(15))
				(_read(0)(1)(18))
			)))
			(#INTERNAL#0_4 (_internal 4 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . control_interface 8 -1)

)
I 000053 55 27876         1287636047484 mt48lc8m16a2
(_unit VERILOG 6.326.6.249 (mt48lc8m16a2 0 42 (mt48lc8m16a2 0 42 ))
	(_version v32)
	(_time 1287636046078 2010.10.21 00:40:46)
	(_source (\./../../../Multi_Sdram/mt48lc8m16a2.v\ VERILOG (\./../../../multi_sdram/mt48lc8m16a2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 23))
	(_entity
		(_time 1287636046078)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 44 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal addr_bits ~vector~0 0 44 \12\ (_entity -1 (_constant \12\))))
		(_type (_internal ~vector~1 0 45 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal data_bits ~vector~1 0 45 \16\ (_entity -1 (_constant \16\))))
		(_type (_internal ~vector~2 0 46 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal col_bits ~vector~2 0 46 \9\ (_entity -1 (_constant \9\))))
		(_type (_internal ~vector~3 0 47 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal mem_sizes ~vector~3 0 47 \2097151\ (_entity -1 (_constant \2097151\))))
		(_type (_internal ~vector~4 0 138 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tAC ~vector~4 0 138 \5.4\ (_entity -1 ((d 4617765877924338074)))))
		(_type (_internal ~vector~5 0 139 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tHZ ~vector~5 0 139 \5.4\ (_entity -1 ((d 4617765877924338074)))))
		(_type (_internal ~vector~6 0 140 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tOH ~vector~6 0 140 \3.0\ (_entity -1 ((d 4613937818241073152)))))
		(_type (_internal ~vector~7 0 141 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tMRD ~vector~7 0 141 \2.0\ (_entity -1 ((d 4611686018427387904)))))
		(_type (_internal ~vector~8 0 142 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tRAS ~vector~8 0 142 \37.0\ (_entity -1 ((d 4630404104378646528)))))
		(_type (_internal ~vector~9 0 143 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tRC ~vector~9 0 143 \60.0\ (_entity -1 ((d 4633641066610819072)))))
		(_type (_internal ~vector~10 0 144 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tRCD ~vector~10 0 144 \15.0\ (_entity -1 ((d 4624633867356078080)))))
		(_type (_internal ~vector~11 0 145 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tRFC ~vector~11 0 145 \66.0\ (_entity -1 ((d 4634344754052595712)))))
		(_type (_internal ~vector~12 0 146 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tRP ~vector~12 0 146 \15.0\ (_entity -1 ((d 4624633867356078080)))))
		(_type (_internal ~vector~13 0 147 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tRRD ~vector~13 0 147 \14.0\ (_entity -1 ((d 4624070917402656768)))))
		(_type (_internal ~vector~14 0 148 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tWRa ~vector~14 0 148 \7.0\ (_entity -1 ((d 4619567317775286272)))))
		(_type (_internal ~vector~15 0 149 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tWRm ~vector~15 0 149 \14.0\ (_entity -1 ((d 4624070917402656768)))))
		(_type (_internal ~[data_bits-1:0]wire~ 0 42 (_array ~wire ((_range  23)))))
		(_port (_internal Dq ~[data_bits-1:0]wire~ 0 42 (_architecture (_inout ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[addr_bits-1:0]wire~ 0 42 (_array ~wire ((_range  24)))))
		(_port (_internal Addr ~[addr_bits-1:0]wire~ 0 42 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]wire~ 0 42 (_array ~wire ((_downto (i 1) (i 0))))))
		(_port (_internal Ba ~[1:0]wire~ 0 42 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Clk ~wire 0 42 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal Cke ~wire 0 42 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Cs_n ~wire 0 42 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal Ras_n ~wire 0 42 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal Cas_n ~wire 0 42 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal We_n ~wire 0 42 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal Dqm ~[1:0]wire~ 0 42 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[data_bits-1:0]reg~[0:mem_sizes]~ 0 60 (_array ~reg ((_range  25)(_range  26)))))
		(_signal (_internal Bank0 ~[data_bits-1:0]reg~[0:mem_sizes]~ 0 60 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Bank1 ~[data_bits-1:0]reg~[0:mem_sizes]~ 0 61 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Bank2 ~[data_bits-1:0]reg~[0:mem_sizes]~ 0 62 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Bank3 ~[data_bits-1:0]reg~[0:mem_sizes]~ 0 63 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]reg~[0:3]~ 0 65 (_array ~reg ((_to (i 0) (i 3)) (_downto (i 1) (i 0))))))
		(_signal (_internal Bank_addr ~[1:0]reg~[0:3]~ 0 65 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[col_bits-1:0]reg~[0:3]~ 0 66 (_array ~reg ((_to (i 0) (i 3)) (_range  27)))))
		(_signal (_internal Col_addr ~[col_bits-1:0]reg~[0:3]~ 0 66 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]reg~[0:3]~ 0 67 (_array ~reg ((_to (i 0) (i 3)) (_downto (i 3) (i 0))))))
		(_signal (_internal Command ~[3:0]reg~[0:3]~ 0 67 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]reg~ 0 68 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal Dqm_reg0 ~[1:0]reg~ 0 68 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Dqm_reg1 ~[1:0]reg~ 0 68 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[addr_bits-1:0]reg~ 0 69 (_array ~reg ((_range  28)))))
		(_signal (_internal B0_row_addr ~[addr_bits-1:0]reg~ 0 69 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal B1_row_addr ~[addr_bits-1:0]reg~ 0 69 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal B2_row_addr ~[addr_bits-1:0]reg~ 0 69 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal B3_row_addr ~[addr_bits-1:0]reg~ 0 69 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Mode_reg ~[addr_bits-1:0]reg~ 0 71 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[data_bits-1:0]reg~ 0 72 (_array ~reg ((_range  29)))))
		(_signal (_internal Dq_reg ~[data_bits-1:0]reg~ 0 72 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Dq_dqm ~[data_bits-1:0]reg~ 0 72 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[col_bits-1:0]reg~ 0 73 (_array ~reg ((_range  30)))))
		(_signal (_internal Col_temp ~[col_bits-1:0]reg~ 0 73 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Burst_counter ~[col_bits-1:0]reg~ 0 73 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Act_b0 ~reg 0 75 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Act_b1 ~reg 0 75 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Act_b2 ~reg 0 75 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Act_b3 ~reg 0 75 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Pc_b0 ~reg 0 76 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Pc_b1 ~reg 0 76 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Pc_b2 ~reg 0 76 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Pc_b3 ~reg 0 76 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Bank_precharge ~[1:0]reg~[0:3]~ 0 78 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~reg[0:3]~ 0 79 (_array ~reg ((_to (i 0) (i 3)) (_to (i 0) (i 0))))))
		(_signal (_internal A10_precharge ~reg[0:3]~ 0 79 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Auto_precharge ~reg[0:3]~ 0 80 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Read_precharge ~reg[0:3]~ 0 81 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Write_precharge ~reg[0:3]~ 0 82 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RW_interrupt_read ~reg[0:3]~ 0 83 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RW_interrupt_write ~reg[0:3]~ 0 84 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RW_interrupt_bank ~[1:0]reg~ 0 85 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~integer[0:3]~ 0 86 (_array ~reg ((_to (i 0) (i 3)) (_downto (i 31) (i 0)))(_attribute signed))))
		(_signal (_internal RW_interrupt_counter ~integer[0:3]~ 0 86 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Count_precharge ~integer[0:3]~ 0 87 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Data_in_enable ~reg 0 89 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Data_out_enable ~reg 0 90 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Bank ~[1:0]reg~ 0 92 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Prev_bank ~[1:0]reg~ 0 92 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Row ~[addr_bits-1:0]reg~ 0 93 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Col ~[col_bits-1:0]reg~ 0 94 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Col_brst ~[col_bits-1:0]reg~ 0 94 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal CkeZ ~reg 0 97 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Sys_clk ~reg 0 97 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal Active_enable ~wire 0 100 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Aref_enable ~wire 0 101 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Burst_term ~wire 0 102 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Mode_reg_enable ~wire 0 103 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Prech_enable ~wire 0 104 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Read_enable ~wire 0 105 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Write_enable ~wire 0 106 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Burst_length_1 ~wire 0 109 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Burst_length_2 ~wire 0 110 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Burst_length_4 ~wire 0 111 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Burst_length_8 ~wire 0 112 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Burst_length_f ~wire 0 113 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Cas_latency_2 ~wire 0 116 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Cas_latency_3 ~wire 0 117 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Write_burst_mode ~wire 0 120 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Debug ~wire 0 122 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Dq_chk ~wire 0 123 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~time 0 152 (_array ~reg ((_downto (i 63) (i 0))))))
		(_signal (_internal MRD_chk ~time 0 152 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~time[0:3]~ 0 153 (_array ~reg ((_to (i 0) (i 3)) (_downto (i 63) (i 0))))))
		(_signal (_internal WR_chkm ~time[0:3]~ 0 153 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RFC_chk ~time 0 154 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RRD_chk ~time 0 154 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RC_chk0 ~time 0 155 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RC_chk1 ~time 0 155 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RC_chk2 ~time 0 155 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RC_chk3 ~time 0 155 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RAS_chk0 ~time 0 156 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RAS_chk1 ~time 0 156 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RAS_chk2 ~time 0 156 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RAS_chk3 ~time 0 156 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RCD_chk0 ~time 0 157 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RCD_chk1 ~time 0 157 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RCD_chk2 ~time 0 157 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RCD_chk3 ~time 0 157 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RP_chk0 ~time 0 158 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RP_chk1 ~time 0 158 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RP_chk2 ~time 0 158 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RP_chk3 ~time 0 158 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			
			(_internal Burst_decode 21 0 988 (_architecture (_procedure)(_target(27)(26)(26(2))(26(1))(26(0))(51(0))(51(d_1_0))(51(d_2_0))(51)(46)(47))
				(_read(27)(23(3))(51)(27(2))(52(2))(27(1))(52(1))(27(0))(52(0))(63)(26(0))(64)(26(d_1_0))(65)(26(d_2_0))(26)(69)(62))
			))

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#100_0 (_architecture 0 0 100 (_process (_alias ((Active_enable)(Cs_n)(Ras_n)(Cas_n)(We_n)))(_simple)
				(_target(55))
				(_sensitivity(5)(6)(7)(8))
			)))
			(#ASSIGN#101_1 (_architecture 1 0 101 (_process (_alias ((Aref_enable)(Cs_n)(Ras_n)(Cas_n)(We_n)))(_simple)
				(_target(56))
				(_sensitivity(5)(6)(7)(8))
			)))
			(#ASSIGN#102_2 (_architecture 2 0 102 (_process (_alias ((Burst_term)(Cs_n)(Ras_n)(Cas_n)(We_n)))(_simple)
				(_target(57))
				(_sensitivity(5)(6)(7)(8))
			)))
			(#ASSIGN#103_3 (_architecture 3 0 103 (_process (_alias ((Mode_reg_enable)(Cs_n)(Ras_n)(Cas_n)(We_n)))(_simple)
				(_target(58))
				(_sensitivity(5)(6)(7)(8))
			)))
			(#ASSIGN#104_4 (_architecture 4 0 104 (_process (_alias ((Prech_enable)(Cs_n)(Ras_n)(Cas_n)(We_n)))(_simple)
				(_target(59))
				(_sensitivity(5)(6)(7)(8))
			)))
			(#ASSIGN#105_5 (_architecture 5 0 105 (_process (_alias ((Read_enable)(Cs_n)(Ras_n)(Cas_n)(We_n)))(_simple)
				(_target(60))
				(_sensitivity(5)(6)(7)(8))
			)))
			(#ASSIGN#106_6 (_architecture 6 0 106 (_process (_alias ((Write_enable)(Cs_n)(Ras_n)(Cas_n)(We_n)))(_simple)
				(_target(61))
				(_sensitivity(5)(6)(7)(8))
			)))
			(#ASSIGN#109_7 (_architecture 7 0 109 (_process (_alias ((Burst_length_1)(Mode_reg(2))(Mode_reg(1))(Mode_reg(0))))(_simple)
				(_target(62))
				(_sensitivity(23(2))(23(1))(23(0)))
			)))
			(#ASSIGN#110_8 (_architecture 8 0 110 (_process (_alias ((Burst_length_2)(Mode_reg(2))(Mode_reg(1))(Mode_reg(0))))(_simple)
				(_target(63))
				(_sensitivity(23(2))(23(1))(23(0)))
			)))
			(#ASSIGN#111_9 (_architecture 9 0 111 (_process (_alias ((Burst_length_4)(Mode_reg(2))(Mode_reg(1))(Mode_reg(0))))(_simple)
				(_target(64))
				(_sensitivity(23(2))(23(1))(23(0)))
			)))
			(#ASSIGN#112_10 (_architecture 10 0 112 (_process (_alias ((Burst_length_8)(Mode_reg(2))(Mode_reg(1))(Mode_reg(0))))(_simple)
				(_target(65))
				(_sensitivity(23(2))(23(1))(23(0)))
			)))
			(#ASSIGN#113_11 (_architecture 11 0 113 (_process (_alias ((Burst_length_f)(Mode_reg(2))(Mode_reg(1))(Mode_reg(0))))(_simple)
				(_target(66))
				(_sensitivity(23(2))(23(1))(23(0)))
			)))
			(#ASSIGN#116_12 (_architecture 12 0 116 (_process (_alias ((Cas_latency_2)(Mode_reg(6))(Mode_reg(5))(Mode_reg(4))))(_simple)
				(_target(67))
				(_sensitivity(23(6))(23(5))(23(4)))
			)))
			(#ASSIGN#117_13 (_architecture 13 0 117 (_process (_alias ((Cas_latency_3)(Mode_reg(6))(Mode_reg(5))(Mode_reg(4))))(_simple)
				(_target(68))
				(_sensitivity(23(6))(23(5))(23(4)))
			)))
			(#ASSIGN#120_14 (_architecture 14 0 120 (_process (_alias ((Write_burst_mode)(Mode_reg(9))))(_simple)
				(_target(69))
				(_sensitivity(23(9)))
			)))
			(#ASSIGN#122_15 (_architecture 15 0 122 (_process (_simple)
				(_target(70))
			)))
			(#ASSIGN#123_16 (_architecture 16 0 123 (_process (_alias ((Dq_chk)(Sys_clk)(Data_in_enable)))(_simple)
				(_target(71))
				(_sensitivity(54)(46))
			)))
			(#ASSIGN#125_17 (_architecture 17 0 125 (_process (_simple)
				(_target(0))
				(_sensitivity(24))
			)))
			(#INITIAL#160_18 (_architecture 18 0 160 (_process 
				(_target(24)(46)(47)(28)(29)(30)(31)(32)(33)(34)(35)(73(0))(73(1))(73(2))(73(3))(41(0))(41(1))(41(2))(41(3))(42(0))(42(1))(42(2))(42(3))(72)(74)(75)(80)(81)(82)(83)(84)(85)(86)(87)(76)(77)(78)(79)(88)(89)(90)(91))
				(_monitor)
			)))
			(#ALWAYS#177_19 (_architecture 19 0 177 (_process 
				(_target(54)(53))
				(_read(3)(53)(4))
			)))
			(#ALWAYS#187_20 (_architecture 20 0 187 (_process 
				(_target(16(0))(16(1))(16(2))(16(3))(15(0))(15(1))(15(2))(15(3))(14(0))(14(1))(14(2))(14(3))(36(0))(36(1))(36(2))(36(3))(37(0))(37(1))(37(2))(37(3))(17)(18)(45(0))(45(1))(45(2))(45(3))(44(0))(44(1))(44(2))(44(3))(72)(74)(23)(28)(32)(19)(80)(76)(84)(29)(33)(20)(81)(77)(85)(30)(34)(21)(82)(78)(86)(31)(35)(22)(83)(79)(87)(75)(49)(88)(89)(90)(91)(46)(42)(44)(38)(45)(43)(39)(47)(41)(40)(38(0))(40(0))(42(0))(38(1))(40(1))(42(1))(38(2))(40(2))(42(2))(38(3))(40(3))(42(3))(39(0))(41(0))(39(1))(41(1))(39(2))(41(2))(39(3))(41(3))(24)(48)(51)(52)(50)(27)(25)(25(d_7_0))(25(d_15_8))(10)(11)(12)(13)(73))
				(_read(54)(16(1))(16(2))(16(3))(15(1))(15(2))(15(3))(14(1))(14(2))(14(3))(36(1))(36(2))(36(3))(37(1))(37(2))(37(3))(18)(9)(38(0))(45(0))(38(1))(45(1))(38(2))(45(2))(38(3))(45(3))(42(0))(44(0))(42(1))(44(1))(42(2))(44(2))(42(3))(44(3))(72)(56)(70)(74)(88)(89)(90)(91)(32)(33)(34)(35)(58)(1)(1(d_6_4))(1(d_2_0))(1(3))(1(9))(55)(2)(28)(29)(30)(31)(76)(1(_range 31))(77)(1(_range 32))(78)(1(_range 33))(79)(1(_range 34))(49)(75)(59)(1(10))(80)(73(0))(81)(73(1))(82)(73(2))(83)(73(3))(46)(48)(68)(67)(57)(60)(84)(85)(86)(87)(38)(43)(40)(61)(47)(39)(40(0))(62)(69)(63)(64)(65)(40(1))(40(2))(40(3))(39(0))(41(0))(39(1))(41(1))(39(2))(41(2))(39(3))(41(3))(16(0))(36(0))(37(0))(14(0))(15(0))(19)(20)(21)(22)(10)(50)(51)(11)(12)(13)(9(0))(0(d_7_0))(9(1))(0(d_15_8))(25)(17(0))(17(1))(17)(24))
				(_monitor(1)(2)(43)(48)(50)(51)(25)(24))
				(_call(0))
			)))
			(#INTERNAL#0_22 (_internal 22 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
		(_unit Burst_decode task 0 988
		)
	)
	(_tchk
		(width 0 1057
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			((2.500000))
		)
		(width 0 1058
			(_port (Clk) ( (_transaction edge ( 10 x0 1x )) ))
			((2.500000))
		)
		(period 0 1059
			(_port (Clk) ( (_transaction edge ( 10 x0 1x )) ))
			((7.000000))
		)
		(period 0 1060
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			((7.000000))
		)
		(setup 0 1061
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Cke))
			((1.500000))
		)
		(hold 0 1061
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Cke))
			((0.800000))
		)
		(setup 0 1062
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Cs_n))
			((1.500000))
		)
		(hold 0 1062
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Cs_n))
			((0.800000))
		)
		(setup 0 1063
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Cas_n))
			((1.500000))
		)
		(hold 0 1063
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Cas_n))
			((0.800000))
		)
		(setup 0 1064
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Ras_n))
			((1.500000))
		)
		(hold 0 1064
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Ras_n))
			((0.800000))
		)
		(setup 0 1065
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (We_n))
			((1.500000))
		)
		(hold 0 1065
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (We_n))
			((0.800000))
		)
		(setup 0 1066
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Addr))
			((1.500000))
		)
		(hold 0 1066
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Addr))
			((0.800000))
		)
		(setup 0 1067
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Ba))
			((1.500000))
		)
		(hold 0 1067
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Ba))
			((0.800000))
		)
		(setup 0 1068
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Dqm))
			((1.500000))
		)
		(hold 0 1068
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Dqm))
			((0.800000))
		)
		(setup 0 1069
			(_port (Dq_chk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Dq))
			((1.500000))
		)
		(hold 0 1069
			(_port (Dq_chk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Dq))
			((0.800000))
		)
	)
	(_model . mt48lc8m16a2 35 -1)

)
I 000052 55 9469          1287636047546 Multi_Sdram
(_unit VERILOG 6.326.6.249 (Multi_Sdram 0 1 (Multi_Sdram 0 1 ))
	(_version v32)
	(_time 1287636046078 2010.10.21 00:40:46)
	(_source (\./../../../Multi_Sdram/Multi_Sdram.v\ VERILOG (\./../../../multi_sdram/multi_sdram.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1287636046078)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_type (_internal ~[15:0]wire~ 0 2 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oHS_DATA ~[15:0]wire~ 0 2 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iHS_DATA ~[15:0]wire~ 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[21:0]wire~ 0 2 (_array ~wire ((_downto (i 21) (i 0))))))
		(_port (_internal iHS_ADDR ~[21:0]wire~ 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iHS_RD ~wire 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iHS_WR ~wire 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal oHS_Done ~wire 0 2 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal oAS1_DATA ~[15:0]wire~ 0 4 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iAS1_DATA ~[15:0]wire~ 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iAS1_ADDR ~[21:0]wire~ 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iAS1_WR_n ~wire 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal oAS2_DATA ~[15:0]wire~ 0 6 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iAS2_DATA ~[15:0]wire~ 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iAS2_ADDR ~[21:0]wire~ 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iAS2_WR_n ~wire 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal oAS3_DATA ~[15:0]wire~ 0 8 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iAS3_DATA ~[15:0]wire~ 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iAS3_ADDR ~[21:0]wire~ 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iAS3_WR_n ~wire 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[1:0]wire~ 0 10 (_array ~wire ((_downto (i 1) (i 0))))))
		(_port (_internal iSelect ~[1:0]wire~ 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iCLK ~wire 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iRST_n ~wire 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[11:0]wire~ 0 12 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal SA ~[11:0]wire~ 0 12 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal BA ~[1:0]wire~ 0 12 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal CS_N ~wire 0 12 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal CKE ~wire 0 12 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal RAS_N ~wire 0 12 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal CAS_N ~wire 0 12 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal WE_N ~wire 0 12 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal DQ ~[15:0]wire~ 0 12 (_architecture (_inout ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal DQM ~[1:0]wire~ 0 12 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal SDR_CLK ~wire 0 12 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSDR_ADDR ~[21:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mM2C_DATA ~[15:0]wire~ 0 52 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mC2M_DATA ~[15:0]wire~ 0 53 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSDR_RD ~wire 0 54 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSDR_WR ~wire 0 55 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSDR_Done ~wire 0 56 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[1:0]reg~ 0 0 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal \3 \ ~[1:0]reg~ -1 0 (_internal (_uni (_constant \2'b0\) ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[7:0]reg~ 0 0 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal \4 \ ~[7:0]reg~ -1 0 (_internal (_uni (_constant \8'h01\) ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_virtual \1 \ 0 73 (_uni ((37)(31)))))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0 0 58 (_entity .  Sdram_Multiplexer)
		(_port
			((oHS_DATA))
			((iHS_DATA))
			((iHS_ADDR))
			((iHS_RD))
			((iHS_WR))
			((oHS_Done))
			((oAS1_DATA))
			((iAS1_DATA))
			((iAS1_ADDR))
			((iAS1_WR_n))
			((oAS2_DATA))
			((iAS2_DATA))
			((iAS2_ADDR))
			((iAS2_WR_n))
			((oAS3_DATA))
			((iAS3_DATA))
			((iAS3_ADDR))
			((iAS3_WR_n))
			((mM2C_DATA))
			((mC2M_DATA))
			((mSDR_ADDR))
			((mSDR_RD))
			((mSDR_WR))
			((mSDR_Done))
			((iSelect))
			((iCLK))
			((iRST_n))
		)
		(_strength)
	)
	(_instantiation u1 0 71 (_entity .  Sdram_Controller)
		(_port
			((REF_CLK) (iCLK))
			((RESET_N) (iRST_n))
			((ADDR) (\1 \))
			((WR) (mSDR_WR))
			((RD) (mSDR_RD))
			((DONE) (mSDR_Done))
			((DATAIN) (mM2C_DATA))
			((DATAOUT) (mC2M_DATA))
			((IN_REQ) (_open))
			((OUT_VALID) (_open))
			((DM) (\3 \))
			((LENGTH) (\4 \))
			((SA) (SA))
			((BA) (BA))
			((CS_N) (CS_N))
			((CKE) (CKE))
			((RAS_N) (RAS_N))
			((CAS_N) (CAS_N))
			((WE_N) (WE_N))
			((DQ) (DQ))
			((DQM) (DQM))
			((SDR_CLK) (SDR_CLK))
			((ACT) (_open))
		)
		(_strength)
	)
	(_model . Multi_Sdram 1 -1)

)
I 000058 55 7867          1287636047593 Sdram_Multiplexer
(_unit VERILOG 6.326.6.249 (Sdram_Multiplexer 0 1 (Sdram_Multiplexer 0 1 ))
	(_version v32)
	(_time 1287636046078 2010.10.21 00:40:46)
	(_source (\./../../../Multi_Sdram/Sdram_Multiplexer.v\ VERILOG (\./../../../multi_sdram/sdram_multiplexer.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 12))
	(_entity
		(_time 1287636046078)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~[15:0]wire~ 0 2 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oHS_DATA ~[15:0]wire~ 0 2 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iHS_DATA ~[15:0]wire~ 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[21:0]wire~ 0 2 (_array ~wire ((_downto (i 21) (i 0))))))
		(_port (_internal iHS_ADDR ~[21:0]wire~ 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iHS_RD ~wire 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iHS_WR ~wire 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal oHS_Done ~wire 0 2 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal oAS1_DATA ~[15:0]wire~ 0 4 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iAS1_DATA ~[15:0]wire~ 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iAS1_ADDR ~[21:0]wire~ 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iAS1_WR_n ~wire 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal oAS2_DATA ~[15:0]wire~ 0 6 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iAS2_DATA ~[15:0]wire~ 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iAS2_ADDR ~[21:0]wire~ 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iAS2_WR_n ~wire 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal oAS3_DATA ~[15:0]wire~ 0 8 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iAS3_DATA ~[15:0]wire~ 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iAS3_ADDR ~[21:0]wire~ 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iAS3_WR_n ~wire 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal oSDR_DATA ~[15:0]wire~ 0 10 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iSDR_DATA ~[15:0]wire~ 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal oSDR_ADDR ~[21:0]wire~ 0 10 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal oSDR_RD ~wire 0 10 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal oSDR_WR ~wire 0 10 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iSDR_Done ~wire 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]wire~ 0 12 (_array ~wire ((_downto (i 1) (i 0))))))
		(_port (_internal iSelect ~[1:0]wire~ 0 12 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iCLK ~wire 0 12 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal iRST_n ~wire 0 12 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[15:0]reg~ 0 47 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal mSDR_DATA ~[15:0]reg~ 0 47 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]reg~ 0 48 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal ST ~[1:0]reg~ 0 48 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_RD ~reg 0 49 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_WR ~reg 0 50 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mAS_WR_n ~wire 0 51 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#55_0 (_architecture 0 0 55 (_process (_simple)
				(_target(0))
				(_sensitivity(24)(19))
			)))
			(#ASSIGN#56_1 (_architecture 1 0 56 (_process (_simple)
				(_target(5))
				(_sensitivity(24)(23))
			)))
			(#ASSIGN#58_2 (_architecture 2 0 58 (_process (_simple)
				(_target(6))
				(_sensitivity(24)(27))
			)))
			(#ASSIGN#59_3 (_architecture 3 0 59 (_process (_simple)
				(_target(10))
				(_sensitivity(24)(27))
			)))
			(#ASSIGN#60_4 (_architecture 4 0 60 (_process (_simple)
				(_target(14))
				(_sensitivity(24)(27))
			)))
			(#ASSIGN#65_5 (_architecture 5 0 65 (_process (_simple)
				(_target(18))
				(_sensitivity(24)(1)(7)(11)(15))
			)))
			(#ASSIGN#69_6 (_architecture 6 0 69 (_process (_simple)
				(_target(20))
				(_sensitivity(24)(2)(8)(12)(16))
			)))
			(#ASSIGN#70_7 (_architecture 7 0 70 (_process (_simple)
				(_target(21))
				(_sensitivity(24)(3)(29))
			)))
			(#ASSIGN#71_8 (_architecture 8 0 71 (_process (_simple)
				(_target(22))
				(_sensitivity(24)(4)(30))
			)))
			(#ASSIGN#76_9 (_architecture 9 0 76 (_process (_simple)
				(_target(31))
				(_sensitivity(24)(9)(13)(17))
			)))
			(#ALWAYS#79_10 (_architecture 10 0 79 (_process 
				(_target(27)(29)(30)(28))
				(_read(25)(26)(24)(28)(31)(23)(19))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Sdram_Multiplexer 12 -1)

)
I 000057 55 14741         1287636047640 Sdram_Controller
(_unit VERILOG 6.326.6.249 (Sdram_Controller 0 1 (Sdram_Controller 0 1 ))
	(_version v32)
	(_time 1287636046078 2010.10.21 00:40:46)
	(_source (\./../../../Multi_Sdram/Sdram_Controller.v\ VERILOG (\./../../../multi_sdram/sdram_params.h\ VERILOG i (\./../../../multi_sdram/sdram_controller.v\ VERILOG))))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1287636046078)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 1 41 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal INIT_PER ~vector~0 1 41 \100\ (_entity -1 (_constant \100\))))
		(_type (_internal ~vector~1 1 42 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REF_PER ~vector~1 1 42 \512\ (_entity -1 (_constant \512\))))
		(_type (_internal ~vector~2 1 43 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_CL ~vector~2 1 43 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~3 1 44 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RCD ~vector~3 1 44 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~4 1 45 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RRD ~vector~4 1 45 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~5 1 46 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_PM ~vector~5 1 46 \0\ (_entity -1 (_constant \0\))))
		(_type (_internal ~vector~6 1 47 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_BL ~vector~6 1 47 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~7 1 54 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BL ~vector~7 1 54 \SC_PM==1?3'b111:SC_BL==1?3'b0:SC_BL==2?3'b01:SC_BL==4?3'b010:3'b011\ (_entity -1 (_code  8))))
		(_type (_internal ~vector~8 1 55 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BT ~vector~8 1 55 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_type (_internal ~vector~9 1 58 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_CL ~vector~9 1 58 \SC_CL==2?3'b10:3'b11\ (_entity -1 (_code  9))))
		(_port (_internal REF_CLK ~wire 0 3 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal RESET_N ~wire 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[22:0]wire~ 0 5 (_array ~wire ((_range  10)))))
		(_port (_internal ADDR ~[22:0]wire~ 0 5 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal WR ~wire 0 6 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal RD ~wire 0 7 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[7:0]wire~ 0 8 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal LENGTH ~[7:0]wire~ 0 8 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ACT ~wire 0 9 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal DONE ~reg 0 10 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 11 (_array ~wire ((_range  11)))))
		(_port (_internal DATAIN ~[15:0]wire~ 0 11 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[15:0]reg~ 0 12 (_array ~reg ((_downto (i 15) (i 0))))))
		(_port (_internal DATAOUT ~[15:0]reg~ 0 12 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal IN_REQ ~reg 0 13 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal OUT_VALID ~reg 0 14 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]wire~ 0 15 (_array ~wire ((_range  12)))))
		(_port (_internal DM ~[1:0]wire~ 0 15 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[11:0]reg~ 0 17 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal SA ~[11:0]reg~ 0 17 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]reg~ 0 18 (_array ~reg ((_downto (i 1) (i 0))))))
		(_port (_internal BA ~[1:0]reg~ 0 18 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal CS_N ~[1:0]reg~ 0 19 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal CKE ~reg 0 20 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal RAS_N ~reg 0 21 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal CAS_N ~reg 0 22 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal WE_N ~reg 0 23 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal DQ ~[15:0]wire~ 0 24 (_architecture (_inout ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal DQM ~[1:0]reg~ 0 25 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal SDR_CLK ~wire 0 27 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[8:0]reg~ 0 65 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal ST ~[8:0]reg~ 0 65 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal CMD ~[1:0]reg~ 0 66 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Pre_RD ~reg 0 68 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Pre_WR ~reg 0 69 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal PM_STOP ~reg 0 70 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal PM_DONE ~reg 0 71 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Read ~reg 0 72 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Write ~reg 0 73 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Pre_DONE ~reg 0 74 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mDONE ~reg 0 75 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mDATAOUT ~[15:0]reg~ 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal DQOUT ~[15:0]wire~ 0 79 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal IDQM ~[1:0]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[11:0]wire~ 0 82 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal ISA ~[11:0]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal IBA ~[1:0]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ICS_N ~[1:0]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ICKE ~wire 0 85 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal IRAS_N ~wire 0 86 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ICAS_N ~wire 0 87 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal IWE_N ~wire 0 88 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal CMDACK ~wire 0 89 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal saddr ~[22:0]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal load_mode ~wire 0 92 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal nop ~wire 0 93 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal reada ~wire 0 94 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal writea ~wire 0 95 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal refresh ~wire 0 96 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal precharge ~wire 0 97 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal oe ~wire 0 98 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ref_ack ~wire 0 99 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ref_req ~wire 0 100 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal init_req ~wire 0 101 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal cm_ack ~wire 0 102 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal CLK ~wire 0 103 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#113_0 (_architecture 0 0 113 (_process (_alias ((CLK)(REF_CLK)))(_simple)
				(_target(56))
				(_sensitivity(0))
			)))
			(#ASSIGN#114_1 (_architecture 1 0 114 (_process (_alias ((SDR_CLK)(REF_CLK)))(_simple)
				(_target(22))
				(_sensitivity(0))
			)))
			(#ALWAYS#170_2 (_architecture 2 0 170 (_process 
				(_target(13)(14)(15)(16)(17)(18)(19)(27)(28)(21)(33))
				(_read(56)(23)(5)(36)(37)(38)(39)(40)(41)(42)(6)(30)(20))
			)))
			(#ASSIGN#185_3 (_architecture 3 0 185 (_process (_simple)
				(_target(20))
				(_sensitivity(51)(34))
			)))
			(#ASSIGN#186_4 (_architecture 4 0 186 (_process (_alias ((ACT)(Read)(Write)))(_simple)
				(_target(6))
				(_sensitivity(29)(30))
			)))
			(#ALWAYS#188_5 (_architecture 5 0 188 (_process 
				(_target(24)(32)(23)(25)(26)(29)(30)(11)(10))
				(_read(56)(1)(4)(3)(23)(25)(26)(43)(5)(29)(30))
			)))
			(#ALWAYS#266_6 (_architecture 6 0 266 (_process 
				(_target(7)(31)(9))
				(_read(0)(1)(32)(31)(3)(4)(33))
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation control1 0 116 (_entity .  control_interface)
		(_port
			((CLK) (CLK))
			((RESET_N) (RESET_N))
			((CMD) (CMD))
			((ADDR) (ADDR))
			((REF_ACK) (ref_ack))
			((CM_ACK) (cm_ack))
			((NOP) (nop))
			((READA) (reada))
			((WRITEA) (writea))
			((REFRESH) (refresh))
			((PRECHARGE) (precharge))
			((LOAD_MODE) (load_mode))
			((SADDR) (saddr))
			((REF_REQ) (ref_req))
			((INIT_REQ) (init_req))
			((CMD_ACK) (CMDACK))
			((INIT_ACK) (_open))
		)
		(_strength)
	)
	(_instantiation command1 0 135 (_entity .  command)
		(_port
			((CLK) (CLK))
			((RESET_N) (RESET_N))
			((SADDR) (saddr))
			((NOP) (nop))
			((READA) (reada))
			((WRITEA) (writea))
			((REFRESH) (refresh))
			((LOAD_MODE) (load_mode))
			((PRECHARGE) (precharge))
			((REF_REQ) (ref_req))
			((INIT_REQ) (init_req))
			((REF_ACK) (ref_ack))
			((CM_ACK) (cm_ack))
			((OE) (oe))
			((PM_STOP) (PM_STOP))
			((PM_DONE) (PM_DONE))
			((SA) (ISA))
			((BA) (IBA))
			((CS_N) (ICS_N))
			((CKE) (ICKE))
			((RAS_N) (IRAS_N))
			((CAS_N) (ICAS_N))
			((WE_N) (IWE_N))
		)
		(_strength)
	)
	(_instantiation data_path1 0 161 (_entity .  sdr_data_path)
		(_port
			((CLK) (CLK))
			((RESET_N) (RESET_N))
			((DATAIN) (DATAIN))
			((DM) (DM))
			((DQOUT) (DQOUT))
			((DQM) (IDQM))
		)
		(_strength)
	)
	(_model . Sdram_Controller 13 -1)

)
I 000054 55 5163          1287636047687 sdr_data_path
(_unit VERILOG 6.326.6.249 (sdr_data_path 0 1 (sdr_data_path 0 1 ))
	(_version v32)
	(_time 1287636046078 2010.10.21 00:40:46)
	(_source (\./../../../Multi_Sdram/sdr_data_path.v\ VERILOG (\./../../../multi_sdram/sdram_params.h\ VERILOG i (\./../../../multi_sdram/sdr_data_path.v\ VERILOG))))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1287636046078)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 1 41 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal INIT_PER ~vector~0 1 41 \100\ (_entity -1 (_constant \100\))))
		(_type (_internal ~vector~1 1 42 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REF_PER ~vector~1 1 42 \512\ (_entity -1 (_constant \512\))))
		(_type (_internal ~vector~2 1 43 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_CL ~vector~2 1 43 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~3 1 44 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RCD ~vector~3 1 44 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~4 1 45 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RRD ~vector~4 1 45 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~5 1 46 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_PM ~vector~5 1 46 \0\ (_entity -1 (_constant \0\))))
		(_type (_internal ~vector~6 1 47 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_BL ~vector~6 1 47 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~7 1 54 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BL ~vector~7 1 54 \SC_PM==1?3'b111:SC_BL==1?3'b0:SC_BL==2?3'b01:SC_BL==4?3'b010:3'b011\ (_entity -1 (_code  3))))
		(_type (_internal ~vector~8 1 55 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BT ~vector~8 1 55 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_type (_internal ~vector~9 1 58 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_CL ~vector~9 1 58 \SC_CL==2?3'b10:3'b11\ (_entity -1 (_code  4))))
		(_port (_internal CLK ~wire 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal RESET_N ~wire 0 3 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 4 (_array ~wire ((_range  5)))))
		(_port (_internal DATAIN ~[15:0]wire~ 0 4 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]wire~ 0 5 (_array ~wire ((_range  6)))))
		(_port (_internal DM ~[1:0]wire~ 0 5 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal DQOUT ~[15:0]wire~ 0 6 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]reg~ 0 8 (_array ~reg ((_downto (i 1) (i 0))))))
		(_port (_internal DQM ~[1:0]reg~ 0 8 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[15:0]reg~ 0 21 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal DIN1 ~[15:0]reg~ 0 21 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal DIN2 ~[15:0]reg~ 0 22 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal DM1 ~[1:0]reg~ 0 24 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#29_0 (_architecture 0 0 29 (_process 
				(_target(6)(7)(8)(5))
				(_read(0)(1)(2)(6)(3))
			)))
			(#ASSIGN#45_1 (_architecture 1 0 45 (_process (_alias ((DQOUT)(DIN2)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . sdr_data_path 7 -1)

)
V 000051 55 10793         1287636047796 SDRAM_Test
(_unit VERILOG 6.326.6.249 (SDRAM_Test 0 2 (SDRAM_Test 0 2 ))
	(_version v32)
	(_time 1287636046078 2010.10.21 00:40:46)
	(_source (\./../../../Multi_Sdram/Sdram_TB.v\ VERILOG (\./../../../multi_sdram/sdram_params.h\ VERILOG i (\./../../../multi_sdram/sdram_tb.v\ VERILOG))))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1287636046078)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 1 41 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal INIT_PER ~vector~0 1 41 \100\ (_entity -1 (_constant \100\))))
		(_type (_internal ~vector~1 1 42 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REF_PER ~vector~1 1 42 \512\ (_entity -1 (_constant \512\))))
		(_type (_internal ~vector~2 1 43 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_CL ~vector~2 1 43 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~3 1 44 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RCD ~vector~3 1 44 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~4 1 45 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RRD ~vector~4 1 45 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~5 1 46 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_PM ~vector~5 1 46 \0\ (_entity -1 (_constant \0\))))
		(_type (_internal ~vector~6 1 47 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_BL ~vector~6 1 47 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~7 1 54 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BL ~vector~7 1 54 \SC_PM==1?3'b111:SC_BL==1?3'b0:SC_BL==2?3'b01:SC_BL==4?3'b010:3'b011\ (_entity -1 (_code  8))))
		(_type (_internal ~vector~8 1 55 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BT ~vector~8 1 55 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_type (_internal ~vector~9 1 58 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_CL ~vector~9 1 58 \SC_CL==2?3'b10:3'b11\ (_entity -1 (_code  9))))
		(_port (_internal OSC_50 ~wire 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal reset_n ~wire 0 5 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal mSDR_AS_WR_n ~wire 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 7 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal mSDR_AS_DATAIN ~[15:0]wire~ 0 7 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[21:0]wire~ 0 8 (_array ~wire ((_downto (i 21) (i 0))))))
		(_port (_internal mSDR_AS_ADDR ~[21:0]wire~ 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[2:0]wire~ 0 10 (_array ~wire ((_downto (i 2) (i 0))))))
		(_port (_internal mSDR_Select ~[2:0]wire~ 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSD_ADDR ~[21:0]wire~ 0 31 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSD2RS_DATA ~[15:0]wire~ 0 32 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mRS2SD_DATA ~[15:0]wire~ 0 32 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSD_WR ~wire 0 33 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSD_RD ~wire 0 33 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSD_Done ~wire 0 33 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSDR_AS_DATAOUT_2 ~[15:0]wire~ 0 38 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSDR_AS_DATAOUT_3 ~[15:0]wire~ 0 39 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSDR_AS_ADDR_2 ~[21:0]wire~ 0 42 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_AS_ADDR_3 ~[21:0]wire~ 0 43 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_AS_DATAIN_2 ~[15:0]wire~ 0 46 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_AS_DATAIN_3 ~[15:0]wire~ 0 47 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_AS_WR_n_1 ~wire 0 49 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_AS_WR_n_2 ~wire 0 50 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_AS_WR_n_3 ~wire 0 51 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal dataout ~[15:0]wire~ 0 55 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[11:0]wire~ 0 56 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal addr ~[11:0]wire~ 0 56 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[1:0]wire~ 0 57 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal ba ~[1:0]wire~ 0 57 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal cs_n ~[1:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal cke ~wire 0 59 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ras_n ~wire 0 60 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal cas_n ~wire 0 61 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal we_n ~wire 0 62 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dq ~[15:0]wire~ 0 63 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dqm ~[1:0]wire~ 0 64 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal clk ~wire 0 65 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSDR_AS_DATAOUT_1 ~wire 0 78 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#42_0 (_architecture 0 0 42 (_process (_simple)
				(_target(14))
			)))
			(#ASSIGN#43_1 (_architecture 1 0 43 (_process (_simple)
				(_target(15))
			)))
			(#ASSIGN#46_2 (_architecture 2 0 46 (_process (_simple)
				(_target(16))
			)))
			(#ASSIGN#47_3 (_architecture 3 0 47 (_process (_simple)
				(_target(17))
			)))
			(#ASSIGN#49_4 (_architecture 4 0 49 (_process (_simple)
				(_target(18))
			)))
			(#ASSIGN#50_5 (_architecture 5 0 50 (_process (_simple)
				(_target(19))
			)))
			(#ASSIGN#51_6 (_architecture 6 0 51 (_process (_simple)
				(_target(20))
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0 0 67 (_entity .  Multi_Sdram)
		(_port
			((oHS_DATA) (mSD2RS_DATA))
			((iHS_DATA) (mRS2SD_DATA))
			((iHS_ADDR) (mSD_ADDR))
			((iHS_RD) (mSD_RD))
			((iHS_WR) (mSD_WR))
			((oHS_Done) (mSD_Done))
			((oAS1_DATA) (mSDR_AS_DATAOUT_1))
			((iAS1_DATA) (mSDR_AS_DATAIN))
			((iAS1_ADDR) (mSDR_AS_ADDR))
			((iAS1_WR_n) (mSDR_AS_WR_n))
			((oAS2_DATA) (mSDR_AS_DATAOUT_2))
			((iAS2_DATA) (mSDR_AS_DATAIN_2))
			((iAS2_ADDR) (mSDR_AS_ADDR_2))
			((iAS2_WR_n) (mSDR_AS_WR_n_2))
			((oAS3_DATA) (mSDR_AS_DATAOUT_3))
			((iAS3_DATA) (mSDR_AS_DATAIN_3))
			((iAS3_ADDR) (mSDR_AS_ADDR_3))
			((iAS3_WR_n) (mSDR_AS_WR_n_3))
			((iSelect) (mSDR_Select))
			((iCLK) (OSC_50))
			((iRST_n) (reset_n))
			((SA) (addr))
			((BA) (ba))
			((CS_N) (cs_n))
			((CKE) (cke))
			((RAS_N) (ras_n))
			((CAS_N) (cas_n))
			((WE_N) (we_n))
			((DQ) (dq))
			((DQM) (dqm))
			((SDR_CLK) (clk))
		)
		(_strength)
	)
	(_instantiation m0 0 113 (_entity .  mt48lc8m16a2)
		(_port
			((Dq) (dq))
			((Addr) (addr))
			((Ba) (ba))
			((Clk) (clk))
			((Cke) (cke))
			((Cs_n) (cs_n(0)))
			((Cas_n) (cas_n))
			((Ras_n) (ras_n))
			((We_n) (we_n))
			((Dqm) (dqm))
		)
		(_strength)
	)
	(_model . SDRAM_Test 10 -1)

)
I 000049 55 3319          1287636047921 SDRAM_TB
(_unit VERILOG 6.326.6.249 (SDRAM_TB 0 131 (SDRAM_TB 0 131 ))
	(_version v32)
	(_time 1287636046078 2010.10.21 00:40:46)
	(_source (\./../../../Multi_Sdram/Sdram_TB.v\ VERILOG (\./../../../multi_sdram/sdram_tb.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1287636046078)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_signal (_internal OSC_50 ~reg 0 132 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal reset_n ~reg 0 133 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_AS_WR_n ~reg 0 134 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[15:0]reg~ 0 135 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal mSDR_AS_DATAIN ~[15:0]reg~ 0 135 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[21:0]reg~ 0 136 (_array ~reg ((_downto (i 21) (i 0))))))
		(_signal (_internal mSDR_AS_ADDR ~[21:0]reg~ 0 136 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[2:0]reg~ 0 137 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal mSDR_Select ~[2:0]reg~ 0 137 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_downward 0 DUT.m0 Bank0) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_toward 0 DUT.u0.mSDR_TxD) (_nonbaction) (_noedge) (_noforceassign))
		(_subprogram
			
			(_function \$readmemh\)

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#150_0 (_architecture 0 0 150 (_process 
				(_target(0))
				(_read(0))
			)))
			(#INITIAL#153_1 (_architecture 1 0 153 (_process 
				(_target(2)(4)(3)(5)(0)(1))
				(_read(6)(7)(3))
				(_monitor)
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation DUT 0 140 (_entity .  SDRAM_Test)
		(_port
			((OSC_50))
			((reset_n))
			((mSDR_AS_WR_n))
			((mSDR_AS_DATAIN))
			((mSDR_AS_ADDR))
			((mSDR_Select))
		)
		(_strength)
	)
	(_model . SDRAM_TB 3 -1)

)
I 000048 55 12200         1287636161796 command
(_unit VERILOG 6.326.6.249 (command 0 1 (command 0 1 ))
	(_version v32)
	(_time 1287636161265 2010.10.21 00:42:41)
	(_source (\./../../../multi_sdram/command.v\ VERILOG (\./../../../multi_sdram/sdram_params.h\ VERILOG i (\./../../../multi_sdram/command.v\ VERILOG))))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 9))
	(_entity
		(_time 1287636161265)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 1 41 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal INIT_PER ~vector~0 1 41 \100\ (_entity -1 (_constant \100\))))
		(_type (_internal ~vector~1 1 42 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REF_PER ~vector~1 1 42 \512\ (_entity -1 (_constant \512\))))
		(_type (_internal ~vector~2 1 43 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_CL ~vector~2 1 43 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~3 1 44 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RCD ~vector~3 1 44 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~4 1 45 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RRD ~vector~4 1 45 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~5 1 46 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_PM ~vector~5 1 46 \0\ (_entity -1 (_constant \0\))))
		(_type (_internal ~vector~6 1 47 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_BL ~vector~6 1 47 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~7 1 54 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BL ~vector~7 1 54 \SC_PM==1?3'b111:SC_BL==1?3'b0:SC_BL==2?3'b01:SC_BL==4?3'b010:3'b011\ (_entity -1 (_code  9))))
		(_type (_internal ~vector~8 1 55 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BT ~vector~8 1 55 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_type (_internal ~vector~9 1 58 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_CL ~vector~9 1 58 \SC_CL==2?3'b10:3'b11\ (_entity -1 (_code  10))))
		(_port (_internal CLK ~wire 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal RESET_N ~wire 0 3 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[22:0]wire~ 0 4 (_array ~wire ((_range  11)))))
		(_port (_internal SADDR ~[22:0]wire~ 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal NOP ~wire 0 5 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal READA ~wire 0 6 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal WRITEA ~wire 0 7 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal REFRESH ~wire 0 8 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal PRECHARGE ~wire 0 9 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal LOAD_MODE ~wire 0 10 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal REF_REQ ~wire 0 11 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal INIT_REQ ~wire 0 12 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal PM_STOP ~wire 0 13 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal PM_DONE ~wire 0 14 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal REF_ACK ~reg 0 15 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal CM_ACK ~reg 0 16 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal OE ~reg 0 17 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[11:0]reg~ 0 18 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal SA ~[11:0]reg~ 0 18 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]reg~ 0 19 (_array ~reg ((_downto (i 1) (i 0))))))
		(_port (_internal BA ~[1:0]reg~ 0 19 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal CS_N ~[1:0]reg~ 0 20 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal CKE ~reg 0 21 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal RAS_N ~reg 0 22 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal CAS_N ~reg 0 23 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal WE_N ~reg 0 25 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal do_reada ~reg 0 68 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal do_writea ~reg 0 69 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal do_refresh ~reg 0 70 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal do_precharge ~reg 0 71 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal do_load_mode ~reg 0 72 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal do_initial ~reg 0 73 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal command_done ~reg 0 74 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[7:0]reg~ 0 75 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal command_delay ~[7:0]reg~ 0 75 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal rw_shift ~[1:0]reg~ 0 76 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal do_act ~reg 0 77 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal rw_flag ~reg 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal do_rw ~reg 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[6:0]reg~ 0 80 (_array ~reg ((_downto (i 6) (i 0))))))
		(_signal (_internal oe_shift ~[6:0]reg~ 0 80 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal oe1 ~reg 0 81 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal oe2 ~reg 0 82 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal oe3 ~reg 0 83 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal oe4 ~reg 0 84 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]reg~ 0 85 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal rp_shift ~[3:0]reg~ 0 85 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal rp_done ~reg 0 86 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ex_read ~reg 0 87 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ex_write ~reg 0 88 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[11:0]wire~ 0 90 (_array ~wire ((_range  12)))))
		(_signal (_internal rowaddr ~[11:0]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[7:0]wire~ 0 91 (_array ~wire ((_range  13)))))
		(_signal (_internal coladdr ~[7:0]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]wire~ 0 92 (_array ~wire ((_range  14)))))
		(_signal (_internal bankaddr ~[1:0]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#94_0 (_architecture 0 0 94 (_process (_simple)
				(_target(44))
				(_sensitivity(2(d_19_8)))
			)))
			(#ASSIGN#95_1 (_architecture 1 0 95 (_process (_simple)
				(_target(45))
				(_sensitivity(2(d_7_0)))
			)))
			(#ASSIGN#96_2 (_architecture 2 0 96 (_process (_simple)
				(_target(46))
				(_sensitivity(2(d_21_20)))
			)))
			(#ALWAYS#103_3 (_architecture 3 0 103 (_process 
				(_target(23)(24)(25)(26)(27)(28)(29)(30)(33)(40)(41)(42)(43))
				(_read(0)(1)(10)(9)(6)(29)(25)(41)(23)(24)(4)(5)(7)(26)(8)(27)(30(0))(30)(40)(40(0))(42)(43)(11))
			)))
			(#ALWAYS#239_4 (_architecture 4 0 239 (_process 
				(_target(35)(36)(37)(15)(38)(39))
				(_read(0)(1)(24)(35)(35(0))(36)(37)(38)(39)(26)(23)(25)(28)(11))
			)))
			(#ALWAYS#299_5 (_architecture 5 0 299 (_process 
				(_target(31)(34))
				(_read(0)(1)(23)(24)(31)(31(0)))
			)))
			(#ALWAYS#330_6 (_architecture 6 0 330 (_process 
				(_target(14)(13))
				(_read(0)(1)(25)(9)(23)(24)(26)(27))
			)))
			(#ALWAYS#362_7 (_architecture 7 0 362 (_process 
				(_target(16)(17)(18)(20)(21)(22)(19)(16(10))(18(0))(18(1)))
				(_read(0)(1)(24)(23)(44)(45)(34)(26)(27)(46)(25)(28)(2(22))(39)(33))
			)))
			(#INTERNAL#0_8 (_internal 8 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . command 15 -1)

)
I 000058 55 6879          1287636163937 control_interface
(_unit VERILOG 6.326.6.249 (control_interface 0 1 (control_interface 0 1 ))
	(_version v32)
	(_time 1287636163234 2010.10.21 00:42:43)
	(_source (\./../../../multi_sdram/control_interface.v\ VERILOG (\./../../../multi_sdram/sdram_params.h\ VERILOG i (\./../../../multi_sdram/control_interface.v\ VERILOG))))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1287636163234)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 1 41 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal INIT_PER ~vector~0 1 41 \100\ (_entity -1 (_constant \100\))))
		(_type (_internal ~vector~1 1 42 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REF_PER ~vector~1 1 42 \512\ (_entity -1 (_constant \512\))))
		(_type (_internal ~vector~2 1 43 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_CL ~vector~2 1 43 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~3 1 44 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RCD ~vector~3 1 44 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~4 1 45 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RRD ~vector~4 1 45 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~5 1 46 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_PM ~vector~5 1 46 \0\ (_entity -1 (_constant \0\))))
		(_type (_internal ~vector~6 1 47 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_BL ~vector~6 1 47 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~7 1 54 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BL ~vector~7 1 54 \SC_PM==1?3'b111:SC_BL==1?3'b0:SC_BL==2?3'b01:SC_BL==4?3'b010:3'b011\ (_entity -1 (_code  5))))
		(_type (_internal ~vector~8 1 55 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BT ~vector~8 1 55 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_type (_internal ~vector~9 1 58 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_CL ~vector~9 1 58 \SC_CL==2?3'b10:3'b11\ (_entity -1 (_code  6))))
		(_port (_internal CLK ~wire 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal RESET_N ~wire 0 3 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[2:0]wire~ 0 4 (_array ~wire ((_downto (i 2) (i 0))))))
		(_port (_internal CMD ~[2:0]wire~ 0 4 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[22:0]wire~ 0 5 (_array ~wire ((_range  7)))))
		(_port (_internal ADDR ~[22:0]wire~ 0 5 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal REF_ACK ~wire 0 6 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal INIT_ACK ~wire 0 7 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal CM_ACK ~wire 0 8 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal NOP ~reg 0 9 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal READA ~reg 0 10 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal WRITEA ~reg 0 11 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal REFRESH ~reg 0 12 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal PRECHARGE ~reg 0 13 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal LOAD_MODE ~reg 0 14 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[22:0]reg~ 0 15 (_array ~reg ((_downto (i 22) (i 0))))))
		(_port (_internal SADDR ~[22:0]reg~ 0 15 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal REF_REQ ~reg 0 16 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal INIT_REQ ~reg 0 17 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal CMD_ACK ~reg 0 19 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[15:0]reg~ 0 55 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal timer ~[15:0]reg~ 0 55 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal init_timer ~[15:0]reg~ 0 56 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#61_0 (_architecture 0 0 61 (_process 
				(_target(7)(8)(9)(13))
				(_read(0)(1)(3)(2))
			)))
			(#ALWAYS#97_1 (_architecture 1 0 97 (_process 
				(_target(16))
				(_read(0)(1)(6)(16))
			)))
			(#ALWAYS#110_2 (_architecture 2 0 110 (_process 
				(_target(17)(14))
				(_read(0)(1)(4)(15)(17))
			)))
			(#ALWAYS#138_3 (_architecture 3 0 138 (_process 
				(_target(18)(10)(11)(12)(15))
				(_read(0)(1)(18))
			)))
			(#INTERNAL#0_4 (_internal 4 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . control_interface 8 -1)

)
I 000053 55 27876         1287636167843 mt48lc8m16a2
(_unit VERILOG 6.326.6.249 (mt48lc8m16a2 0 42 (mt48lc8m16a2 0 42 ))
	(_version v32)
	(_time 1287636166687 2010.10.21 00:42:46)
	(_source (\./../../../multi_sdram/mt48lc8m16a2.v\ VERILOG (\./../../../multi_sdram/mt48lc8m16a2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 23))
	(_entity
		(_time 1287636166687)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 44 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal addr_bits ~vector~0 0 44 \12\ (_entity -1 (_constant \12\))))
		(_type (_internal ~vector~1 0 45 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal data_bits ~vector~1 0 45 \16\ (_entity -1 (_constant \16\))))
		(_type (_internal ~vector~2 0 46 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal col_bits ~vector~2 0 46 \9\ (_entity -1 (_constant \9\))))
		(_type (_internal ~vector~3 0 47 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal mem_sizes ~vector~3 0 47 \2097151\ (_entity -1 (_constant \2097151\))))
		(_type (_internal ~vector~4 0 138 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tAC ~vector~4 0 138 \5.4\ (_entity -1 ((d 4617765877924338074)))))
		(_type (_internal ~vector~5 0 139 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tHZ ~vector~5 0 139 \5.4\ (_entity -1 ((d 4617765877924338074)))))
		(_type (_internal ~vector~6 0 140 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tOH ~vector~6 0 140 \3.0\ (_entity -1 ((d 4613937818241073152)))))
		(_type (_internal ~vector~7 0 141 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tMRD ~vector~7 0 141 \2.0\ (_entity -1 ((d 4611686018427387904)))))
		(_type (_internal ~vector~8 0 142 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tRAS ~vector~8 0 142 \37.0\ (_entity -1 ((d 4630404104378646528)))))
		(_type (_internal ~vector~9 0 143 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tRC ~vector~9 0 143 \60.0\ (_entity -1 ((d 4633641066610819072)))))
		(_type (_internal ~vector~10 0 144 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tRCD ~vector~10 0 144 \15.0\ (_entity -1 ((d 4624633867356078080)))))
		(_type (_internal ~vector~11 0 145 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tRFC ~vector~11 0 145 \66.0\ (_entity -1 ((d 4634344754052595712)))))
		(_type (_internal ~vector~12 0 146 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tRP ~vector~12 0 146 \15.0\ (_entity -1 ((d 4624633867356078080)))))
		(_type (_internal ~vector~13 0 147 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tRRD ~vector~13 0 147 \14.0\ (_entity -1 ((d 4624070917402656768)))))
		(_type (_internal ~vector~14 0 148 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tWRa ~vector~14 0 148 \7.0\ (_entity -1 ((d 4619567317775286272)))))
		(_type (_internal ~vector~15 0 149 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tWRm ~vector~15 0 149 \14.0\ (_entity -1 ((d 4624070917402656768)))))
		(_type (_internal ~[data_bits-1:0]wire~ 0 42 (_array ~wire ((_range  23)))))
		(_port (_internal Dq ~[data_bits-1:0]wire~ 0 42 (_architecture (_inout ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[addr_bits-1:0]wire~ 0 42 (_array ~wire ((_range  24)))))
		(_port (_internal Addr ~[addr_bits-1:0]wire~ 0 42 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]wire~ 0 42 (_array ~wire ((_downto (i 1) (i 0))))))
		(_port (_internal Ba ~[1:0]wire~ 0 42 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Clk ~wire 0 42 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal Cke ~wire 0 42 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Cs_n ~wire 0 42 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal Ras_n ~wire 0 42 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal Cas_n ~wire 0 42 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal We_n ~wire 0 42 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal Dqm ~[1:0]wire~ 0 42 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[data_bits-1:0]reg~[0:mem_sizes]~ 0 60 (_array ~reg ((_range  25)(_range  26)))))
		(_signal (_internal Bank0 ~[data_bits-1:0]reg~[0:mem_sizes]~ 0 60 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Bank1 ~[data_bits-1:0]reg~[0:mem_sizes]~ 0 61 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Bank2 ~[data_bits-1:0]reg~[0:mem_sizes]~ 0 62 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Bank3 ~[data_bits-1:0]reg~[0:mem_sizes]~ 0 63 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]reg~[0:3]~ 0 65 (_array ~reg ((_to (i 0) (i 3)) (_downto (i 1) (i 0))))))
		(_signal (_internal Bank_addr ~[1:0]reg~[0:3]~ 0 65 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[col_bits-1:0]reg~[0:3]~ 0 66 (_array ~reg ((_to (i 0) (i 3)) (_range  27)))))
		(_signal (_internal Col_addr ~[col_bits-1:0]reg~[0:3]~ 0 66 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]reg~[0:3]~ 0 67 (_array ~reg ((_to (i 0) (i 3)) (_downto (i 3) (i 0))))))
		(_signal (_internal Command ~[3:0]reg~[0:3]~ 0 67 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]reg~ 0 68 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal Dqm_reg0 ~[1:0]reg~ 0 68 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Dqm_reg1 ~[1:0]reg~ 0 68 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[addr_bits-1:0]reg~ 0 69 (_array ~reg ((_range  28)))))
		(_signal (_internal B0_row_addr ~[addr_bits-1:0]reg~ 0 69 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal B1_row_addr ~[addr_bits-1:0]reg~ 0 69 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal B2_row_addr ~[addr_bits-1:0]reg~ 0 69 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal B3_row_addr ~[addr_bits-1:0]reg~ 0 69 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Mode_reg ~[addr_bits-1:0]reg~ 0 71 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[data_bits-1:0]reg~ 0 72 (_array ~reg ((_range  29)))))
		(_signal (_internal Dq_reg ~[data_bits-1:0]reg~ 0 72 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Dq_dqm ~[data_bits-1:0]reg~ 0 72 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[col_bits-1:0]reg~ 0 73 (_array ~reg ((_range  30)))))
		(_signal (_internal Col_temp ~[col_bits-1:0]reg~ 0 73 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Burst_counter ~[col_bits-1:0]reg~ 0 73 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Act_b0 ~reg 0 75 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Act_b1 ~reg 0 75 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Act_b2 ~reg 0 75 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Act_b3 ~reg 0 75 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Pc_b0 ~reg 0 76 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Pc_b1 ~reg 0 76 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Pc_b2 ~reg 0 76 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Pc_b3 ~reg 0 76 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Bank_precharge ~[1:0]reg~[0:3]~ 0 78 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~reg[0:3]~ 0 79 (_array ~reg ((_to (i 0) (i 3)) (_to (i 0) (i 0))))))
		(_signal (_internal A10_precharge ~reg[0:3]~ 0 79 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Auto_precharge ~reg[0:3]~ 0 80 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Read_precharge ~reg[0:3]~ 0 81 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Write_precharge ~reg[0:3]~ 0 82 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RW_interrupt_read ~reg[0:3]~ 0 83 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RW_interrupt_write ~reg[0:3]~ 0 84 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RW_interrupt_bank ~[1:0]reg~ 0 85 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~integer[0:3]~ 0 86 (_array ~reg ((_to (i 0) (i 3)) (_downto (i 31) (i 0)))(_attribute signed))))
		(_signal (_internal RW_interrupt_counter ~integer[0:3]~ 0 86 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Count_precharge ~integer[0:3]~ 0 87 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Data_in_enable ~reg 0 89 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Data_out_enable ~reg 0 90 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Bank ~[1:0]reg~ 0 92 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Prev_bank ~[1:0]reg~ 0 92 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Row ~[addr_bits-1:0]reg~ 0 93 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Col ~[col_bits-1:0]reg~ 0 94 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Col_brst ~[col_bits-1:0]reg~ 0 94 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal CkeZ ~reg 0 97 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Sys_clk ~reg 0 97 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal Active_enable ~wire 0 100 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Aref_enable ~wire 0 101 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Burst_term ~wire 0 102 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Mode_reg_enable ~wire 0 103 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Prech_enable ~wire 0 104 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Read_enable ~wire 0 105 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Write_enable ~wire 0 106 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Burst_length_1 ~wire 0 109 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Burst_length_2 ~wire 0 110 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Burst_length_4 ~wire 0 111 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Burst_length_8 ~wire 0 112 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Burst_length_f ~wire 0 113 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Cas_latency_2 ~wire 0 116 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Cas_latency_3 ~wire 0 117 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Write_burst_mode ~wire 0 120 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Debug ~wire 0 122 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Dq_chk ~wire 0 123 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~time 0 152 (_array ~reg ((_downto (i 63) (i 0))))))
		(_signal (_internal MRD_chk ~time 0 152 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~time[0:3]~ 0 153 (_array ~reg ((_to (i 0) (i 3)) (_downto (i 63) (i 0))))))
		(_signal (_internal WR_chkm ~time[0:3]~ 0 153 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RFC_chk ~time 0 154 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RRD_chk ~time 0 154 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RC_chk0 ~time 0 155 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RC_chk1 ~time 0 155 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RC_chk2 ~time 0 155 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RC_chk3 ~time 0 155 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RAS_chk0 ~time 0 156 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RAS_chk1 ~time 0 156 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RAS_chk2 ~time 0 156 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RAS_chk3 ~time 0 156 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RCD_chk0 ~time 0 157 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RCD_chk1 ~time 0 157 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RCD_chk2 ~time 0 157 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RCD_chk3 ~time 0 157 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RP_chk0 ~time 0 158 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RP_chk1 ~time 0 158 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RP_chk2 ~time 0 158 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RP_chk3 ~time 0 158 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			
			(_internal Burst_decode 21 0 988 (_architecture (_procedure)(_target(27)(26)(26(2))(26(1))(26(0))(51(0))(51(d_1_0))(51(d_2_0))(51)(46)(47))
				(_read(27)(23(3))(51)(27(2))(52(2))(27(1))(52(1))(27(0))(52(0))(63)(26(0))(64)(26(d_1_0))(65)(26(d_2_0))(26)(69)(62))
			))

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#100_0 (_architecture 0 0 100 (_process (_alias ((Active_enable)(Cs_n)(Ras_n)(Cas_n)(We_n)))(_simple)
				(_target(55))
				(_sensitivity(5)(6)(7)(8))
			)))
			(#ASSIGN#101_1 (_architecture 1 0 101 (_process (_alias ((Aref_enable)(Cs_n)(Ras_n)(Cas_n)(We_n)))(_simple)
				(_target(56))
				(_sensitivity(5)(6)(7)(8))
			)))
			(#ASSIGN#102_2 (_architecture 2 0 102 (_process (_alias ((Burst_term)(Cs_n)(Ras_n)(Cas_n)(We_n)))(_simple)
				(_target(57))
				(_sensitivity(5)(6)(7)(8))
			)))
			(#ASSIGN#103_3 (_architecture 3 0 103 (_process (_alias ((Mode_reg_enable)(Cs_n)(Ras_n)(Cas_n)(We_n)))(_simple)
				(_target(58))
				(_sensitivity(5)(6)(7)(8))
			)))
			(#ASSIGN#104_4 (_architecture 4 0 104 (_process (_alias ((Prech_enable)(Cs_n)(Ras_n)(Cas_n)(We_n)))(_simple)
				(_target(59))
				(_sensitivity(5)(6)(7)(8))
			)))
			(#ASSIGN#105_5 (_architecture 5 0 105 (_process (_alias ((Read_enable)(Cs_n)(Ras_n)(Cas_n)(We_n)))(_simple)
				(_target(60))
				(_sensitivity(5)(6)(7)(8))
			)))
			(#ASSIGN#106_6 (_architecture 6 0 106 (_process (_alias ((Write_enable)(Cs_n)(Ras_n)(Cas_n)(We_n)))(_simple)
				(_target(61))
				(_sensitivity(5)(6)(7)(8))
			)))
			(#ASSIGN#109_7 (_architecture 7 0 109 (_process (_alias ((Burst_length_1)(Mode_reg(2))(Mode_reg(1))(Mode_reg(0))))(_simple)
				(_target(62))
				(_sensitivity(23(2))(23(1))(23(0)))
			)))
			(#ASSIGN#110_8 (_architecture 8 0 110 (_process (_alias ((Burst_length_2)(Mode_reg(2))(Mode_reg(1))(Mode_reg(0))))(_simple)
				(_target(63))
				(_sensitivity(23(2))(23(1))(23(0)))
			)))
			(#ASSIGN#111_9 (_architecture 9 0 111 (_process (_alias ((Burst_length_4)(Mode_reg(2))(Mode_reg(1))(Mode_reg(0))))(_simple)
				(_target(64))
				(_sensitivity(23(2))(23(1))(23(0)))
			)))
			(#ASSIGN#112_10 (_architecture 10 0 112 (_process (_alias ((Burst_length_8)(Mode_reg(2))(Mode_reg(1))(Mode_reg(0))))(_simple)
				(_target(65))
				(_sensitivity(23(2))(23(1))(23(0)))
			)))
			(#ASSIGN#113_11 (_architecture 11 0 113 (_process (_alias ((Burst_length_f)(Mode_reg(2))(Mode_reg(1))(Mode_reg(0))))(_simple)
				(_target(66))
				(_sensitivity(23(2))(23(1))(23(0)))
			)))
			(#ASSIGN#116_12 (_architecture 12 0 116 (_process (_alias ((Cas_latency_2)(Mode_reg(6))(Mode_reg(5))(Mode_reg(4))))(_simple)
				(_target(67))
				(_sensitivity(23(6))(23(5))(23(4)))
			)))
			(#ASSIGN#117_13 (_architecture 13 0 117 (_process (_alias ((Cas_latency_3)(Mode_reg(6))(Mode_reg(5))(Mode_reg(4))))(_simple)
				(_target(68))
				(_sensitivity(23(6))(23(5))(23(4)))
			)))
			(#ASSIGN#120_14 (_architecture 14 0 120 (_process (_alias ((Write_burst_mode)(Mode_reg(9))))(_simple)
				(_target(69))
				(_sensitivity(23(9)))
			)))
			(#ASSIGN#122_15 (_architecture 15 0 122 (_process (_simple)
				(_target(70))
			)))
			(#ASSIGN#123_16 (_architecture 16 0 123 (_process (_alias ((Dq_chk)(Sys_clk)(Data_in_enable)))(_simple)
				(_target(71))
				(_sensitivity(54)(46))
			)))
			(#ASSIGN#125_17 (_architecture 17 0 125 (_process (_simple)
				(_target(0))
				(_sensitivity(24))
			)))
			(#INITIAL#160_18 (_architecture 18 0 160 (_process 
				(_target(24)(46)(47)(28)(29)(30)(31)(32)(33)(34)(35)(73(0))(73(1))(73(2))(73(3))(41(0))(41(1))(41(2))(41(3))(42(0))(42(1))(42(2))(42(3))(72)(74)(75)(80)(81)(82)(83)(84)(85)(86)(87)(76)(77)(78)(79)(88)(89)(90)(91))
				(_monitor)
			)))
			(#ALWAYS#177_19 (_architecture 19 0 177 (_process 
				(_target(54)(53))
				(_read(3)(53)(4))
			)))
			(#ALWAYS#187_20 (_architecture 20 0 187 (_process 
				(_target(16(0))(16(1))(16(2))(16(3))(15(0))(15(1))(15(2))(15(3))(14(0))(14(1))(14(2))(14(3))(36(0))(36(1))(36(2))(36(3))(37(0))(37(1))(37(2))(37(3))(17)(18)(45(0))(45(1))(45(2))(45(3))(44(0))(44(1))(44(2))(44(3))(72)(74)(23)(28)(32)(19)(80)(76)(84)(29)(33)(20)(81)(77)(85)(30)(34)(21)(82)(78)(86)(31)(35)(22)(83)(79)(87)(75)(49)(88)(89)(90)(91)(46)(42)(44)(38)(45)(43)(39)(47)(41)(40)(38(0))(40(0))(42(0))(38(1))(40(1))(42(1))(38(2))(40(2))(42(2))(38(3))(40(3))(42(3))(39(0))(41(0))(39(1))(41(1))(39(2))(41(2))(39(3))(41(3))(24)(48)(51)(52)(50)(27)(25)(25(d_7_0))(25(d_15_8))(10)(11)(12)(13)(73))
				(_read(54)(16(1))(16(2))(16(3))(15(1))(15(2))(15(3))(14(1))(14(2))(14(3))(36(1))(36(2))(36(3))(37(1))(37(2))(37(3))(18)(9)(38(0))(45(0))(38(1))(45(1))(38(2))(45(2))(38(3))(45(3))(42(0))(44(0))(42(1))(44(1))(42(2))(44(2))(42(3))(44(3))(72)(56)(70)(74)(88)(89)(90)(91)(32)(33)(34)(35)(58)(1)(1(d_6_4))(1(d_2_0))(1(3))(1(9))(55)(2)(28)(29)(30)(31)(76)(1(_range 31))(77)(1(_range 32))(78)(1(_range 33))(79)(1(_range 34))(49)(75)(59)(1(10))(80)(73(0))(81)(73(1))(82)(73(2))(83)(73(3))(46)(48)(68)(67)(57)(60)(84)(85)(86)(87)(38)(43)(40)(61)(47)(39)(40(0))(62)(69)(63)(64)(65)(40(1))(40(2))(40(3))(39(0))(41(0))(39(1))(41(1))(39(2))(41(2))(39(3))(41(3))(16(0))(36(0))(37(0))(14(0))(15(0))(19)(20)(21)(22)(10)(50)(51)(11)(12)(13)(9(0))(0(d_7_0))(9(1))(0(d_15_8))(25)(17(0))(17(1))(17)(24))
				(_monitor(1)(2)(43)(48)(50)(51)(25)(24))
				(_call(0))
			)))
			(#INTERNAL#0_22 (_internal 22 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
		(_unit Burst_decode task 0 988
		)
	)
	(_tchk
		(width 0 1057
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			((2.500000))
		)
		(width 0 1058
			(_port (Clk) ( (_transaction edge ( 10 x0 1x )) ))
			((2.500000))
		)
		(period 0 1059
			(_port (Clk) ( (_transaction edge ( 10 x0 1x )) ))
			((7.000000))
		)
		(period 0 1060
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			((7.000000))
		)
		(setup 0 1061
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Cke))
			((1.500000))
		)
		(hold 0 1061
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Cke))
			((0.800000))
		)
		(setup 0 1062
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Cs_n))
			((1.500000))
		)
		(hold 0 1062
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Cs_n))
			((0.800000))
		)
		(setup 0 1063
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Cas_n))
			((1.500000))
		)
		(hold 0 1063
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Cas_n))
			((0.800000))
		)
		(setup 0 1064
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Ras_n))
			((1.500000))
		)
		(hold 0 1064
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Ras_n))
			((0.800000))
		)
		(setup 0 1065
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (We_n))
			((1.500000))
		)
		(hold 0 1065
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (We_n))
			((0.800000))
		)
		(setup 0 1066
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Addr))
			((1.500000))
		)
		(hold 0 1066
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Addr))
			((0.800000))
		)
		(setup 0 1067
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Ba))
			((1.500000))
		)
		(hold 0 1067
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Ba))
			((0.800000))
		)
		(setup 0 1068
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Dqm))
			((1.500000))
		)
		(hold 0 1068
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Dqm))
			((0.800000))
		)
		(setup 0 1069
			(_port (Dq_chk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Dq))
			((1.500000))
		)
		(hold 0 1069
			(_port (Dq_chk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Dq))
			((0.800000))
		)
	)
	(_model . mt48lc8m16a2 35 -1)

)
I 000052 55 9479          1287636170859 Multi_Sdram
(_unit VERILOG 6.326.6.249 (Multi_Sdram 0 1 (Multi_Sdram 0 1 ))
	(_version v32)
	(_time 1287636170203 2010.10.21 00:42:50)
	(_source (\./../../../multi_sdram/multi_sdram.v\ VERILOG (\./../../../multi_sdram/multi_sdram.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1287636170203)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_type (_internal ~[15:0]wire~ 0 2 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oHS_DATA ~[15:0]wire~ 0 2 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iHS_DATA ~[15:0]wire~ 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[21:0]wire~ 0 2 (_array ~wire ((_downto (i 21) (i 0))))))
		(_port (_internal iHS_ADDR ~[21:0]wire~ 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iHS_RD ~wire 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iHS_WR ~wire 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal oHS_Done ~wire 0 2 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal oAS1_DATA ~[15:0]wire~ 0 4 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iAS1_DATA ~[15:0]wire~ 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iAS1_ADDR ~[21:0]wire~ 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iAS1_WR_n ~wire 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal oAS2_DATA ~[15:0]wire~ 0 6 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iAS2_DATA ~[15:0]wire~ 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iAS2_ADDR ~[21:0]wire~ 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iAS2_WR_n ~wire 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal oAS3_DATA ~[15:0]wire~ 0 8 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iAS3_DATA ~[15:0]wire~ 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iAS3_ADDR ~[21:0]wire~ 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iAS3_WR_n ~wire 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[1:0]wire~ 0 10 (_array ~wire ((_downto (i 1) (i 0))))))
		(_port (_internal iSelect ~[1:0]wire~ 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iCLK ~wire 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iRST_n ~wire 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[11:0]wire~ 0 12 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal SA ~[11:0]wire~ 0 12 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal BA ~[1:0]wire~ 0 12 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal CS_N ~wire 0 12 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal CKE ~wire 0 12 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal RAS_N ~wire 0 12 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal CAS_N ~wire 0 12 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal WE_N ~wire 0 12 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal DQ ~[15:0]wire~ 0 12 (_architecture (_inout ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal DQM ~[1:0]wire~ 0 12 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal SDR_CLK ~wire 0 12 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSDR_ADDR ~[21:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mM2C_DATA ~[15:0]wire~ 0 52 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mC2M_DATA ~[15:0]wire~ 0 53 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSDR_RD ~wire 0 54 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSDR_WR ~wire 0 55 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSDR_Done ~wire 0 56 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[1:0]reg~ 0 0 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal \3 \ ~[1:0]reg~ -1 0 (_internal (_uni (_constant \2'b0\) ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[7:0]reg~ 0 0 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal \4 \ ~[7:0]reg~ -1 0 (_internal (_uni (_constant \8'h01\) ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_virtual \1 \ 0 73 (_uni ((37)(31)))))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0 0 58 (_entity .  Sdram_Multiplexer)
		(_port
			((oHS_DATA))
			((iHS_DATA))
			((iHS_ADDR))
			((iHS_RD))
			((iHS_WR))
			((oHS_Done))
			((oAS1_DATA))
			((iAS1_DATA))
			((iAS1_ADDR))
			((iAS1_WR_n))
			((oAS2_DATA))
			((iAS2_DATA))
			((iAS2_ADDR))
			((iAS2_WR_n))
			((oAS3_DATA))
			((iAS3_DATA))
			((iAS3_ADDR))
			((iAS3_WR_n))
			((mM2C_DATA))
			((mC2M_DATA))
			((mSDR_ADDR))
			((mSDR_RD))
			((mSDR_WR))
			((mSDR_Done))
			((iSelect))
			((iCLK))
			((iRST_n))
		)
		(_strength strong0 strong1)
	)
	(_instantiation u1 0 71 (_entity .  Sdram_Controller)
		(_port
			((REF_CLK) (iCLK))
			((RESET_N) (iRST_n))
			((ADDR) (\1 \))
			((WR) (mSDR_WR))
			((RD) (mSDR_RD))
			((DONE) (mSDR_Done))
			((DATAIN) (mM2C_DATA))
			((DATAOUT) (mC2M_DATA))
			((IN_REQ) (_open))
			((OUT_VALID) (_open))
			((DM) (\3 \))
			((LENGTH) (\4 \))
			((SA) (SA))
			((BA) (BA))
			((CS_N) (CS_N))
			((CKE) (CKE))
			((RAS_N) (RAS_N))
			((CAS_N) (CAS_N))
			((WE_N) (WE_N))
			((DQ) (DQ))
			((DQM) (DQM))
			((SDR_CLK) (SDR_CLK))
			((ACT) (_open))
		)
		(_strength strong0 strong1)
	)
	(_model . Multi_Sdram 1 -1)

)
I 000054 55 5141          1287636172968 sdr_data_path
(_unit VERILOG 6.326.6.249 (sdr_data_path 0 1 (sdr_data_path 0 1 ))
	(_version v32)
	(_time 1287636172328 2010.10.21 00:42:52)
	(_source (\./../../../multi_sdram/sdr_data_path.v\ VERILOG (\./../../../multi_sdram/sdram_params.h\ VERILOG i (\./../../../multi_sdram/sdr_data_path.v\ VERILOG))))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1287636172328)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 1 41 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal INIT_PER ~vector~0 1 41 \100\ (_entity -1 (_constant \100\))))
		(_type (_internal ~vector~1 1 42 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REF_PER ~vector~1 1 42 \512\ (_entity -1 (_constant \512\))))
		(_type (_internal ~vector~2 1 43 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_CL ~vector~2 1 43 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~3 1 44 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RCD ~vector~3 1 44 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~4 1 45 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RRD ~vector~4 1 45 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~5 1 46 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_PM ~vector~5 1 46 \0\ (_entity -1 (_constant \0\))))
		(_type (_internal ~vector~6 1 47 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_BL ~vector~6 1 47 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~7 1 54 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BL ~vector~7 1 54 \SC_PM==1?3'b111:SC_BL==1?3'b0:SC_BL==2?3'b01:SC_BL==4?3'b010:3'b011\ (_entity -1 (_code  3))))
		(_type (_internal ~vector~8 1 55 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BT ~vector~8 1 55 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_type (_internal ~vector~9 1 58 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_CL ~vector~9 1 58 \SC_CL==2?3'b10:3'b11\ (_entity -1 (_code  4))))
		(_port (_internal CLK ~wire 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal RESET_N ~wire 0 3 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 4 (_array ~wire ((_range  5)))))
		(_port (_internal DATAIN ~[15:0]wire~ 0 4 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]wire~ 0 5 (_array ~wire ((_range  6)))))
		(_port (_internal DM ~[1:0]wire~ 0 5 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal DQOUT ~[15:0]wire~ 0 6 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]reg~ 0 8 (_array ~reg ((_downto (i 1) (i 0))))))
		(_port (_internal DQM ~[1:0]reg~ 0 8 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[15:0]reg~ 0 21 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal DIN1 ~[15:0]reg~ 0 21 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal DIN2 ~[15:0]reg~ 0 22 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal DM1 ~[1:0]reg~ 0 24 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#29_0 (_architecture 0 0 29 (_process 
				(_target(6)(7)(8)(5))
				(_read(0)(1)(2)(6)(3))
			)))
			(#ASSIGN#45_1 (_architecture 1 0 45 (_process (_alias ((DQOUT)(DIN2)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . sdr_data_path 7 -1)

)
I 000057 55 14767         1287636175312 Sdram_Controller
(_unit VERILOG 6.326.6.249 (Sdram_Controller 0 1 (Sdram_Controller 0 1 ))
	(_version v32)
	(_time 1287636174640 2010.10.21 00:42:54)
	(_source (\./../../../multi_sdram/sdram_controller.v\ VERILOG (\./../../../multi_sdram/sdram_params.h\ VERILOG i (\./../../../multi_sdram/sdram_controller.v\ VERILOG))))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1287636174640)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 1 41 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal INIT_PER ~vector~0 1 41 \100\ (_entity -1 (_constant \100\))))
		(_type (_internal ~vector~1 1 42 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REF_PER ~vector~1 1 42 \512\ (_entity -1 (_constant \512\))))
		(_type (_internal ~vector~2 1 43 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_CL ~vector~2 1 43 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~3 1 44 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RCD ~vector~3 1 44 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~4 1 45 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RRD ~vector~4 1 45 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~5 1 46 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_PM ~vector~5 1 46 \0\ (_entity -1 (_constant \0\))))
		(_type (_internal ~vector~6 1 47 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_BL ~vector~6 1 47 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~7 1 54 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BL ~vector~7 1 54 \SC_PM==1?3'b111:SC_BL==1?3'b0:SC_BL==2?3'b01:SC_BL==4?3'b010:3'b011\ (_entity -1 (_code  8))))
		(_type (_internal ~vector~8 1 55 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BT ~vector~8 1 55 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_type (_internal ~vector~9 1 58 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_CL ~vector~9 1 58 \SC_CL==2?3'b10:3'b11\ (_entity -1 (_code  9))))
		(_port (_internal REF_CLK ~wire 0 3 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal RESET_N ~wire 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[22:0]wire~ 0 5 (_array ~wire ((_range  10)))))
		(_port (_internal ADDR ~[22:0]wire~ 0 5 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal WR ~wire 0 6 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal RD ~wire 0 7 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[7:0]wire~ 0 8 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal LENGTH ~[7:0]wire~ 0 8 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ACT ~wire 0 9 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal DONE ~reg 0 10 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 11 (_array ~wire ((_range  11)))))
		(_port (_internal DATAIN ~[15:0]wire~ 0 11 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[15:0]reg~ 0 12 (_array ~reg ((_downto (i 15) (i 0))))))
		(_port (_internal DATAOUT ~[15:0]reg~ 0 12 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal IN_REQ ~reg 0 13 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal OUT_VALID ~reg 0 14 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]wire~ 0 15 (_array ~wire ((_range  12)))))
		(_port (_internal DM ~[1:0]wire~ 0 15 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[11:0]reg~ 0 17 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal SA ~[11:0]reg~ 0 17 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]reg~ 0 18 (_array ~reg ((_downto (i 1) (i 0))))))
		(_port (_internal BA ~[1:0]reg~ 0 18 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal CS_N ~[1:0]reg~ 0 19 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal CKE ~reg 0 20 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal RAS_N ~reg 0 21 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal CAS_N ~reg 0 22 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal WE_N ~reg 0 23 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal DQ ~[15:0]wire~ 0 24 (_architecture (_inout ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal DQM ~[1:0]reg~ 0 25 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal SDR_CLK ~wire 0 27 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[8:0]reg~ 0 65 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal ST ~[8:0]reg~ 0 65 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal CMD ~[1:0]reg~ 0 66 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Pre_RD ~reg 0 68 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Pre_WR ~reg 0 69 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal PM_STOP ~reg 0 70 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal PM_DONE ~reg 0 71 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Read ~reg 0 72 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Write ~reg 0 73 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Pre_DONE ~reg 0 74 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mDONE ~reg 0 75 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mDATAOUT ~[15:0]reg~ 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal DQOUT ~[15:0]wire~ 0 79 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal IDQM ~[1:0]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[11:0]wire~ 0 82 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal ISA ~[11:0]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal IBA ~[1:0]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ICS_N ~[1:0]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ICKE ~wire 0 85 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal IRAS_N ~wire 0 86 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ICAS_N ~wire 0 87 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal IWE_N ~wire 0 88 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal CMDACK ~wire 0 89 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal saddr ~[22:0]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal load_mode ~wire 0 92 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal nop ~wire 0 93 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal reada ~wire 0 94 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal writea ~wire 0 95 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal refresh ~wire 0 96 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal precharge ~wire 0 97 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal oe ~wire 0 98 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ref_ack ~wire 0 99 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ref_req ~wire 0 100 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal init_req ~wire 0 101 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal cm_ack ~wire 0 102 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal CLK ~wire 0 103 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#113_0 (_architecture 0 0 113 (_process (_alias ((CLK)(REF_CLK)))(_simple)
				(_target(56))
				(_sensitivity(0))
			)))
			(#ASSIGN#114_1 (_architecture 1 0 114 (_process (_alias ((SDR_CLK)(REF_CLK)))(_simple)
				(_target(22))
				(_sensitivity(0))
			)))
			(#ALWAYS#170_2 (_architecture 2 0 170 (_process 
				(_target(13)(14)(15)(16)(17)(18)(19)(27)(28)(21)(33))
				(_read(56)(23)(5)(36)(37)(38)(39)(40)(41)(42)(6)(30)(20))
			)))
			(#ASSIGN#185_3 (_architecture 3 0 185 (_process (_simple)
				(_target(20))
				(_sensitivity(51)(34))
			)))
			(#ASSIGN#186_4 (_architecture 4 0 186 (_process (_alias ((ACT)(Read)(Write)))(_simple)
				(_target(6))
				(_sensitivity(29)(30))
			)))
			(#ALWAYS#188_5 (_architecture 5 0 188 (_process 
				(_target(24)(32)(23)(25)(26)(29)(30)(11)(10))
				(_read(56)(1)(4)(3)(23)(25)(26)(43)(5)(29)(30))
			)))
			(#ALWAYS#266_6 (_architecture 6 0 266 (_process 
				(_target(7)(31)(9))
				(_read(0)(1)(32)(31)(3)(4)(33))
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation control1 0 116 (_entity .  control_interface)
		(_port
			((CLK) (CLK))
			((RESET_N) (RESET_N))
			((CMD) (CMD))
			((ADDR) (ADDR))
			((REF_ACK) (ref_ack))
			((CM_ACK) (cm_ack))
			((NOP) (nop))
			((READA) (reada))
			((WRITEA) (writea))
			((REFRESH) (refresh))
			((PRECHARGE) (precharge))
			((LOAD_MODE) (load_mode))
			((SADDR) (saddr))
			((REF_REQ) (ref_req))
			((INIT_REQ) (init_req))
			((CMD_ACK) (CMDACK))
			((INIT_ACK) (_open))
		)
		(_strength strong0 strong1)
	)
	(_instantiation command1 0 135 (_entity .  command)
		(_port
			((CLK) (CLK))
			((RESET_N) (RESET_N))
			((SADDR) (saddr))
			((NOP) (nop))
			((READA) (reada))
			((WRITEA) (writea))
			((REFRESH) (refresh))
			((LOAD_MODE) (load_mode))
			((PRECHARGE) (precharge))
			((REF_REQ) (ref_req))
			((INIT_REQ) (init_req))
			((REF_ACK) (ref_ack))
			((CM_ACK) (cm_ack))
			((OE) (oe))
			((PM_STOP) (PM_STOP))
			((PM_DONE) (PM_DONE))
			((SA) (ISA))
			((BA) (IBA))
			((CS_N) (ICS_N))
			((CKE) (ICKE))
			((RAS_N) (IRAS_N))
			((CAS_N) (ICAS_N))
			((WE_N) (IWE_N))
		)
		(_strength strong0 strong1)
	)
	(_instantiation data_path1 0 161 (_entity .  sdr_data_path)
		(_port
			((CLK) (CLK))
			((RESET_N) (RESET_N))
			((DATAIN) (DATAIN))
			((DM) (DM))
			((DQOUT) (DQOUT))
			((DQM) (IDQM))
		)
		(_strength strong0 strong1)
	)
	(_model . Sdram_Controller 13 -1)

)
I 000058 55 7845          1287636177421 Sdram_Multiplexer
(_unit VERILOG 6.326.6.249 (Sdram_Multiplexer 0 1 (Sdram_Multiplexer 0 1 ))
	(_version v32)
	(_time 1287636176859 2010.10.21 00:42:56)
	(_source (\./../../../multi_sdram/sdram_multiplexer.v\ VERILOG (\./../../../multi_sdram/sdram_multiplexer.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 12))
	(_entity
		(_time 1287636176859)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~[15:0]wire~ 0 2 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oHS_DATA ~[15:0]wire~ 0 2 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iHS_DATA ~[15:0]wire~ 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[21:0]wire~ 0 2 (_array ~wire ((_downto (i 21) (i 0))))))
		(_port (_internal iHS_ADDR ~[21:0]wire~ 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iHS_RD ~wire 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iHS_WR ~wire 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal oHS_Done ~wire 0 2 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal oAS1_DATA ~[15:0]wire~ 0 4 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iAS1_DATA ~[15:0]wire~ 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iAS1_ADDR ~[21:0]wire~ 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iAS1_WR_n ~wire 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal oAS2_DATA ~[15:0]wire~ 0 6 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iAS2_DATA ~[15:0]wire~ 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iAS2_ADDR ~[21:0]wire~ 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iAS2_WR_n ~wire 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal oAS3_DATA ~[15:0]wire~ 0 8 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iAS3_DATA ~[15:0]wire~ 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iAS3_ADDR ~[21:0]wire~ 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iAS3_WR_n ~wire 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal oSDR_DATA ~[15:0]wire~ 0 10 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iSDR_DATA ~[15:0]wire~ 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal oSDR_ADDR ~[21:0]wire~ 0 10 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal oSDR_RD ~wire 0 10 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal oSDR_WR ~wire 0 10 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iSDR_Done ~wire 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]wire~ 0 12 (_array ~wire ((_downto (i 1) (i 0))))))
		(_port (_internal iSelect ~[1:0]wire~ 0 12 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iCLK ~wire 0 12 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal iRST_n ~wire 0 12 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[15:0]reg~ 0 47 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal mSDR_DATA ~[15:0]reg~ 0 47 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]reg~ 0 48 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal ST ~[1:0]reg~ 0 48 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_RD ~reg 0 49 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_WR ~reg 0 50 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mAS_WR_n ~wire 0 51 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#55_0 (_architecture 0 0 55 (_process (_simple)
				(_target(0))
				(_sensitivity(24)(19))
			)))
			(#ASSIGN#56_1 (_architecture 1 0 56 (_process (_simple)
				(_target(5))
				(_sensitivity(24)(23))
			)))
			(#ASSIGN#58_2 (_architecture 2 0 58 (_process (_simple)
				(_target(6))
				(_sensitivity(24)(27))
			)))
			(#ASSIGN#59_3 (_architecture 3 0 59 (_process (_simple)
				(_target(10))
				(_sensitivity(24)(27))
			)))
			(#ASSIGN#60_4 (_architecture 4 0 60 (_process (_simple)
				(_target(14))
				(_sensitivity(24)(27))
			)))
			(#ASSIGN#65_5 (_architecture 5 0 65 (_process (_simple)
				(_target(18))
				(_sensitivity(24)(1)(7)(11)(15))
			)))
			(#ASSIGN#69_6 (_architecture 6 0 69 (_process (_simple)
				(_target(20))
				(_sensitivity(24)(2)(8)(12)(16))
			)))
			(#ASSIGN#70_7 (_architecture 7 0 70 (_process (_simple)
				(_target(21))
				(_sensitivity(24)(3)(29))
			)))
			(#ASSIGN#71_8 (_architecture 8 0 71 (_process (_simple)
				(_target(22))
				(_sensitivity(24)(4)(30))
			)))
			(#ASSIGN#76_9 (_architecture 9 0 76 (_process (_simple)
				(_target(31))
				(_sensitivity(24)(9)(13)(17))
			)))
			(#ALWAYS#79_10 (_architecture 10 0 79 (_process 
				(_target(27)(29)(30)(28))
				(_read(25)(26)(24)(28)(31)(23)(19))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Sdram_Multiplexer 12 -1)

)
I 000050 55 10800         1287636179453 SDRAM_Top
(_unit VERILOG 6.326.6.249 (SDRAM_Top 0 2 (SDRAM_Top 0 2 ))
	(_version v32)
	(_time 1287636178890 2010.10.21 00:42:58)
	(_source (\./../../../multi_sdram/sdram_tb.v\ VERILOG (\./../../../multi_sdram/sdram_params.h\ VERILOG i (\./../../../multi_sdram/sdram_tb.v\ VERILOG))))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1287636178890)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 1 41 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal INIT_PER ~vector~0 1 41 \100\ (_entity -1 (_constant \100\))))
		(_type (_internal ~vector~1 1 42 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REF_PER ~vector~1 1 42 \512\ (_entity -1 (_constant \512\))))
		(_type (_internal ~vector~2 1 43 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_CL ~vector~2 1 43 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~3 1 44 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RCD ~vector~3 1 44 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~4 1 45 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RRD ~vector~4 1 45 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~5 1 46 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_PM ~vector~5 1 46 \0\ (_entity -1 (_constant \0\))))
		(_type (_internal ~vector~6 1 47 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_BL ~vector~6 1 47 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~7 1 54 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BL ~vector~7 1 54 \SC_PM==1?3'b111:SC_BL==1?3'b0:SC_BL==2?3'b01:SC_BL==4?3'b010:3'b011\ (_entity -1 (_code  8))))
		(_type (_internal ~vector~8 1 55 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BT ~vector~8 1 55 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_type (_internal ~vector~9 1 58 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_CL ~vector~9 1 58 \SC_CL==2?3'b10:3'b11\ (_entity -1 (_code  9))))
		(_port (_internal OSC_50 ~wire 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal reset_n ~wire 0 5 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal mSDR_AS_WR_n ~wire 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 7 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal mSDR_AS_DATAIN ~[15:0]wire~ 0 7 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[21:0]wire~ 0 8 (_array ~wire ((_downto (i 21) (i 0))))))
		(_port (_internal mSDR_AS_ADDR ~[21:0]wire~ 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[2:0]wire~ 0 10 (_array ~wire ((_downto (i 2) (i 0))))))
		(_port (_internal mSDR_Select ~[2:0]wire~ 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSD_ADDR ~[21:0]wire~ 0 31 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSD2RS_DATA ~[15:0]wire~ 0 32 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mRS2SD_DATA ~[15:0]wire~ 0 32 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSD_WR ~wire 0 33 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSD_RD ~wire 0 33 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSD_Done ~wire 0 33 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSDR_AS_DATAOUT_2 ~[15:0]wire~ 0 38 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSDR_AS_DATAOUT_3 ~[15:0]wire~ 0 39 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSDR_AS_ADDR_2 ~[21:0]wire~ 0 42 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_AS_ADDR_3 ~[21:0]wire~ 0 43 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_AS_DATAIN_2 ~[15:0]wire~ 0 46 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_AS_DATAIN_3 ~[15:0]wire~ 0 47 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_AS_WR_n_1 ~wire 0 49 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_AS_WR_n_2 ~wire 0 50 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_AS_WR_n_3 ~wire 0 51 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal dataout ~[15:0]wire~ 0 55 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[11:0]wire~ 0 56 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal addr ~[11:0]wire~ 0 56 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[1:0]wire~ 0 57 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal ba ~[1:0]wire~ 0 57 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal cs_n ~[1:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal cke ~wire 0 59 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ras_n ~wire 0 60 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal cas_n ~wire 0 61 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal we_n ~wire 0 62 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dq ~[15:0]wire~ 0 63 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dqm ~[1:0]wire~ 0 64 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal clk ~wire 0 65 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSDR_AS_DATAOUT_1 ~wire 0 78 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#42_0 (_architecture 0 0 42 (_process (_simple)
				(_target(14))
			)))
			(#ASSIGN#43_1 (_architecture 1 0 43 (_process (_simple)
				(_target(15))
			)))
			(#ASSIGN#46_2 (_architecture 2 0 46 (_process (_simple)
				(_target(16))
			)))
			(#ASSIGN#47_3 (_architecture 3 0 47 (_process (_simple)
				(_target(17))
			)))
			(#ASSIGN#49_4 (_architecture 4 0 49 (_process (_simple)
				(_target(18))
			)))
			(#ASSIGN#50_5 (_architecture 5 0 50 (_process (_simple)
				(_target(19))
			)))
			(#ASSIGN#51_6 (_architecture 6 0 51 (_process (_simple)
				(_target(20))
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0 0 67 (_entity .  Multi_Sdram)
		(_port
			((oHS_DATA) (mSD2RS_DATA))
			((iHS_DATA) (mRS2SD_DATA))
			((iHS_ADDR) (mSD_ADDR))
			((iHS_RD) (mSD_RD))
			((iHS_WR) (mSD_WR))
			((oHS_Done) (mSD_Done))
			((oAS1_DATA) (mSDR_AS_DATAOUT_1))
			((iAS1_DATA) (mSDR_AS_DATAIN))
			((iAS1_ADDR) (mSDR_AS_ADDR))
			((iAS1_WR_n) (mSDR_AS_WR_n))
			((oAS2_DATA) (mSDR_AS_DATAOUT_2))
			((iAS2_DATA) (mSDR_AS_DATAIN_2))
			((iAS2_ADDR) (mSDR_AS_ADDR_2))
			((iAS2_WR_n) (mSDR_AS_WR_n_2))
			((oAS3_DATA) (mSDR_AS_DATAOUT_3))
			((iAS3_DATA) (mSDR_AS_DATAIN_3))
			((iAS3_ADDR) (mSDR_AS_ADDR_3))
			((iAS3_WR_n) (mSDR_AS_WR_n_3))
			((iSelect) (mSDR_Select))
			((iCLK) (OSC_50))
			((iRST_n) (reset_n))
			((SA) (addr))
			((BA) (ba))
			((CS_N) (cs_n))
			((CKE) (cke))
			((RAS_N) (ras_n))
			((CAS_N) (cas_n))
			((WE_N) (we_n))
			((DQ) (dq))
			((DQM) (dqm))
			((SDR_CLK) (clk))
		)
		(_strength strong0 strong1)
	)
	(_instantiation m0 0 113 (_entity .  mt48lc8m16a2)
		(_port
			((Dq) (dq))
			((Addr) (addr))
			((Ba) (ba))
			((Clk) (clk))
			((Cke) (cke))
			((Cs_n) (cs_n(0)))
			((Cas_n) (cas_n))
			((Ras_n) (ras_n))
			((We_n) (we_n))
			((Dqm) (dqm))
		)
		(_strength strong0 strong1)
	)
	(_model . SDRAM_Top 10 -1)

)
I 000049 55 3306          1287636179578 SDRAM_TB
(_unit VERILOG 6.326.6.249 (SDRAM_TB 0 131 (SDRAM_TB 0 131 ))
	(_version v32)
	(_time 1287636178890 2010.10.21 00:42:58)
	(_source (\./../../../multi_sdram/sdram_tb.v\ VERILOG (\./../../../multi_sdram/sdram_tb.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1287636178890)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_signal (_internal OSC_50 ~reg 0 132 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal reset_n ~reg 0 133 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_AS_WR_n ~reg 0 134 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[15:0]reg~ 0 135 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal mSDR_AS_DATAIN ~[15:0]reg~ 0 135 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[21:0]reg~ 0 136 (_array ~reg ((_downto (i 21) (i 0))))))
		(_signal (_internal mSDR_AS_ADDR ~[21:0]reg~ 0 136 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[2:0]reg~ 0 137 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal mSDR_Select ~[2:0]reg~ 0 137 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_toward 0 DUT.m0.Bank0) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_toward 0 DUT.u0.mSDR_TxD) (_nonbaction) (_noedge) (_noforceassign))
		(_subprogram
			
			(_function \$readmemh\)

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#150_0 (_architecture 0 0 150 (_process 
				(_target(0))
				(_read(0))
			)))
			(#INITIAL#153_1 (_architecture 1 0 153 (_process 
				(_target(2)(4)(3)(5)(0)(1))
				(_read(6)(7)(3))
				(_monitor)
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation DUT 0 140 (_entity .  SDRAM_Top)
		(_port
			((OSC_50))
			((reset_n))
			((mSDR_AS_WR_n))
			((mSDR_AS_DATAIN))
			((mSDR_AS_ADDR))
			((mSDR_Select))
		)
		(_strength)
	)
	(_model . SDRAM_TB 3 -1)

)
I 000048 55 12200         1287636481890 command
(_unit VERILOG 6.326.6.249 (command 0 1 (command 0 1 ))
	(_version v32)
	(_time 1287636480796 2010.10.21 00:48:00)
	(_source (\./../../../multi_sdram/command.v\ VERILOG (\./../../../multi_sdram/sdram_params.h\ VERILOG i (\./../../../multi_sdram/command.v\ VERILOG))))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 9))
	(_entity
		(_time 1287636480796)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 1 41 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal INIT_PER ~vector~0 1 41 \100\ (_entity -1 (_constant \100\))))
		(_type (_internal ~vector~1 1 42 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REF_PER ~vector~1 1 42 \512\ (_entity -1 (_constant \512\))))
		(_type (_internal ~vector~2 1 43 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_CL ~vector~2 1 43 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~3 1 44 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RCD ~vector~3 1 44 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~4 1 45 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RRD ~vector~4 1 45 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~5 1 46 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_PM ~vector~5 1 46 \0\ (_entity -1 (_constant \0\))))
		(_type (_internal ~vector~6 1 47 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_BL ~vector~6 1 47 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~7 1 54 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BL ~vector~7 1 54 \SC_PM==1?3'b111:SC_BL==1?3'b0:SC_BL==2?3'b01:SC_BL==4?3'b010:3'b011\ (_entity -1 (_code  9))))
		(_type (_internal ~vector~8 1 55 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BT ~vector~8 1 55 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_type (_internal ~vector~9 1 58 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_CL ~vector~9 1 58 \SC_CL==2?3'b10:3'b11\ (_entity -1 (_code  10))))
		(_port (_internal CLK ~wire 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal RESET_N ~wire 0 3 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[22:0]wire~ 0 4 (_array ~wire ((_range  11)))))
		(_port (_internal SADDR ~[22:0]wire~ 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal NOP ~wire 0 5 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal READA ~wire 0 6 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal WRITEA ~wire 0 7 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal REFRESH ~wire 0 8 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal PRECHARGE ~wire 0 9 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal LOAD_MODE ~wire 0 10 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal REF_REQ ~wire 0 11 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal INIT_REQ ~wire 0 12 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal PM_STOP ~wire 0 13 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal PM_DONE ~wire 0 14 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal REF_ACK ~reg 0 15 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal CM_ACK ~reg 0 16 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal OE ~reg 0 17 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[11:0]reg~ 0 18 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal SA ~[11:0]reg~ 0 18 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]reg~ 0 19 (_array ~reg ((_downto (i 1) (i 0))))))
		(_port (_internal BA ~[1:0]reg~ 0 19 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal CS_N ~[1:0]reg~ 0 20 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal CKE ~reg 0 21 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal RAS_N ~reg 0 22 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal CAS_N ~reg 0 23 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal WE_N ~reg 0 25 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal do_reada ~reg 0 68 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal do_writea ~reg 0 69 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal do_refresh ~reg 0 70 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal do_precharge ~reg 0 71 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal do_load_mode ~reg 0 72 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal do_initial ~reg 0 73 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal command_done ~reg 0 74 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[7:0]reg~ 0 75 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal command_delay ~[7:0]reg~ 0 75 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal rw_shift ~[1:0]reg~ 0 76 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal do_act ~reg 0 77 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal rw_flag ~reg 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal do_rw ~reg 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[6:0]reg~ 0 80 (_array ~reg ((_downto (i 6) (i 0))))))
		(_signal (_internal oe_shift ~[6:0]reg~ 0 80 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal oe1 ~reg 0 81 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal oe2 ~reg 0 82 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal oe3 ~reg 0 83 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal oe4 ~reg 0 84 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]reg~ 0 85 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal rp_shift ~[3:0]reg~ 0 85 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal rp_done ~reg 0 86 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ex_read ~reg 0 87 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ex_write ~reg 0 88 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[11:0]wire~ 0 90 (_array ~wire ((_range  12)))))
		(_signal (_internal rowaddr ~[11:0]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[7:0]wire~ 0 91 (_array ~wire ((_range  13)))))
		(_signal (_internal coladdr ~[7:0]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]wire~ 0 92 (_array ~wire ((_range  14)))))
		(_signal (_internal bankaddr ~[1:0]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#94_0 (_architecture 0 0 94 (_process (_simple)
				(_target(44))
				(_sensitivity(2(d_19_8)))
			)))
			(#ASSIGN#95_1 (_architecture 1 0 95 (_process (_simple)
				(_target(45))
				(_sensitivity(2(d_7_0)))
			)))
			(#ASSIGN#96_2 (_architecture 2 0 96 (_process (_simple)
				(_target(46))
				(_sensitivity(2(d_21_20)))
			)))
			(#ALWAYS#103_3 (_architecture 3 0 103 (_process 
				(_target(23)(24)(25)(26)(27)(28)(29)(30)(33)(40)(41)(42)(43))
				(_read(0)(1)(10)(9)(6)(29)(25)(41)(23)(24)(4)(5)(7)(26)(8)(27)(30(0))(30)(40)(40(0))(42)(43)(11))
			)))
			(#ALWAYS#239_4 (_architecture 4 0 239 (_process 
				(_target(35)(36)(37)(15)(38)(39))
				(_read(0)(1)(24)(35)(35(0))(36)(37)(38)(39)(26)(23)(25)(28)(11))
			)))
			(#ALWAYS#299_5 (_architecture 5 0 299 (_process 
				(_target(31)(34))
				(_read(0)(1)(23)(24)(31)(31(0)))
			)))
			(#ALWAYS#330_6 (_architecture 6 0 330 (_process 
				(_target(14)(13))
				(_read(0)(1)(25)(9)(23)(24)(26)(27))
			)))
			(#ALWAYS#362_7 (_architecture 7 0 362 (_process 
				(_target(16)(17)(18)(20)(21)(22)(19)(16(10))(18(0))(18(1)))
				(_read(0)(1)(24)(23)(44)(45)(34)(26)(27)(46)(25)(28)(2(22))(39)(33))
			)))
			(#INTERNAL#0_8 (_internal 8 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . command 15 -1)

)
I 000058 55 6879          1287636482000 control_interface
(_unit VERILOG 6.326.6.249 (control_interface 0 1 (control_interface 0 1 ))
	(_version v32)
	(_time 1287636480796 2010.10.21 00:48:00)
	(_source (\./../../../Multi_Sdram/control_interface.v\ VERILOG (\./../../../multi_sdram/sdram_params.h\ VERILOG i (\./../../../multi_sdram/control_interface.v\ VERILOG))))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1287636480796)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 1 41 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal INIT_PER ~vector~0 1 41 \100\ (_entity -1 (_constant \100\))))
		(_type (_internal ~vector~1 1 42 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REF_PER ~vector~1 1 42 \512\ (_entity -1 (_constant \512\))))
		(_type (_internal ~vector~2 1 43 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_CL ~vector~2 1 43 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~3 1 44 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RCD ~vector~3 1 44 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~4 1 45 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RRD ~vector~4 1 45 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~5 1 46 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_PM ~vector~5 1 46 \0\ (_entity -1 (_constant \0\))))
		(_type (_internal ~vector~6 1 47 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_BL ~vector~6 1 47 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~7 1 54 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BL ~vector~7 1 54 \SC_PM==1?3'b111:SC_BL==1?3'b0:SC_BL==2?3'b01:SC_BL==4?3'b010:3'b011\ (_entity -1 (_code  5))))
		(_type (_internal ~vector~8 1 55 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BT ~vector~8 1 55 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_type (_internal ~vector~9 1 58 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_CL ~vector~9 1 58 \SC_CL==2?3'b10:3'b11\ (_entity -1 (_code  6))))
		(_port (_internal CLK ~wire 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal RESET_N ~wire 0 3 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[2:0]wire~ 0 4 (_array ~wire ((_downto (i 2) (i 0))))))
		(_port (_internal CMD ~[2:0]wire~ 0 4 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[22:0]wire~ 0 5 (_array ~wire ((_range  7)))))
		(_port (_internal ADDR ~[22:0]wire~ 0 5 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal REF_ACK ~wire 0 6 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal INIT_ACK ~wire 0 7 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal CM_ACK ~wire 0 8 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal NOP ~reg 0 9 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal READA ~reg 0 10 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal WRITEA ~reg 0 11 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal REFRESH ~reg 0 12 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal PRECHARGE ~reg 0 13 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal LOAD_MODE ~reg 0 14 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[22:0]reg~ 0 15 (_array ~reg ((_downto (i 22) (i 0))))))
		(_port (_internal SADDR ~[22:0]reg~ 0 15 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal REF_REQ ~reg 0 16 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal INIT_REQ ~reg 0 17 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal CMD_ACK ~reg 0 19 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[15:0]reg~ 0 55 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal timer ~[15:0]reg~ 0 55 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal init_timer ~[15:0]reg~ 0 56 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#61_0 (_architecture 0 0 61 (_process 
				(_target(7)(8)(9)(13))
				(_read(0)(1)(3)(2))
			)))
			(#ALWAYS#97_1 (_architecture 1 0 97 (_process 
				(_target(16))
				(_read(0)(1)(6)(16))
			)))
			(#ALWAYS#110_2 (_architecture 2 0 110 (_process 
				(_target(17)(14))
				(_read(0)(1)(4)(15)(17))
			)))
			(#ALWAYS#138_3 (_architecture 3 0 138 (_process 
				(_target(18)(10)(11)(12)(15))
				(_read(0)(1)(18))
			)))
			(#INTERNAL#0_4 (_internal 4 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . control_interface 8 -1)

)
I 000053 55 27876         1287636482125 mt48lc8m16a2
(_unit VERILOG 6.326.6.249 (mt48lc8m16a2 0 42 (mt48lc8m16a2 0 42 ))
	(_version v32)
	(_time 1287636480796 2010.10.21 00:48:00)
	(_source (\./../../../Multi_Sdram/mt48lc8m16a2.v\ VERILOG (\./../../../multi_sdram/mt48lc8m16a2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 23))
	(_entity
		(_time 1287636480796)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 44 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal addr_bits ~vector~0 0 44 \12\ (_entity -1 (_constant \12\))))
		(_type (_internal ~vector~1 0 45 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal data_bits ~vector~1 0 45 \16\ (_entity -1 (_constant \16\))))
		(_type (_internal ~vector~2 0 46 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal col_bits ~vector~2 0 46 \9\ (_entity -1 (_constant \9\))))
		(_type (_internal ~vector~3 0 47 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal mem_sizes ~vector~3 0 47 \2097151\ (_entity -1 (_constant \2097151\))))
		(_type (_internal ~vector~4 0 138 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tAC ~vector~4 0 138 \5.4\ (_entity -1 ((d 4617765877924338074)))))
		(_type (_internal ~vector~5 0 139 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tHZ ~vector~5 0 139 \5.4\ (_entity -1 ((d 4617765877924338074)))))
		(_type (_internal ~vector~6 0 140 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tOH ~vector~6 0 140 \3.0\ (_entity -1 ((d 4613937818241073152)))))
		(_type (_internal ~vector~7 0 141 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tMRD ~vector~7 0 141 \2.0\ (_entity -1 ((d 4611686018427387904)))))
		(_type (_internal ~vector~8 0 142 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tRAS ~vector~8 0 142 \37.0\ (_entity -1 ((d 4630404104378646528)))))
		(_type (_internal ~vector~9 0 143 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tRC ~vector~9 0 143 \60.0\ (_entity -1 ((d 4633641066610819072)))))
		(_type (_internal ~vector~10 0 144 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tRCD ~vector~10 0 144 \15.0\ (_entity -1 ((d 4624633867356078080)))))
		(_type (_internal ~vector~11 0 145 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tRFC ~vector~11 0 145 \66.0\ (_entity -1 ((d 4634344754052595712)))))
		(_type (_internal ~vector~12 0 146 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tRP ~vector~12 0 146 \15.0\ (_entity -1 ((d 4624633867356078080)))))
		(_type (_internal ~vector~13 0 147 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tRRD ~vector~13 0 147 \14.0\ (_entity -1 ((d 4624070917402656768)))))
		(_type (_internal ~vector~14 0 148 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tWRa ~vector~14 0 148 \7.0\ (_entity -1 ((d 4619567317775286272)))))
		(_type (_internal ~vector~15 0 149 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tWRm ~vector~15 0 149 \14.0\ (_entity -1 ((d 4624070917402656768)))))
		(_type (_internal ~[data_bits-1:0]wire~ 0 42 (_array ~wire ((_range  23)))))
		(_port (_internal Dq ~[data_bits-1:0]wire~ 0 42 (_architecture (_inout ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[addr_bits-1:0]wire~ 0 42 (_array ~wire ((_range  24)))))
		(_port (_internal Addr ~[addr_bits-1:0]wire~ 0 42 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]wire~ 0 42 (_array ~wire ((_downto (i 1) (i 0))))))
		(_port (_internal Ba ~[1:0]wire~ 0 42 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Clk ~wire 0 42 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal Cke ~wire 0 42 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Cs_n ~wire 0 42 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal Ras_n ~wire 0 42 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal Cas_n ~wire 0 42 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal We_n ~wire 0 42 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal Dqm ~[1:0]wire~ 0 42 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[data_bits-1:0]reg~[0:mem_sizes]~ 0 60 (_array ~reg ((_range  25)(_range  26)))))
		(_signal (_internal Bank0 ~[data_bits-1:0]reg~[0:mem_sizes]~ 0 60 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Bank1 ~[data_bits-1:0]reg~[0:mem_sizes]~ 0 61 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Bank2 ~[data_bits-1:0]reg~[0:mem_sizes]~ 0 62 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Bank3 ~[data_bits-1:0]reg~[0:mem_sizes]~ 0 63 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]reg~[0:3]~ 0 65 (_array ~reg ((_to (i 0) (i 3)) (_downto (i 1) (i 0))))))
		(_signal (_internal Bank_addr ~[1:0]reg~[0:3]~ 0 65 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[col_bits-1:0]reg~[0:3]~ 0 66 (_array ~reg ((_to (i 0) (i 3)) (_range  27)))))
		(_signal (_internal Col_addr ~[col_bits-1:0]reg~[0:3]~ 0 66 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]reg~[0:3]~ 0 67 (_array ~reg ((_to (i 0) (i 3)) (_downto (i 3) (i 0))))))
		(_signal (_internal Command ~[3:0]reg~[0:3]~ 0 67 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]reg~ 0 68 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal Dqm_reg0 ~[1:0]reg~ 0 68 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Dqm_reg1 ~[1:0]reg~ 0 68 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[addr_bits-1:0]reg~ 0 69 (_array ~reg ((_range  28)))))
		(_signal (_internal B0_row_addr ~[addr_bits-1:0]reg~ 0 69 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal B1_row_addr ~[addr_bits-1:0]reg~ 0 69 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal B2_row_addr ~[addr_bits-1:0]reg~ 0 69 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal B3_row_addr ~[addr_bits-1:0]reg~ 0 69 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Mode_reg ~[addr_bits-1:0]reg~ 0 71 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[data_bits-1:0]reg~ 0 72 (_array ~reg ((_range  29)))))
		(_signal (_internal Dq_reg ~[data_bits-1:0]reg~ 0 72 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Dq_dqm ~[data_bits-1:0]reg~ 0 72 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[col_bits-1:0]reg~ 0 73 (_array ~reg ((_range  30)))))
		(_signal (_internal Col_temp ~[col_bits-1:0]reg~ 0 73 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Burst_counter ~[col_bits-1:0]reg~ 0 73 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Act_b0 ~reg 0 75 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Act_b1 ~reg 0 75 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Act_b2 ~reg 0 75 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Act_b3 ~reg 0 75 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Pc_b0 ~reg 0 76 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Pc_b1 ~reg 0 76 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Pc_b2 ~reg 0 76 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Pc_b3 ~reg 0 76 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Bank_precharge ~[1:0]reg~[0:3]~ 0 78 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~reg[0:3]~ 0 79 (_array ~reg ((_to (i 0) (i 3)) (_to (i 0) (i 0))))))
		(_signal (_internal A10_precharge ~reg[0:3]~ 0 79 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Auto_precharge ~reg[0:3]~ 0 80 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Read_precharge ~reg[0:3]~ 0 81 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Write_precharge ~reg[0:3]~ 0 82 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RW_interrupt_read ~reg[0:3]~ 0 83 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RW_interrupt_write ~reg[0:3]~ 0 84 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RW_interrupt_bank ~[1:0]reg~ 0 85 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~integer[0:3]~ 0 86 (_array ~reg ((_to (i 0) (i 3)) (_downto (i 31) (i 0)))(_attribute signed))))
		(_signal (_internal RW_interrupt_counter ~integer[0:3]~ 0 86 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Count_precharge ~integer[0:3]~ 0 87 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Data_in_enable ~reg 0 89 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Data_out_enable ~reg 0 90 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Bank ~[1:0]reg~ 0 92 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Prev_bank ~[1:0]reg~ 0 92 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Row ~[addr_bits-1:0]reg~ 0 93 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Col ~[col_bits-1:0]reg~ 0 94 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Col_brst ~[col_bits-1:0]reg~ 0 94 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal CkeZ ~reg 0 97 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Sys_clk ~reg 0 97 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal Active_enable ~wire 0 100 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Aref_enable ~wire 0 101 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Burst_term ~wire 0 102 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Mode_reg_enable ~wire 0 103 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Prech_enable ~wire 0 104 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Read_enable ~wire 0 105 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Write_enable ~wire 0 106 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Burst_length_1 ~wire 0 109 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Burst_length_2 ~wire 0 110 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Burst_length_4 ~wire 0 111 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Burst_length_8 ~wire 0 112 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Burst_length_f ~wire 0 113 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Cas_latency_2 ~wire 0 116 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Cas_latency_3 ~wire 0 117 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Write_burst_mode ~wire 0 120 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Debug ~wire 0 122 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Dq_chk ~wire 0 123 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~time 0 152 (_array ~reg ((_downto (i 63) (i 0))))))
		(_signal (_internal MRD_chk ~time 0 152 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~time[0:3]~ 0 153 (_array ~reg ((_to (i 0) (i 3)) (_downto (i 63) (i 0))))))
		(_signal (_internal WR_chkm ~time[0:3]~ 0 153 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RFC_chk ~time 0 154 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RRD_chk ~time 0 154 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RC_chk0 ~time 0 155 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RC_chk1 ~time 0 155 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RC_chk2 ~time 0 155 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RC_chk3 ~time 0 155 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RAS_chk0 ~time 0 156 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RAS_chk1 ~time 0 156 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RAS_chk2 ~time 0 156 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RAS_chk3 ~time 0 156 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RCD_chk0 ~time 0 157 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RCD_chk1 ~time 0 157 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RCD_chk2 ~time 0 157 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RCD_chk3 ~time 0 157 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RP_chk0 ~time 0 158 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RP_chk1 ~time 0 158 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RP_chk2 ~time 0 158 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RP_chk3 ~time 0 158 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			
			(_internal Burst_decode 21 0 988 (_architecture (_procedure)(_target(27)(26)(26(2))(26(1))(26(0))(51(0))(51(d_1_0))(51(d_2_0))(51)(46)(47))
				(_read(27)(23(3))(51)(27(2))(52(2))(27(1))(52(1))(27(0))(52(0))(63)(26(0))(64)(26(d_1_0))(65)(26(d_2_0))(26)(69)(62))
			))

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#100_0 (_architecture 0 0 100 (_process (_alias ((Active_enable)(Cs_n)(Ras_n)(Cas_n)(We_n)))(_simple)
				(_target(55))
				(_sensitivity(5)(6)(7)(8))
			)))
			(#ASSIGN#101_1 (_architecture 1 0 101 (_process (_alias ((Aref_enable)(Cs_n)(Ras_n)(Cas_n)(We_n)))(_simple)
				(_target(56))
				(_sensitivity(5)(6)(7)(8))
			)))
			(#ASSIGN#102_2 (_architecture 2 0 102 (_process (_alias ((Burst_term)(Cs_n)(Ras_n)(Cas_n)(We_n)))(_simple)
				(_target(57))
				(_sensitivity(5)(6)(7)(8))
			)))
			(#ASSIGN#103_3 (_architecture 3 0 103 (_process (_alias ((Mode_reg_enable)(Cs_n)(Ras_n)(Cas_n)(We_n)))(_simple)
				(_target(58))
				(_sensitivity(5)(6)(7)(8))
			)))
			(#ASSIGN#104_4 (_architecture 4 0 104 (_process (_alias ((Prech_enable)(Cs_n)(Ras_n)(Cas_n)(We_n)))(_simple)
				(_target(59))
				(_sensitivity(5)(6)(7)(8))
			)))
			(#ASSIGN#105_5 (_architecture 5 0 105 (_process (_alias ((Read_enable)(Cs_n)(Ras_n)(Cas_n)(We_n)))(_simple)
				(_target(60))
				(_sensitivity(5)(6)(7)(8))
			)))
			(#ASSIGN#106_6 (_architecture 6 0 106 (_process (_alias ((Write_enable)(Cs_n)(Ras_n)(Cas_n)(We_n)))(_simple)
				(_target(61))
				(_sensitivity(5)(6)(7)(8))
			)))
			(#ASSIGN#109_7 (_architecture 7 0 109 (_process (_alias ((Burst_length_1)(Mode_reg(2))(Mode_reg(1))(Mode_reg(0))))(_simple)
				(_target(62))
				(_sensitivity(23(2))(23(1))(23(0)))
			)))
			(#ASSIGN#110_8 (_architecture 8 0 110 (_process (_alias ((Burst_length_2)(Mode_reg(2))(Mode_reg(1))(Mode_reg(0))))(_simple)
				(_target(63))
				(_sensitivity(23(2))(23(1))(23(0)))
			)))
			(#ASSIGN#111_9 (_architecture 9 0 111 (_process (_alias ((Burst_length_4)(Mode_reg(2))(Mode_reg(1))(Mode_reg(0))))(_simple)
				(_target(64))
				(_sensitivity(23(2))(23(1))(23(0)))
			)))
			(#ASSIGN#112_10 (_architecture 10 0 112 (_process (_alias ((Burst_length_8)(Mode_reg(2))(Mode_reg(1))(Mode_reg(0))))(_simple)
				(_target(65))
				(_sensitivity(23(2))(23(1))(23(0)))
			)))
			(#ASSIGN#113_11 (_architecture 11 0 113 (_process (_alias ((Burst_length_f)(Mode_reg(2))(Mode_reg(1))(Mode_reg(0))))(_simple)
				(_target(66))
				(_sensitivity(23(2))(23(1))(23(0)))
			)))
			(#ASSIGN#116_12 (_architecture 12 0 116 (_process (_alias ((Cas_latency_2)(Mode_reg(6))(Mode_reg(5))(Mode_reg(4))))(_simple)
				(_target(67))
				(_sensitivity(23(6))(23(5))(23(4)))
			)))
			(#ASSIGN#117_13 (_architecture 13 0 117 (_process (_alias ((Cas_latency_3)(Mode_reg(6))(Mode_reg(5))(Mode_reg(4))))(_simple)
				(_target(68))
				(_sensitivity(23(6))(23(5))(23(4)))
			)))
			(#ASSIGN#120_14 (_architecture 14 0 120 (_process (_alias ((Write_burst_mode)(Mode_reg(9))))(_simple)
				(_target(69))
				(_sensitivity(23(9)))
			)))
			(#ASSIGN#122_15 (_architecture 15 0 122 (_process (_simple)
				(_target(70))
			)))
			(#ASSIGN#123_16 (_architecture 16 0 123 (_process (_alias ((Dq_chk)(Sys_clk)(Data_in_enable)))(_simple)
				(_target(71))
				(_sensitivity(54)(46))
			)))
			(#ASSIGN#125_17 (_architecture 17 0 125 (_process (_simple)
				(_target(0))
				(_sensitivity(24))
			)))
			(#INITIAL#160_18 (_architecture 18 0 160 (_process 
				(_target(24)(46)(47)(28)(29)(30)(31)(32)(33)(34)(35)(73(0))(73(1))(73(2))(73(3))(41(0))(41(1))(41(2))(41(3))(42(0))(42(1))(42(2))(42(3))(72)(74)(75)(80)(81)(82)(83)(84)(85)(86)(87)(76)(77)(78)(79)(88)(89)(90)(91))
				(_monitor)
			)))
			(#ALWAYS#177_19 (_architecture 19 0 177 (_process 
				(_target(54)(53))
				(_read(3)(53)(4))
			)))
			(#ALWAYS#187_20 (_architecture 20 0 187 (_process 
				(_target(16(0))(16(1))(16(2))(16(3))(15(0))(15(1))(15(2))(15(3))(14(0))(14(1))(14(2))(14(3))(36(0))(36(1))(36(2))(36(3))(37(0))(37(1))(37(2))(37(3))(17)(18)(45(0))(45(1))(45(2))(45(3))(44(0))(44(1))(44(2))(44(3))(72)(74)(23)(28)(32)(19)(80)(76)(84)(29)(33)(20)(81)(77)(85)(30)(34)(21)(82)(78)(86)(31)(35)(22)(83)(79)(87)(75)(49)(88)(89)(90)(91)(46)(42)(44)(38)(45)(43)(39)(47)(41)(40)(38(0))(40(0))(42(0))(38(1))(40(1))(42(1))(38(2))(40(2))(42(2))(38(3))(40(3))(42(3))(39(0))(41(0))(39(1))(41(1))(39(2))(41(2))(39(3))(41(3))(24)(48)(51)(52)(50)(27)(25)(25(d_7_0))(25(d_15_8))(10)(11)(12)(13)(73))
				(_read(54)(16(1))(16(2))(16(3))(15(1))(15(2))(15(3))(14(1))(14(2))(14(3))(36(1))(36(2))(36(3))(37(1))(37(2))(37(3))(18)(9)(38(0))(45(0))(38(1))(45(1))(38(2))(45(2))(38(3))(45(3))(42(0))(44(0))(42(1))(44(1))(42(2))(44(2))(42(3))(44(3))(72)(56)(70)(74)(88)(89)(90)(91)(32)(33)(34)(35)(58)(1)(1(d_6_4))(1(d_2_0))(1(3))(1(9))(55)(2)(28)(29)(30)(31)(76)(1(_range 31))(77)(1(_range 32))(78)(1(_range 33))(79)(1(_range 34))(49)(75)(59)(1(10))(80)(73(0))(81)(73(1))(82)(73(2))(83)(73(3))(46)(48)(68)(67)(57)(60)(84)(85)(86)(87)(38)(43)(40)(61)(47)(39)(40(0))(62)(69)(63)(64)(65)(40(1))(40(2))(40(3))(39(0))(41(0))(39(1))(41(1))(39(2))(41(2))(39(3))(41(3))(16(0))(36(0))(37(0))(14(0))(15(0))(19)(20)(21)(22)(10)(50)(51)(11)(12)(13)(9(0))(0(d_7_0))(9(1))(0(d_15_8))(25)(17(0))(17(1))(17)(24))
				(_monitor(1)(2)(43)(48)(50)(51)(25)(24))
				(_call(0))
			)))
			(#INTERNAL#0_22 (_internal 22 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
		(_unit Burst_decode task 0 988
		)
	)
	(_tchk
		(width 0 1057
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			((2.500000))
		)
		(width 0 1058
			(_port (Clk) ( (_transaction edge ( 10 x0 1x )) ))
			((2.500000))
		)
		(period 0 1059
			(_port (Clk) ( (_transaction edge ( 10 x0 1x )) ))
			((7.000000))
		)
		(period 0 1060
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			((7.000000))
		)
		(setup 0 1061
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Cke))
			((1.500000))
		)
		(hold 0 1061
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Cke))
			((0.800000))
		)
		(setup 0 1062
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Cs_n))
			((1.500000))
		)
		(hold 0 1062
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Cs_n))
			((0.800000))
		)
		(setup 0 1063
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Cas_n))
			((1.500000))
		)
		(hold 0 1063
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Cas_n))
			((0.800000))
		)
		(setup 0 1064
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Ras_n))
			((1.500000))
		)
		(hold 0 1064
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Ras_n))
			((0.800000))
		)
		(setup 0 1065
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (We_n))
			((1.500000))
		)
		(hold 0 1065
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (We_n))
			((0.800000))
		)
		(setup 0 1066
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Addr))
			((1.500000))
		)
		(hold 0 1066
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Addr))
			((0.800000))
		)
		(setup 0 1067
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Ba))
			((1.500000))
		)
		(hold 0 1067
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Ba))
			((0.800000))
		)
		(setup 0 1068
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Dqm))
			((1.500000))
		)
		(hold 0 1068
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Dqm))
			((0.800000))
		)
		(setup 0 1069
			(_port (Dq_chk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Dq))
			((1.500000))
		)
		(hold 0 1069
			(_port (Dq_chk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Dq))
			((0.800000))
		)
	)
	(_model . mt48lc8m16a2 35 -1)

)
I 000052 55 9777          1287636482250 Multi_Sdram
(_unit VERILOG 6.326.6.249 (Multi_Sdram 0 1 (Multi_Sdram 0 1 ))
	(_version v32)
	(_time 1287636480796 2010.10.21 00:48:00)
	(_source (\./../../../Multi_Sdram/Multi_Sdram.v\ VERILOG (\./../../../multi_sdram/multi_sdram.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1287636480796)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_type (_internal ~[15:0]wire~ 0 2 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oHS_DATA ~[15:0]wire~ 0 2 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iHS_DATA ~[15:0]wire~ 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[21:0]wire~ 0 2 (_array ~wire ((_downto (i 21) (i 0))))))
		(_port (_internal iHS_ADDR ~[21:0]wire~ 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iHS_RD ~wire 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iHS_WR ~wire 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal oHS_Done ~wire 0 2 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal oAS1_DATA ~[15:0]wire~ 0 4 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iAS1_DATA ~[15:0]wire~ 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iAS1_ADDR ~[21:0]wire~ 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iAS1_WR_n ~wire 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal oAS2_DATA ~[15:0]wire~ 0 6 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iAS2_DATA ~[15:0]wire~ 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iAS2_ADDR ~[21:0]wire~ 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iAS2_WR_n ~wire 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal oAS3_DATA ~[15:0]wire~ 0 8 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iAS3_DATA ~[15:0]wire~ 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iAS3_ADDR ~[21:0]wire~ 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iAS3_WR_n ~wire 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[1:0]wire~ 0 10 (_array ~wire ((_downto (i 1) (i 0))))))
		(_port (_internal iSelect ~[1:0]wire~ 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iCLK ~wire 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iRST_n ~wire 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[11:0]wire~ 0 12 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal SA ~[11:0]wire~ 0 12 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal BA ~[1:0]wire~ 0 12 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal CS_N ~wire 0 12 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal CKE ~wire 0 12 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal RAS_N ~wire 0 12 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal CAS_N ~wire 0 12 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal WE_N ~wire 0 12 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal DQ ~[15:0]wire~ 0 12 (_architecture (_inout ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal DQM ~[1:0]wire~ 0 12 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal SDR_CLK ~wire 0 12 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSDR_ADDR ~[21:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mM2C_DATA ~[15:0]wire~ 0 52 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mC2M_DATA ~[15:0]wire~ 0 53 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSDR_RD ~wire 0 54 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSDR_WR ~wire 0 55 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSDR_Done ~wire 0 56 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSDR_TxD ~wire 0 57 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_RxD ~wire 0 57 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[1:0]reg~ 0 0 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal \3 \ ~[1:0]reg~ -1 0 (_internal (_uni (_constant \2'b0\) ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[7:0]reg~ 0 0 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal \4 \ ~[7:0]reg~ -1 0 (_internal (_uni (_constant \8'h01\) ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_virtual \1 \ 0 74 (_uni ((39)(31)))))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0 0 59 (_entity .  Sdram_Multiplexer)
		(_port
			((oHS_DATA))
			((iHS_DATA))
			((iHS_ADDR))
			((iHS_RD))
			((iHS_WR))
			((oHS_Done))
			((oAS1_DATA))
			((iAS1_DATA))
			((iAS1_ADDR))
			((iAS1_WR_n))
			((oAS2_DATA))
			((iAS2_DATA))
			((iAS2_ADDR))
			((iAS2_WR_n))
			((oAS3_DATA))
			((iAS3_DATA))
			((iAS3_ADDR))
			((iAS3_WR_n))
			((mM2C_DATA))
			((mC2M_DATA))
			((mSDR_ADDR))
			((mSDR_RD))
			((mSDR_WR))
			((mSDR_Done))
			((iSelect))
			((iCLK))
			((iRST_n))
		)
		(_strength)
	)
	(_instantiation u1 0 72 (_entity .  Sdram_Controller)
		(_port
			((REF_CLK) (iCLK))
			((RESET_N) (iRST_n))
			((ADDR) (\1 \))
			((WR) (mSDR_WR))
			((RD) (mSDR_RD))
			((DONE) (mSDR_Done))
			((DATAIN) (mM2C_DATA))
			((DATAOUT) (mC2M_DATA))
			((IN_REQ) (mSDR_TxD))
			((OUT_VALID) (mSDR_RxD))
			((DM) (\3 \))
			((LENGTH) (\4 \))
			((SA) (SA))
			((BA) (BA))
			((CS_N) (CS_N))
			((CKE) (CKE))
			((RAS_N) (RAS_N))
			((CAS_N) (CAS_N))
			((WE_N) (WE_N))
			((DQ) (DQ))
			((DQM) (DQM))
			((SDR_CLK) (SDR_CLK))
			((ACT) (_open))
		)
		(_strength)
	)
	(_model . Multi_Sdram 1 -1)

)
I 000058 55 7867          1287636482359 Sdram_Multiplexer
(_unit VERILOG 6.326.6.249 (Sdram_Multiplexer 0 1 (Sdram_Multiplexer 0 1 ))
	(_version v32)
	(_time 1287636480796 2010.10.21 00:48:00)
	(_source (\./../../../Multi_Sdram/Sdram_Multiplexer.v\ VERILOG (\./../../../multi_sdram/sdram_multiplexer.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 12))
	(_entity
		(_time 1287636480796)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~[15:0]wire~ 0 2 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oHS_DATA ~[15:0]wire~ 0 2 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iHS_DATA ~[15:0]wire~ 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[21:0]wire~ 0 2 (_array ~wire ((_downto (i 21) (i 0))))))
		(_port (_internal iHS_ADDR ~[21:0]wire~ 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iHS_RD ~wire 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iHS_WR ~wire 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal oHS_Done ~wire 0 2 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal oAS1_DATA ~[15:0]wire~ 0 4 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iAS1_DATA ~[15:0]wire~ 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iAS1_ADDR ~[21:0]wire~ 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iAS1_WR_n ~wire 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal oAS2_DATA ~[15:0]wire~ 0 6 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iAS2_DATA ~[15:0]wire~ 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iAS2_ADDR ~[21:0]wire~ 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iAS2_WR_n ~wire 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal oAS3_DATA ~[15:0]wire~ 0 8 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iAS3_DATA ~[15:0]wire~ 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iAS3_ADDR ~[21:0]wire~ 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iAS3_WR_n ~wire 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal oSDR_DATA ~[15:0]wire~ 0 10 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iSDR_DATA ~[15:0]wire~ 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal oSDR_ADDR ~[21:0]wire~ 0 10 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal oSDR_RD ~wire 0 10 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal oSDR_WR ~wire 0 10 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iSDR_Done ~wire 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]wire~ 0 12 (_array ~wire ((_downto (i 1) (i 0))))))
		(_port (_internal iSelect ~[1:0]wire~ 0 12 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iCLK ~wire 0 12 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal iRST_n ~wire 0 12 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[15:0]reg~ 0 47 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal mSDR_DATA ~[15:0]reg~ 0 47 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]reg~ 0 48 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal ST ~[1:0]reg~ 0 48 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_RD ~reg 0 49 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_WR ~reg 0 50 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mAS_WR_n ~wire 0 51 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#55_0 (_architecture 0 0 55 (_process (_simple)
				(_target(0))
				(_sensitivity(24)(19))
			)))
			(#ASSIGN#56_1 (_architecture 1 0 56 (_process (_simple)
				(_target(5))
				(_sensitivity(24)(23))
			)))
			(#ASSIGN#58_2 (_architecture 2 0 58 (_process (_simple)
				(_target(6))
				(_sensitivity(24)(27))
			)))
			(#ASSIGN#59_3 (_architecture 3 0 59 (_process (_simple)
				(_target(10))
				(_sensitivity(24)(27))
			)))
			(#ASSIGN#60_4 (_architecture 4 0 60 (_process (_simple)
				(_target(14))
				(_sensitivity(24)(27))
			)))
			(#ASSIGN#65_5 (_architecture 5 0 65 (_process (_simple)
				(_target(18))
				(_sensitivity(24)(1)(7)(11)(15))
			)))
			(#ASSIGN#69_6 (_architecture 6 0 69 (_process (_simple)
				(_target(20))
				(_sensitivity(24)(2)(8)(12)(16))
			)))
			(#ASSIGN#70_7 (_architecture 7 0 70 (_process (_simple)
				(_target(21))
				(_sensitivity(24)(3)(29))
			)))
			(#ASSIGN#71_8 (_architecture 8 0 71 (_process (_simple)
				(_target(22))
				(_sensitivity(24)(4)(30))
			)))
			(#ASSIGN#76_9 (_architecture 9 0 76 (_process (_simple)
				(_target(31))
				(_sensitivity(24)(9)(13)(17))
			)))
			(#ALWAYS#79_10 (_architecture 10 0 79 (_process 
				(_target(27)(29)(30)(28))
				(_read(25)(26)(24)(28)(31)(23)(19))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Sdram_Multiplexer 12 -1)

)
I 000057 55 14741         1287636482468 Sdram_Controller
(_unit VERILOG 6.326.6.249 (Sdram_Controller 0 1 (Sdram_Controller 0 1 ))
	(_version v32)
	(_time 1287636480796 2010.10.21 00:48:00)
	(_source (\./../../../Multi_Sdram/Sdram_Controller.v\ VERILOG (\./../../../multi_sdram/sdram_params.h\ VERILOG i (\./../../../multi_sdram/sdram_controller.v\ VERILOG))))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1287636480796)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 1 41 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal INIT_PER ~vector~0 1 41 \100\ (_entity -1 (_constant \100\))))
		(_type (_internal ~vector~1 1 42 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REF_PER ~vector~1 1 42 \512\ (_entity -1 (_constant \512\))))
		(_type (_internal ~vector~2 1 43 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_CL ~vector~2 1 43 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~3 1 44 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RCD ~vector~3 1 44 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~4 1 45 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RRD ~vector~4 1 45 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~5 1 46 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_PM ~vector~5 1 46 \0\ (_entity -1 (_constant \0\))))
		(_type (_internal ~vector~6 1 47 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_BL ~vector~6 1 47 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~7 1 54 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BL ~vector~7 1 54 \SC_PM==1?3'b111:SC_BL==1?3'b0:SC_BL==2?3'b01:SC_BL==4?3'b010:3'b011\ (_entity -1 (_code  8))))
		(_type (_internal ~vector~8 1 55 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BT ~vector~8 1 55 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_type (_internal ~vector~9 1 58 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_CL ~vector~9 1 58 \SC_CL==2?3'b10:3'b11\ (_entity -1 (_code  9))))
		(_port (_internal REF_CLK ~wire 0 3 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal RESET_N ~wire 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[22:0]wire~ 0 5 (_array ~wire ((_range  10)))))
		(_port (_internal ADDR ~[22:0]wire~ 0 5 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal WR ~wire 0 6 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal RD ~wire 0 7 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[7:0]wire~ 0 8 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal LENGTH ~[7:0]wire~ 0 8 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ACT ~wire 0 9 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal DONE ~reg 0 10 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 11 (_array ~wire ((_range  11)))))
		(_port (_internal DATAIN ~[15:0]wire~ 0 11 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[15:0]reg~ 0 12 (_array ~reg ((_downto (i 15) (i 0))))))
		(_port (_internal DATAOUT ~[15:0]reg~ 0 12 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal IN_REQ ~reg 0 13 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal OUT_VALID ~reg 0 14 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]wire~ 0 15 (_array ~wire ((_range  12)))))
		(_port (_internal DM ~[1:0]wire~ 0 15 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[11:0]reg~ 0 17 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal SA ~[11:0]reg~ 0 17 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]reg~ 0 18 (_array ~reg ((_downto (i 1) (i 0))))))
		(_port (_internal BA ~[1:0]reg~ 0 18 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal CS_N ~[1:0]reg~ 0 19 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal CKE ~reg 0 20 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal RAS_N ~reg 0 21 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal CAS_N ~reg 0 22 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal WE_N ~reg 0 23 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal DQ ~[15:0]wire~ 0 24 (_architecture (_inout ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal DQM ~[1:0]reg~ 0 25 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal SDR_CLK ~wire 0 27 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[8:0]reg~ 0 65 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal ST ~[8:0]reg~ 0 65 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal CMD ~[1:0]reg~ 0 66 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Pre_RD ~reg 0 68 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Pre_WR ~reg 0 69 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal PM_STOP ~reg 0 70 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal PM_DONE ~reg 0 71 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Read ~reg 0 72 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Write ~reg 0 73 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Pre_DONE ~reg 0 74 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mDONE ~reg 0 75 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mDATAOUT ~[15:0]reg~ 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal DQOUT ~[15:0]wire~ 0 79 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal IDQM ~[1:0]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[11:0]wire~ 0 82 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal ISA ~[11:0]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal IBA ~[1:0]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ICS_N ~[1:0]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ICKE ~wire 0 85 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal IRAS_N ~wire 0 86 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ICAS_N ~wire 0 87 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal IWE_N ~wire 0 88 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal CMDACK ~wire 0 89 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal saddr ~[22:0]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal load_mode ~wire 0 92 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal nop ~wire 0 93 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal reada ~wire 0 94 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal writea ~wire 0 95 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal refresh ~wire 0 96 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal precharge ~wire 0 97 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal oe ~wire 0 98 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ref_ack ~wire 0 99 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ref_req ~wire 0 100 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal init_req ~wire 0 101 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal cm_ack ~wire 0 102 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal CLK ~wire 0 103 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#113_0 (_architecture 0 0 113 (_process (_alias ((CLK)(REF_CLK)))(_simple)
				(_target(56))
				(_sensitivity(0))
			)))
			(#ASSIGN#114_1 (_architecture 1 0 114 (_process (_alias ((SDR_CLK)(REF_CLK)))(_simple)
				(_target(22))
				(_sensitivity(0))
			)))
			(#ALWAYS#170_2 (_architecture 2 0 170 (_process 
				(_target(13)(14)(15)(16)(17)(18)(19)(27)(28)(21)(33))
				(_read(56)(23)(5)(36)(37)(38)(39)(40)(41)(42)(6)(30)(20))
			)))
			(#ASSIGN#185_3 (_architecture 3 0 185 (_process (_simple)
				(_target(20))
				(_sensitivity(51)(34))
			)))
			(#ASSIGN#186_4 (_architecture 4 0 186 (_process (_alias ((ACT)(Read)(Write)))(_simple)
				(_target(6))
				(_sensitivity(29)(30))
			)))
			(#ALWAYS#188_5 (_architecture 5 0 188 (_process 
				(_target(24)(32)(23)(25)(26)(29)(30)(11)(10))
				(_read(56)(1)(4)(3)(23)(25)(26)(43)(5)(29)(30))
			)))
			(#ALWAYS#266_6 (_architecture 6 0 266 (_process 
				(_target(7)(31)(9))
				(_read(0)(1)(32)(31)(3)(4)(33))
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation control1 0 116 (_entity .  control_interface)
		(_port
			((CLK) (CLK))
			((RESET_N) (RESET_N))
			((CMD) (CMD))
			((ADDR) (ADDR))
			((REF_ACK) (ref_ack))
			((CM_ACK) (cm_ack))
			((NOP) (nop))
			((READA) (reada))
			((WRITEA) (writea))
			((REFRESH) (refresh))
			((PRECHARGE) (precharge))
			((LOAD_MODE) (load_mode))
			((SADDR) (saddr))
			((REF_REQ) (ref_req))
			((INIT_REQ) (init_req))
			((CMD_ACK) (CMDACK))
			((INIT_ACK) (_open))
		)
		(_strength)
	)
	(_instantiation command1 0 135 (_entity .  command)
		(_port
			((CLK) (CLK))
			((RESET_N) (RESET_N))
			((SADDR) (saddr))
			((NOP) (nop))
			((READA) (reada))
			((WRITEA) (writea))
			((REFRESH) (refresh))
			((LOAD_MODE) (load_mode))
			((PRECHARGE) (precharge))
			((REF_REQ) (ref_req))
			((INIT_REQ) (init_req))
			((REF_ACK) (ref_ack))
			((CM_ACK) (cm_ack))
			((OE) (oe))
			((PM_STOP) (PM_STOP))
			((PM_DONE) (PM_DONE))
			((SA) (ISA))
			((BA) (IBA))
			((CS_N) (ICS_N))
			((CKE) (ICKE))
			((RAS_N) (IRAS_N))
			((CAS_N) (ICAS_N))
			((WE_N) (IWE_N))
		)
		(_strength)
	)
	(_instantiation data_path1 0 161 (_entity .  sdr_data_path)
		(_port
			((CLK) (CLK))
			((RESET_N) (RESET_N))
			((DATAIN) (DATAIN))
			((DM) (DM))
			((DQOUT) (DQOUT))
			((DQM) (IDQM))
		)
		(_strength)
	)
	(_model . Sdram_Controller 13 -1)

)
I 000054 55 5163          1287636482562 sdr_data_path
(_unit VERILOG 6.326.6.249 (sdr_data_path 0 1 (sdr_data_path 0 1 ))
	(_version v32)
	(_time 1287636480796 2010.10.21 00:48:00)
	(_source (\./../../../Multi_Sdram/sdr_data_path.v\ VERILOG (\./../../../multi_sdram/sdram_params.h\ VERILOG i (\./../../../multi_sdram/sdr_data_path.v\ VERILOG))))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1287636480796)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 1 41 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal INIT_PER ~vector~0 1 41 \100\ (_entity -1 (_constant \100\))))
		(_type (_internal ~vector~1 1 42 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REF_PER ~vector~1 1 42 \512\ (_entity -1 (_constant \512\))))
		(_type (_internal ~vector~2 1 43 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_CL ~vector~2 1 43 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~3 1 44 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RCD ~vector~3 1 44 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~4 1 45 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RRD ~vector~4 1 45 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~5 1 46 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_PM ~vector~5 1 46 \0\ (_entity -1 (_constant \0\))))
		(_type (_internal ~vector~6 1 47 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_BL ~vector~6 1 47 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~7 1 54 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BL ~vector~7 1 54 \SC_PM==1?3'b111:SC_BL==1?3'b0:SC_BL==2?3'b01:SC_BL==4?3'b010:3'b011\ (_entity -1 (_code  3))))
		(_type (_internal ~vector~8 1 55 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BT ~vector~8 1 55 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_type (_internal ~vector~9 1 58 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_CL ~vector~9 1 58 \SC_CL==2?3'b10:3'b11\ (_entity -1 (_code  4))))
		(_port (_internal CLK ~wire 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal RESET_N ~wire 0 3 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 4 (_array ~wire ((_range  5)))))
		(_port (_internal DATAIN ~[15:0]wire~ 0 4 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]wire~ 0 5 (_array ~wire ((_range  6)))))
		(_port (_internal DM ~[1:0]wire~ 0 5 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal DQOUT ~[15:0]wire~ 0 6 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]reg~ 0 8 (_array ~reg ((_downto (i 1) (i 0))))))
		(_port (_internal DQM ~[1:0]reg~ 0 8 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[15:0]reg~ 0 21 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal DIN1 ~[15:0]reg~ 0 21 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal DIN2 ~[15:0]reg~ 0 22 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal DM1 ~[1:0]reg~ 0 24 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#29_0 (_architecture 0 0 29 (_process 
				(_target(6)(7)(8)(5))
				(_read(0)(1)(2)(6)(3))
			)))
			(#ASSIGN#45_1 (_architecture 1 0 45 (_process (_alias ((DQOUT)(DIN2)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . sdr_data_path 7 -1)

)
I 000050 55 10790         1287636482671 SDRAM_Top
(_unit VERILOG 6.326.6.249 (SDRAM_Top 0 2 (SDRAM_Top 0 2 ))
	(_version v32)
	(_time 1287636480796 2010.10.21 00:48:00)
	(_source (\./../../../Multi_Sdram/Sdram_TB.v\ VERILOG (\./../../../multi_sdram/sdram_params.h\ VERILOG i (\./../../../multi_sdram/sdram_tb.v\ VERILOG))))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1287636480796)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 1 41 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal INIT_PER ~vector~0 1 41 \100\ (_entity -1 (_constant \100\))))
		(_type (_internal ~vector~1 1 42 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REF_PER ~vector~1 1 42 \512\ (_entity -1 (_constant \512\))))
		(_type (_internal ~vector~2 1 43 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_CL ~vector~2 1 43 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~3 1 44 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RCD ~vector~3 1 44 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~4 1 45 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RRD ~vector~4 1 45 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~5 1 46 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_PM ~vector~5 1 46 \0\ (_entity -1 (_constant \0\))))
		(_type (_internal ~vector~6 1 47 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_BL ~vector~6 1 47 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~7 1 54 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BL ~vector~7 1 54 \SC_PM==1?3'b111:SC_BL==1?3'b0:SC_BL==2?3'b01:SC_BL==4?3'b010:3'b011\ (_entity -1 (_code  8))))
		(_type (_internal ~vector~8 1 55 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BT ~vector~8 1 55 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_type (_internal ~vector~9 1 58 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_CL ~vector~9 1 58 \SC_CL==2?3'b10:3'b11\ (_entity -1 (_code  9))))
		(_port (_internal OSC_50 ~wire 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal reset_n ~wire 0 5 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal mSDR_AS_WR_n ~wire 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 7 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal mSDR_AS_DATAIN ~[15:0]wire~ 0 7 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[21:0]wire~ 0 8 (_array ~wire ((_downto (i 21) (i 0))))))
		(_port (_internal mSDR_AS_ADDR ~[21:0]wire~ 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[2:0]wire~ 0 10 (_array ~wire ((_downto (i 2) (i 0))))))
		(_port (_internal mSDR_Select ~[2:0]wire~ 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSD_ADDR ~[21:0]wire~ 0 31 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSD2RS_DATA ~[15:0]wire~ 0 32 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mRS2SD_DATA ~[15:0]wire~ 0 32 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSD_WR ~wire 0 33 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSD_RD ~wire 0 33 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSD_Done ~wire 0 33 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSDR_AS_DATAOUT_2 ~[15:0]wire~ 0 38 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSDR_AS_DATAOUT_3 ~[15:0]wire~ 0 39 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSDR_AS_ADDR_2 ~[21:0]wire~ 0 42 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_AS_ADDR_3 ~[21:0]wire~ 0 43 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_AS_DATAIN_2 ~[15:0]wire~ 0 46 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_AS_DATAIN_3 ~[15:0]wire~ 0 47 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_AS_WR_n_1 ~wire 0 49 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_AS_WR_n_2 ~wire 0 50 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_AS_WR_n_3 ~wire 0 51 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal dataout ~[15:0]wire~ 0 55 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[11:0]wire~ 0 56 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal addr ~[11:0]wire~ 0 56 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[1:0]wire~ 0 57 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal ba ~[1:0]wire~ 0 57 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal cs_n ~[1:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal cke ~wire 0 59 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ras_n ~wire 0 60 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal cas_n ~wire 0 61 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal we_n ~wire 0 62 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dq ~[15:0]wire~ 0 63 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dqm ~[1:0]wire~ 0 64 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal clk ~wire 0 65 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSDR_AS_DATAOUT_1 ~wire 0 78 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#42_0 (_architecture 0 0 42 (_process (_simple)
				(_target(14))
			)))
			(#ASSIGN#43_1 (_architecture 1 0 43 (_process (_simple)
				(_target(15))
			)))
			(#ASSIGN#46_2 (_architecture 2 0 46 (_process (_simple)
				(_target(16))
			)))
			(#ASSIGN#47_3 (_architecture 3 0 47 (_process (_simple)
				(_target(17))
			)))
			(#ASSIGN#49_4 (_architecture 4 0 49 (_process (_simple)
				(_target(18))
			)))
			(#ASSIGN#50_5 (_architecture 5 0 50 (_process (_simple)
				(_target(19))
			)))
			(#ASSIGN#51_6 (_architecture 6 0 51 (_process (_simple)
				(_target(20))
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0 0 67 (_entity .  Multi_Sdram)
		(_port
			((oHS_DATA) (mSD2RS_DATA))
			((iHS_DATA) (mRS2SD_DATA))
			((iHS_ADDR) (mSD_ADDR))
			((iHS_RD) (mSD_RD))
			((iHS_WR) (mSD_WR))
			((oHS_Done) (mSD_Done))
			((oAS1_DATA) (mSDR_AS_DATAOUT_1))
			((iAS1_DATA) (mSDR_AS_DATAIN))
			((iAS1_ADDR) (mSDR_AS_ADDR))
			((iAS1_WR_n) (mSDR_AS_WR_n))
			((oAS2_DATA) (mSDR_AS_DATAOUT_2))
			((iAS2_DATA) (mSDR_AS_DATAIN_2))
			((iAS2_ADDR) (mSDR_AS_ADDR_2))
			((iAS2_WR_n) (mSDR_AS_WR_n_2))
			((oAS3_DATA) (mSDR_AS_DATAOUT_3))
			((iAS3_DATA) (mSDR_AS_DATAIN_3))
			((iAS3_ADDR) (mSDR_AS_ADDR_3))
			((iAS3_WR_n) (mSDR_AS_WR_n_3))
			((iSelect) (mSDR_Select))
			((iCLK) (OSC_50))
			((iRST_n) (reset_n))
			((SA) (addr))
			((BA) (ba))
			((CS_N) (cs_n))
			((CKE) (cke))
			((RAS_N) (ras_n))
			((CAS_N) (cas_n))
			((WE_N) (we_n))
			((DQ) (dq))
			((DQM) (dqm))
			((SDR_CLK) (clk))
		)
		(_strength)
	)
	(_instantiation m0 0 113 (_entity .  mt48lc8m16a2)
		(_port
			((Dq) (dq))
			((Addr) (addr))
			((Ba) (ba))
			((Clk) (clk))
			((Cke) (cke))
			((Cs_n) (cs_n(0)))
			((Cas_n) (cas_n))
			((Ras_n) (ras_n))
			((We_n) (we_n))
			((Dqm) (dqm))
		)
		(_strength)
	)
	(_model . SDRAM_Top 10 -1)

)
I 000049 55 3320          1287636482781 SDRAM_TB
(_unit VERILOG 6.326.6.249 (SDRAM_TB 0 131 (SDRAM_TB 0 131 ))
	(_version v32)
	(_time 1287636480796 2010.10.21 00:48:00)
	(_source (\./../../../Multi_Sdram/Sdram_TB.v\ VERILOG (\./../../../multi_sdram/sdram_tb.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1287636480796)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_signal (_internal OSC_50 ~reg 0 132 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal reset_n ~reg 0 133 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_AS_WR_n ~reg 0 134 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[15:0]reg~ 0 135 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal mSDR_AS_DATAIN ~[15:0]reg~ 0 135 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[21:0]reg~ 0 136 (_array ~reg ((_downto (i 21) (i 0))))))
		(_signal (_internal mSDR_AS_ADDR ~[21:0]reg~ 0 136 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[2:0]reg~ 0 137 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal mSDR_Select ~[2:0]reg~ 0 137 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_downward 0 DUT.m0 Bank0) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_downward 0 DUT.u0 mSDR_TxD) (_nonbaction) (_noedge) (_noforceassign))
		(_subprogram
			
			(_function \$readmemh\)

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#150_0 (_architecture 0 0 150 (_process 
				(_target(0))
				(_read(0))
			)))
			(#INITIAL#153_1 (_architecture 1 0 153 (_process 
				(_target(2)(4)(3)(5)(0)(1))
				(_read(6)(7)(3))
				(_monitor)
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation DUT 0 140 (_entity .  SDRAM_Top)
		(_port
			((OSC_50))
			((reset_n))
			((mSDR_AS_WR_n))
			((mSDR_AS_DATAIN))
			((mSDR_AS_ADDR))
			((mSDR_Select))
		)
		(_strength)
	)
	(_model . SDRAM_TB 3 -1)

)
V 000048 55 12200         1287636613046 command
(_unit VERILOG 6.326.6.249 (command 0 1 (command 0 1 ))
	(_version v32)
	(_time 1287636611906 2010.10.21 00:50:11)
	(_source (\./../../../multi_sdram/command.v\ VERILOG (\./../../../multi_sdram/sdram_params.h\ VERILOG i (\./../../../multi_sdram/command.v\ VERILOG))))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 9))
	(_entity
		(_time 1287636611906)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 1 41 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal INIT_PER ~vector~0 1 41 \100\ (_entity -1 (_constant \100\))))
		(_type (_internal ~vector~1 1 42 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REF_PER ~vector~1 1 42 \512\ (_entity -1 (_constant \512\))))
		(_type (_internal ~vector~2 1 43 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_CL ~vector~2 1 43 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~3 1 44 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RCD ~vector~3 1 44 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~4 1 45 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RRD ~vector~4 1 45 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~5 1 46 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_PM ~vector~5 1 46 \0\ (_entity -1 (_constant \0\))))
		(_type (_internal ~vector~6 1 47 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_BL ~vector~6 1 47 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~7 1 54 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BL ~vector~7 1 54 \SC_PM==1?3'b111:SC_BL==1?3'b0:SC_BL==2?3'b01:SC_BL==4?3'b010:3'b011\ (_entity -1 (_code  9))))
		(_type (_internal ~vector~8 1 55 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BT ~vector~8 1 55 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_type (_internal ~vector~9 1 58 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_CL ~vector~9 1 58 \SC_CL==2?3'b10:3'b11\ (_entity -1 (_code  10))))
		(_port (_internal CLK ~wire 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal RESET_N ~wire 0 3 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[22:0]wire~ 0 4 (_array ~wire ((_range  11)))))
		(_port (_internal SADDR ~[22:0]wire~ 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal NOP ~wire 0 5 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal READA ~wire 0 6 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal WRITEA ~wire 0 7 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal REFRESH ~wire 0 8 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal PRECHARGE ~wire 0 9 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal LOAD_MODE ~wire 0 10 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal REF_REQ ~wire 0 11 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal INIT_REQ ~wire 0 12 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal PM_STOP ~wire 0 13 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal PM_DONE ~wire 0 14 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal REF_ACK ~reg 0 15 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal CM_ACK ~reg 0 16 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal OE ~reg 0 17 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[11:0]reg~ 0 18 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal SA ~[11:0]reg~ 0 18 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]reg~ 0 19 (_array ~reg ((_downto (i 1) (i 0))))))
		(_port (_internal BA ~[1:0]reg~ 0 19 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal CS_N ~[1:0]reg~ 0 20 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal CKE ~reg 0 21 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal RAS_N ~reg 0 22 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal CAS_N ~reg 0 23 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal WE_N ~reg 0 25 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal do_reada ~reg 0 68 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal do_writea ~reg 0 69 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal do_refresh ~reg 0 70 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal do_precharge ~reg 0 71 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal do_load_mode ~reg 0 72 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal do_initial ~reg 0 73 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal command_done ~reg 0 74 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[7:0]reg~ 0 75 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal command_delay ~[7:0]reg~ 0 75 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal rw_shift ~[1:0]reg~ 0 76 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal do_act ~reg 0 77 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal rw_flag ~reg 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal do_rw ~reg 0 79 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[6:0]reg~ 0 80 (_array ~reg ((_downto (i 6) (i 0))))))
		(_signal (_internal oe_shift ~[6:0]reg~ 0 80 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal oe1 ~reg 0 81 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal oe2 ~reg 0 82 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal oe3 ~reg 0 83 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal oe4 ~reg 0 84 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]reg~ 0 85 (_array ~reg ((_downto (i 3) (i 0))))))
		(_signal (_internal rp_shift ~[3:0]reg~ 0 85 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal rp_done ~reg 0 86 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ex_read ~reg 0 87 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ex_write ~reg 0 88 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[11:0]wire~ 0 90 (_array ~wire ((_range  12)))))
		(_signal (_internal rowaddr ~[11:0]wire~ 0 90 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[7:0]wire~ 0 91 (_array ~wire ((_range  13)))))
		(_signal (_internal coladdr ~[7:0]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]wire~ 0 92 (_array ~wire ((_range  14)))))
		(_signal (_internal bankaddr ~[1:0]wire~ 0 92 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#94_0 (_architecture 0 0 94 (_process (_simple)
				(_target(44))
				(_sensitivity(2(d_19_8)))
			)))
			(#ASSIGN#95_1 (_architecture 1 0 95 (_process (_simple)
				(_target(45))
				(_sensitivity(2(d_7_0)))
			)))
			(#ASSIGN#96_2 (_architecture 2 0 96 (_process (_simple)
				(_target(46))
				(_sensitivity(2(d_21_20)))
			)))
			(#ALWAYS#103_3 (_architecture 3 0 103 (_process 
				(_target(23)(24)(25)(26)(27)(28)(29)(30)(33)(40)(41)(42)(43))
				(_read(0)(1)(10)(9)(6)(29)(25)(41)(23)(24)(4)(5)(7)(26)(8)(27)(30(0))(30)(40)(40(0))(42)(43)(11))
			)))
			(#ALWAYS#239_4 (_architecture 4 0 239 (_process 
				(_target(35)(36)(37)(15)(38)(39))
				(_read(0)(1)(24)(35)(35(0))(36)(37)(38)(39)(26)(23)(25)(28)(11))
			)))
			(#ALWAYS#299_5 (_architecture 5 0 299 (_process 
				(_target(31)(34))
				(_read(0)(1)(23)(24)(31)(31(0)))
			)))
			(#ALWAYS#330_6 (_architecture 6 0 330 (_process 
				(_target(14)(13))
				(_read(0)(1)(25)(9)(23)(24)(26)(27))
			)))
			(#ALWAYS#362_7 (_architecture 7 0 362 (_process 
				(_target(16)(17)(18)(20)(21)(22)(19)(16(10))(18(0))(18(1)))
				(_read(0)(1)(24)(23)(44)(45)(34)(26)(27)(46)(25)(28)(2(22))(39)(33))
			)))
			(#INTERNAL#0_8 (_internal 8 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . command 15 -1)

)
V 000058 55 6879          1287636613156 control_interface
(_unit VERILOG 6.326.6.249 (control_interface 0 1 (control_interface 0 1 ))
	(_version v32)
	(_time 1287636611906 2010.10.21 00:50:11)
	(_source (\./../../../Multi_Sdram/control_interface.v\ VERILOG (\./../../../multi_sdram/sdram_params.h\ VERILOG i (\./../../../multi_sdram/control_interface.v\ VERILOG))))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 5))
	(_entity
		(_time 1287636611906)
		(_use )
	)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 1 41 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal INIT_PER ~vector~0 1 41 \100\ (_entity -1 (_constant \100\))))
		(_type (_internal ~vector~1 1 42 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REF_PER ~vector~1 1 42 \512\ (_entity -1 (_constant \512\))))
		(_type (_internal ~vector~2 1 43 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_CL ~vector~2 1 43 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~3 1 44 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RCD ~vector~3 1 44 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~4 1 45 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RRD ~vector~4 1 45 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~5 1 46 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_PM ~vector~5 1 46 \0\ (_entity -1 (_constant \0\))))
		(_type (_internal ~vector~6 1 47 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_BL ~vector~6 1 47 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~7 1 54 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BL ~vector~7 1 54 \SC_PM==1?3'b111:SC_BL==1?3'b0:SC_BL==2?3'b01:SC_BL==4?3'b010:3'b011\ (_entity -1 (_code  5))))
		(_type (_internal ~vector~8 1 55 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BT ~vector~8 1 55 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_type (_internal ~vector~9 1 58 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_CL ~vector~9 1 58 \SC_CL==2?3'b10:3'b11\ (_entity -1 (_code  6))))
		(_port (_internal CLK ~wire 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal RESET_N ~wire 0 3 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[2:0]wire~ 0 4 (_array ~wire ((_downto (i 2) (i 0))))))
		(_port (_internal CMD ~[2:0]wire~ 0 4 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[22:0]wire~ 0 5 (_array ~wire ((_range  7)))))
		(_port (_internal ADDR ~[22:0]wire~ 0 5 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal REF_ACK ~wire 0 6 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal INIT_ACK ~wire 0 7 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal CM_ACK ~wire 0 8 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal NOP ~reg 0 9 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal READA ~reg 0 10 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal WRITEA ~reg 0 11 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal REFRESH ~reg 0 12 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal PRECHARGE ~reg 0 13 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal LOAD_MODE ~reg 0 14 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[22:0]reg~ 0 15 (_array ~reg ((_downto (i 22) (i 0))))))
		(_port (_internal SADDR ~[22:0]reg~ 0 15 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal REF_REQ ~reg 0 16 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal INIT_REQ ~reg 0 17 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal CMD_ACK ~reg 0 19 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[15:0]reg~ 0 55 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal timer ~[15:0]reg~ 0 55 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal init_timer ~[15:0]reg~ 0 56 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#61_0 (_architecture 0 0 61 (_process 
				(_target(7)(8)(9)(13))
				(_read(0)(1)(3)(2))
			)))
			(#ALWAYS#97_1 (_architecture 1 0 97 (_process 
				(_target(16))
				(_read(0)(1)(6)(16))
			)))
			(#ALWAYS#110_2 (_architecture 2 0 110 (_process 
				(_target(17)(14))
				(_read(0)(1)(4)(15)(17))
			)))
			(#ALWAYS#138_3 (_architecture 3 0 138 (_process 
				(_target(18)(10)(11)(12)(15))
				(_read(0)(1)(18))
			)))
			(#INTERNAL#0_4 (_internal 4 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . control_interface 8 -1)

)
V 000053 55 27876         1287636613281 mt48lc8m16a2
(_unit VERILOG 6.326.6.249 (mt48lc8m16a2 0 42 (mt48lc8m16a2 0 42 ))
	(_version v32)
	(_time 1287636611906 2010.10.21 00:50:11)
	(_source (\./../../../Multi_Sdram/mt48lc8m16a2.v\ VERILOG (\./../../../multi_sdram/mt48lc8m16a2.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 23))
	(_entity
		(_time 1287636611906)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 0 44 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal addr_bits ~vector~0 0 44 \12\ (_entity -1 (_constant \12\))))
		(_type (_internal ~vector~1 0 45 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal data_bits ~vector~1 0 45 \16\ (_entity -1 (_constant \16\))))
		(_type (_internal ~vector~2 0 46 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal col_bits ~vector~2 0 46 \9\ (_entity -1 (_constant \9\))))
		(_type (_internal ~vector~3 0 47 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal mem_sizes ~vector~3 0 47 \2097151\ (_entity -1 (_constant \2097151\))))
		(_type (_internal ~vector~4 0 138 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tAC ~vector~4 0 138 \5.4\ (_entity -1 ((d 4617765877924338074)))))
		(_type (_internal ~vector~5 0 139 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tHZ ~vector~5 0 139 \5.4\ (_entity -1 ((d 4617765877924338074)))))
		(_type (_internal ~vector~6 0 140 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tOH ~vector~6 0 140 \3.0\ (_entity -1 ((d 4613937818241073152)))))
		(_type (_internal ~vector~7 0 141 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tMRD ~vector~7 0 141 \2.0\ (_entity -1 ((d 4611686018427387904)))))
		(_type (_internal ~vector~8 0 142 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tRAS ~vector~8 0 142 \37.0\ (_entity -1 ((d 4630404104378646528)))))
		(_type (_internal ~vector~9 0 143 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tRC ~vector~9 0 143 \60.0\ (_entity -1 ((d 4633641066610819072)))))
		(_type (_internal ~vector~10 0 144 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tRCD ~vector~10 0 144 \15.0\ (_entity -1 ((d 4624633867356078080)))))
		(_type (_internal ~vector~11 0 145 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tRFC ~vector~11 0 145 \66.0\ (_entity -1 ((d 4634344754052595712)))))
		(_type (_internal ~vector~12 0 146 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tRP ~vector~12 0 146 \15.0\ (_entity -1 ((d 4624633867356078080)))))
		(_type (_internal ~vector~13 0 147 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tRRD ~vector~13 0 147 \14.0\ (_entity -1 ((d 4624070917402656768)))))
		(_type (_internal ~vector~14 0 148 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tWRa ~vector~14 0 148 \7.0\ (_entity -1 ((d 4619567317775286272)))))
		(_type (_internal ~vector~15 0 149 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal tWRm ~vector~15 0 149 \14.0\ (_entity -1 ((d 4624070917402656768)))))
		(_type (_internal ~[data_bits-1:0]wire~ 0 42 (_array ~wire ((_range  23)))))
		(_port (_internal Dq ~[data_bits-1:0]wire~ 0 42 (_architecture (_inout ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[addr_bits-1:0]wire~ 0 42 (_array ~wire ((_range  24)))))
		(_port (_internal Addr ~[addr_bits-1:0]wire~ 0 42 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]wire~ 0 42 (_array ~wire ((_downto (i 1) (i 0))))))
		(_port (_internal Ba ~[1:0]wire~ 0 42 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Clk ~wire 0 42 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal Cke ~wire 0 42 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal Cs_n ~wire 0 42 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal Ras_n ~wire 0 42 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal Cas_n ~wire 0 42 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal We_n ~wire 0 42 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal Dqm ~[1:0]wire~ 0 42 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[data_bits-1:0]reg~[0:mem_sizes]~ 0 60 (_array ~reg ((_range  25)(_range  26)))))
		(_signal (_internal Bank0 ~[data_bits-1:0]reg~[0:mem_sizes]~ 0 60 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Bank1 ~[data_bits-1:0]reg~[0:mem_sizes]~ 0 61 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Bank2 ~[data_bits-1:0]reg~[0:mem_sizes]~ 0 62 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Bank3 ~[data_bits-1:0]reg~[0:mem_sizes]~ 0 63 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]reg~[0:3]~ 0 65 (_array ~reg ((_to (i 0) (i 3)) (_downto (i 1) (i 0))))))
		(_signal (_internal Bank_addr ~[1:0]reg~[0:3]~ 0 65 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[col_bits-1:0]reg~[0:3]~ 0 66 (_array ~reg ((_to (i 0) (i 3)) (_range  27)))))
		(_signal (_internal Col_addr ~[col_bits-1:0]reg~[0:3]~ 0 66 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[3:0]reg~[0:3]~ 0 67 (_array ~reg ((_to (i 0) (i 3)) (_downto (i 3) (i 0))))))
		(_signal (_internal Command ~[3:0]reg~[0:3]~ 0 67 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]reg~ 0 68 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal Dqm_reg0 ~[1:0]reg~ 0 68 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Dqm_reg1 ~[1:0]reg~ 0 68 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[addr_bits-1:0]reg~ 0 69 (_array ~reg ((_range  28)))))
		(_signal (_internal B0_row_addr ~[addr_bits-1:0]reg~ 0 69 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal B1_row_addr ~[addr_bits-1:0]reg~ 0 69 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal B2_row_addr ~[addr_bits-1:0]reg~ 0 69 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal B3_row_addr ~[addr_bits-1:0]reg~ 0 69 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Mode_reg ~[addr_bits-1:0]reg~ 0 71 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[data_bits-1:0]reg~ 0 72 (_array ~reg ((_range  29)))))
		(_signal (_internal Dq_reg ~[data_bits-1:0]reg~ 0 72 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Dq_dqm ~[data_bits-1:0]reg~ 0 72 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[col_bits-1:0]reg~ 0 73 (_array ~reg ((_range  30)))))
		(_signal (_internal Col_temp ~[col_bits-1:0]reg~ 0 73 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Burst_counter ~[col_bits-1:0]reg~ 0 73 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Act_b0 ~reg 0 75 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Act_b1 ~reg 0 75 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Act_b2 ~reg 0 75 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Act_b3 ~reg 0 75 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Pc_b0 ~reg 0 76 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Pc_b1 ~reg 0 76 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Pc_b2 ~reg 0 76 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Pc_b3 ~reg 0 76 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Bank_precharge ~[1:0]reg~[0:3]~ 0 78 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~reg[0:3]~ 0 79 (_array ~reg ((_to (i 0) (i 3)) (_to (i 0) (i 0))))))
		(_signal (_internal A10_precharge ~reg[0:3]~ 0 79 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Auto_precharge ~reg[0:3]~ 0 80 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Read_precharge ~reg[0:3]~ 0 81 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Write_precharge ~reg[0:3]~ 0 82 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RW_interrupt_read ~reg[0:3]~ 0 83 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RW_interrupt_write ~reg[0:3]~ 0 84 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RW_interrupt_bank ~[1:0]reg~ 0 85 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~integer[0:3]~ 0 86 (_array ~reg ((_to (i 0) (i 3)) (_downto (i 31) (i 0)))(_attribute signed))))
		(_signal (_internal RW_interrupt_counter ~integer[0:3]~ 0 86 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Count_precharge ~integer[0:3]~ 0 87 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Data_in_enable ~reg 0 89 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Data_out_enable ~reg 0 90 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Bank ~[1:0]reg~ 0 92 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Prev_bank ~[1:0]reg~ 0 92 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Row ~[addr_bits-1:0]reg~ 0 93 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Col ~[col_bits-1:0]reg~ 0 94 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Col_brst ~[col_bits-1:0]reg~ 0 94 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal CkeZ ~reg 0 97 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Sys_clk ~reg 0 97 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noforceassign))
		(_signal (_internal Active_enable ~wire 0 100 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Aref_enable ~wire 0 101 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Burst_term ~wire 0 102 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Mode_reg_enable ~wire 0 103 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Prech_enable ~wire 0 104 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Read_enable ~wire 0 105 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Write_enable ~wire 0 106 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Burst_length_1 ~wire 0 109 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Burst_length_2 ~wire 0 110 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Burst_length_4 ~wire 0 111 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Burst_length_8 ~wire 0 112 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Burst_length_f ~wire 0 113 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Cas_latency_2 ~wire 0 116 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Cas_latency_3 ~wire 0 117 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Write_burst_mode ~wire 0 120 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Debug ~wire 0 122 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Dq_chk ~wire 0 123 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~time 0 152 (_array ~reg ((_downto (i 63) (i 0))))))
		(_signal (_internal MRD_chk ~time 0 152 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~time[0:3]~ 0 153 (_array ~reg ((_to (i 0) (i 3)) (_downto (i 63) (i 0))))))
		(_signal (_internal WR_chkm ~time[0:3]~ 0 153 (_architecture (_uni ))) (_reg memory) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RFC_chk ~time 0 154 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RRD_chk ~time 0 154 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RC_chk0 ~time 0 155 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RC_chk1 ~time 0 155 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RC_chk2 ~time 0 155 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RC_chk3 ~time 0 155 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RAS_chk0 ~time 0 156 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RAS_chk1 ~time 0 156 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RAS_chk2 ~time 0 156 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RAS_chk3 ~time 0 156 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RCD_chk0 ~time 0 157 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RCD_chk1 ~time 0 157 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RCD_chk2 ~time 0 157 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RCD_chk3 ~time 0 157 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RP_chk0 ~time 0 158 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RP_chk1 ~time 0 158 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RP_chk2 ~time 0 158 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal RP_chk3 ~time 0 158 (_architecture (_uni ))) (_reg time) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			
			(_internal Burst_decode 21 0 988 (_architecture (_procedure)(_target(27)(26)(26(2))(26(1))(26(0))(51(0))(51(d_1_0))(51(d_2_0))(51)(46)(47))
				(_read(27)(23(3))(51)(27(2))(52(2))(27(1))(52(1))(27(0))(52(0))(63)(26(0))(64)(26(d_1_0))(65)(26(d_2_0))(26)(69)(62))
			))

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#100_0 (_architecture 0 0 100 (_process (_alias ((Active_enable)(Cs_n)(Ras_n)(Cas_n)(We_n)))(_simple)
				(_target(55))
				(_sensitivity(5)(6)(7)(8))
			)))
			(#ASSIGN#101_1 (_architecture 1 0 101 (_process (_alias ((Aref_enable)(Cs_n)(Ras_n)(Cas_n)(We_n)))(_simple)
				(_target(56))
				(_sensitivity(5)(6)(7)(8))
			)))
			(#ASSIGN#102_2 (_architecture 2 0 102 (_process (_alias ((Burst_term)(Cs_n)(Ras_n)(Cas_n)(We_n)))(_simple)
				(_target(57))
				(_sensitivity(5)(6)(7)(8))
			)))
			(#ASSIGN#103_3 (_architecture 3 0 103 (_process (_alias ((Mode_reg_enable)(Cs_n)(Ras_n)(Cas_n)(We_n)))(_simple)
				(_target(58))
				(_sensitivity(5)(6)(7)(8))
			)))
			(#ASSIGN#104_4 (_architecture 4 0 104 (_process (_alias ((Prech_enable)(Cs_n)(Ras_n)(Cas_n)(We_n)))(_simple)
				(_target(59))
				(_sensitivity(5)(6)(7)(8))
			)))
			(#ASSIGN#105_5 (_architecture 5 0 105 (_process (_alias ((Read_enable)(Cs_n)(Ras_n)(Cas_n)(We_n)))(_simple)
				(_target(60))
				(_sensitivity(5)(6)(7)(8))
			)))
			(#ASSIGN#106_6 (_architecture 6 0 106 (_process (_alias ((Write_enable)(Cs_n)(Ras_n)(Cas_n)(We_n)))(_simple)
				(_target(61))
				(_sensitivity(5)(6)(7)(8))
			)))
			(#ASSIGN#109_7 (_architecture 7 0 109 (_process (_alias ((Burst_length_1)(Mode_reg(2))(Mode_reg(1))(Mode_reg(0))))(_simple)
				(_target(62))
				(_sensitivity(23(2))(23(1))(23(0)))
			)))
			(#ASSIGN#110_8 (_architecture 8 0 110 (_process (_alias ((Burst_length_2)(Mode_reg(2))(Mode_reg(1))(Mode_reg(0))))(_simple)
				(_target(63))
				(_sensitivity(23(2))(23(1))(23(0)))
			)))
			(#ASSIGN#111_9 (_architecture 9 0 111 (_process (_alias ((Burst_length_4)(Mode_reg(2))(Mode_reg(1))(Mode_reg(0))))(_simple)
				(_target(64))
				(_sensitivity(23(2))(23(1))(23(0)))
			)))
			(#ASSIGN#112_10 (_architecture 10 0 112 (_process (_alias ((Burst_length_8)(Mode_reg(2))(Mode_reg(1))(Mode_reg(0))))(_simple)
				(_target(65))
				(_sensitivity(23(2))(23(1))(23(0)))
			)))
			(#ASSIGN#113_11 (_architecture 11 0 113 (_process (_alias ((Burst_length_f)(Mode_reg(2))(Mode_reg(1))(Mode_reg(0))))(_simple)
				(_target(66))
				(_sensitivity(23(2))(23(1))(23(0)))
			)))
			(#ASSIGN#116_12 (_architecture 12 0 116 (_process (_alias ((Cas_latency_2)(Mode_reg(6))(Mode_reg(5))(Mode_reg(4))))(_simple)
				(_target(67))
				(_sensitivity(23(6))(23(5))(23(4)))
			)))
			(#ASSIGN#117_13 (_architecture 13 0 117 (_process (_alias ((Cas_latency_3)(Mode_reg(6))(Mode_reg(5))(Mode_reg(4))))(_simple)
				(_target(68))
				(_sensitivity(23(6))(23(5))(23(4)))
			)))
			(#ASSIGN#120_14 (_architecture 14 0 120 (_process (_alias ((Write_burst_mode)(Mode_reg(9))))(_simple)
				(_target(69))
				(_sensitivity(23(9)))
			)))
			(#ASSIGN#122_15 (_architecture 15 0 122 (_process (_simple)
				(_target(70))
			)))
			(#ASSIGN#123_16 (_architecture 16 0 123 (_process (_alias ((Dq_chk)(Sys_clk)(Data_in_enable)))(_simple)
				(_target(71))
				(_sensitivity(54)(46))
			)))
			(#ASSIGN#125_17 (_architecture 17 0 125 (_process (_simple)
				(_target(0))
				(_sensitivity(24))
			)))
			(#INITIAL#160_18 (_architecture 18 0 160 (_process 
				(_target(24)(46)(47)(28)(29)(30)(31)(32)(33)(34)(35)(73(0))(73(1))(73(2))(73(3))(41(0))(41(1))(41(2))(41(3))(42(0))(42(1))(42(2))(42(3))(72)(74)(75)(80)(81)(82)(83)(84)(85)(86)(87)(76)(77)(78)(79)(88)(89)(90)(91))
				(_monitor)
			)))
			(#ALWAYS#177_19 (_architecture 19 0 177 (_process 
				(_target(54)(53))
				(_read(3)(53)(4))
			)))
			(#ALWAYS#187_20 (_architecture 20 0 187 (_process 
				(_target(16(0))(16(1))(16(2))(16(3))(15(0))(15(1))(15(2))(15(3))(14(0))(14(1))(14(2))(14(3))(36(0))(36(1))(36(2))(36(3))(37(0))(37(1))(37(2))(37(3))(17)(18)(45(0))(45(1))(45(2))(45(3))(44(0))(44(1))(44(2))(44(3))(72)(74)(23)(28)(32)(19)(80)(76)(84)(29)(33)(20)(81)(77)(85)(30)(34)(21)(82)(78)(86)(31)(35)(22)(83)(79)(87)(75)(49)(88)(89)(90)(91)(46)(42)(44)(38)(45)(43)(39)(47)(41)(40)(38(0))(40(0))(42(0))(38(1))(40(1))(42(1))(38(2))(40(2))(42(2))(38(3))(40(3))(42(3))(39(0))(41(0))(39(1))(41(1))(39(2))(41(2))(39(3))(41(3))(24)(48)(51)(52)(50)(27)(25)(25(d_7_0))(25(d_15_8))(10)(11)(12)(13)(73))
				(_read(54)(16(1))(16(2))(16(3))(15(1))(15(2))(15(3))(14(1))(14(2))(14(3))(36(1))(36(2))(36(3))(37(1))(37(2))(37(3))(18)(9)(38(0))(45(0))(38(1))(45(1))(38(2))(45(2))(38(3))(45(3))(42(0))(44(0))(42(1))(44(1))(42(2))(44(2))(42(3))(44(3))(72)(56)(70)(74)(88)(89)(90)(91)(32)(33)(34)(35)(58)(1)(1(d_6_4))(1(d_2_0))(1(3))(1(9))(55)(2)(28)(29)(30)(31)(76)(1(_range 31))(77)(1(_range 32))(78)(1(_range 33))(79)(1(_range 34))(49)(75)(59)(1(10))(80)(73(0))(81)(73(1))(82)(73(2))(83)(73(3))(46)(48)(68)(67)(57)(60)(84)(85)(86)(87)(38)(43)(40)(61)(47)(39)(40(0))(62)(69)(63)(64)(65)(40(1))(40(2))(40(3))(39(0))(41(0))(39(1))(41(1))(39(2))(41(2))(39(3))(41(3))(16(0))(36(0))(37(0))(14(0))(15(0))(19)(20)(21)(22)(10)(50)(51)(11)(12)(13)(9(0))(0(d_7_0))(9(1))(0(d_15_8))(25)(17(0))(17(1))(17)(24))
				(_monitor(1)(2)(43)(48)(50)(51)(25)(24))
				(_call(0))
			)))
			(#INTERNAL#0_22 (_internal 22 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
		(_unit Burst_decode task 0 988
		)
	)
	(_tchk
		(width 0 1057
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			((2.500000))
		)
		(width 0 1058
			(_port (Clk) ( (_transaction edge ( 10 x0 1x )) ))
			((2.500000))
		)
		(period 0 1059
			(_port (Clk) ( (_transaction edge ( 10 x0 1x )) ))
			((7.000000))
		)
		(period 0 1060
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			((7.000000))
		)
		(setup 0 1061
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Cke))
			((1.500000))
		)
		(hold 0 1061
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Cke))
			((0.800000))
		)
		(setup 0 1062
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Cs_n))
			((1.500000))
		)
		(hold 0 1062
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Cs_n))
			((0.800000))
		)
		(setup 0 1063
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Cas_n))
			((1.500000))
		)
		(hold 0 1063
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Cas_n))
			((0.800000))
		)
		(setup 0 1064
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Ras_n))
			((1.500000))
		)
		(hold 0 1064
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Ras_n))
			((0.800000))
		)
		(setup 0 1065
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (We_n))
			((1.500000))
		)
		(hold 0 1065
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (We_n))
			((0.800000))
		)
		(setup 0 1066
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Addr))
			((1.500000))
		)
		(hold 0 1066
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Addr))
			((0.800000))
		)
		(setup 0 1067
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Ba))
			((1.500000))
		)
		(hold 0 1067
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Ba))
			((0.800000))
		)
		(setup 0 1068
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Dqm))
			((1.500000))
		)
		(hold 0 1068
			(_port (Clk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Dqm))
			((0.800000))
		)
		(setup 0 1069
			(_port (Dq_chk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Dq))
			((1.500000))
		)
		(hold 0 1069
			(_port (Dq_chk) ( (_transaction edge ( 01 0x x1 )) ))
			(_port (Dq))
			((0.800000))
		)
	)
	(_model . mt48lc8m16a2 35 -1)

)
V 000052 55 9777          1287636613390 Multi_Sdram
(_unit VERILOG 6.326.6.249 (Multi_Sdram 0 1 (Multi_Sdram 0 1 ))
	(_version v32)
	(_time 1287636611906 2010.10.21 00:50:11)
	(_source (\./../../../Multi_Sdram/Multi_Sdram.v\ VERILOG (\./../../../multi_sdram/multi_sdram.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 1))
	(_entity
		(_time 1287636611906)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_type (_internal ~[15:0]wire~ 0 2 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oHS_DATA ~[15:0]wire~ 0 2 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iHS_DATA ~[15:0]wire~ 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[21:0]wire~ 0 2 (_array ~wire ((_downto (i 21) (i 0))))))
		(_port (_internal iHS_ADDR ~[21:0]wire~ 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iHS_RD ~wire 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iHS_WR ~wire 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal oHS_Done ~wire 0 2 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal oAS1_DATA ~[15:0]wire~ 0 4 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iAS1_DATA ~[15:0]wire~ 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iAS1_ADDR ~[21:0]wire~ 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iAS1_WR_n ~wire 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal oAS2_DATA ~[15:0]wire~ 0 6 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iAS2_DATA ~[15:0]wire~ 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iAS2_ADDR ~[21:0]wire~ 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iAS2_WR_n ~wire 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal oAS3_DATA ~[15:0]wire~ 0 8 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iAS3_DATA ~[15:0]wire~ 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iAS3_ADDR ~[21:0]wire~ 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iAS3_WR_n ~wire 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[1:0]wire~ 0 10 (_array ~wire ((_downto (i 1) (i 0))))))
		(_port (_internal iSelect ~[1:0]wire~ 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iCLK ~wire 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal iRST_n ~wire 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[11:0]wire~ 0 12 (_array ~wire ((_downto (i 11) (i 0))))))
		(_port (_internal SA ~[11:0]wire~ 0 12 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal BA ~[1:0]wire~ 0 12 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal CS_N ~wire 0 12 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal CKE ~wire 0 12 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal RAS_N ~wire 0 12 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal CAS_N ~wire 0 12 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal WE_N ~wire 0 12 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal DQ ~[15:0]wire~ 0 12 (_architecture (_inout ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal DQM ~[1:0]wire~ 0 12 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal SDR_CLK ~wire 0 12 (_architecture (_out ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSDR_ADDR ~[21:0]wire~ 0 51 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mM2C_DATA ~[15:0]wire~ 0 52 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mC2M_DATA ~[15:0]wire~ 0 53 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSDR_RD ~wire 0 54 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSDR_WR ~wire 0 55 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSDR_Done ~wire 0 56 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSDR_TxD ~wire 0 57 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_RxD ~wire 0 57 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal \2 \ ~reg -1 0 (_internal (_uni ((i 0)) ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[1:0]reg~ 0 0 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal \3 \ ~[1:0]reg~ -1 0 (_internal (_uni (_constant \2'b0\) ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[7:0]reg~ 0 0 (_array ~reg ((_downto (i 7) (i 0))))))
		(_signal (_internal \4 \ ~[7:0]reg~ -1 0 (_internal (_uni (_constant \8'h01\) ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_virtual \1 \ 0 74 (_uni ((39)(31)))))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0 0 59 (_entity .  Sdram_Multiplexer)
		(_port
			((oHS_DATA))
			((iHS_DATA))
			((iHS_ADDR))
			((iHS_RD))
			((iHS_WR))
			((oHS_Done))
			((oAS1_DATA))
			((iAS1_DATA))
			((iAS1_ADDR))
			((iAS1_WR_n))
			((oAS2_DATA))
			((iAS2_DATA))
			((iAS2_ADDR))
			((iAS2_WR_n))
			((oAS3_DATA))
			((iAS3_DATA))
			((iAS3_ADDR))
			((iAS3_WR_n))
			((mM2C_DATA))
			((mC2M_DATA))
			((mSDR_ADDR))
			((mSDR_RD))
			((mSDR_WR))
			((mSDR_Done))
			((iSelect))
			((iCLK))
			((iRST_n))
		)
		(_strength)
	)
	(_instantiation u1 0 72 (_entity .  Sdram_Controller)
		(_port
			((REF_CLK) (iCLK))
			((RESET_N) (iRST_n))
			((ADDR) (\1 \))
			((WR) (mSDR_WR))
			((RD) (mSDR_RD))
			((DONE) (mSDR_Done))
			((DATAIN) (mM2C_DATA))
			((DATAOUT) (mC2M_DATA))
			((IN_REQ) (mSDR_TxD))
			((OUT_VALID) (mSDR_RxD))
			((DM) (\3 \))
			((LENGTH) (\4 \))
			((SA) (SA))
			((BA) (BA))
			((CS_N) (CS_N))
			((CKE) (CKE))
			((RAS_N) (RAS_N))
			((CAS_N) (CAS_N))
			((WE_N) (WE_N))
			((DQ) (DQ))
			((DQM) (DQM))
			((SDR_CLK) (SDR_CLK))
			((ACT) (_open))
		)
		(_strength)
	)
	(_model . Multi_Sdram 1 -1)

)
V 000058 55 7867          1287636613500 Sdram_Multiplexer
(_unit VERILOG 6.326.6.249 (Sdram_Multiplexer 0 1 (Sdram_Multiplexer 0 1 ))
	(_version v32)
	(_time 1287636611906 2010.10.21 00:50:11)
	(_source (\./../../../Multi_Sdram/Sdram_Multiplexer.v\ VERILOG (\./../../../multi_sdram/sdram_multiplexer.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 12))
	(_entity
		(_time 1287636611906)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~[15:0]wire~ 0 2 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal oHS_DATA ~[15:0]wire~ 0 2 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iHS_DATA ~[15:0]wire~ 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[21:0]wire~ 0 2 (_array ~wire ((_downto (i 21) (i 0))))))
		(_port (_internal iHS_ADDR ~[21:0]wire~ 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iHS_RD ~wire 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iHS_WR ~wire 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal oHS_Done ~wire 0 2 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal oAS1_DATA ~[15:0]wire~ 0 4 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iAS1_DATA ~[15:0]wire~ 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iAS1_ADDR ~[21:0]wire~ 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iAS1_WR_n ~wire 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal oAS2_DATA ~[15:0]wire~ 0 6 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iAS2_DATA ~[15:0]wire~ 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iAS2_ADDR ~[21:0]wire~ 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iAS2_WR_n ~wire 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal oAS3_DATA ~[15:0]wire~ 0 8 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iAS3_DATA ~[15:0]wire~ 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iAS3_ADDR ~[21:0]wire~ 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iAS3_WR_n ~wire 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal oSDR_DATA ~[15:0]wire~ 0 10 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iSDR_DATA ~[15:0]wire~ 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal oSDR_ADDR ~[21:0]wire~ 0 10 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal oSDR_RD ~wire 0 10 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal oSDR_WR ~wire 0 10 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iSDR_Done ~wire 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]wire~ 0 12 (_array ~wire ((_downto (i 1) (i 0))))))
		(_port (_internal iSelect ~[1:0]wire~ 0 12 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal iCLK ~wire 0 12 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal iRST_n ~wire 0 12 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[15:0]reg~ 0 47 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal mSDR_DATA ~[15:0]reg~ 0 47 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]reg~ 0 48 (_array ~reg ((_downto (i 1) (i 0))))))
		(_signal (_internal ST ~[1:0]reg~ 0 48 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_RD ~reg 0 49 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_WR ~reg 0 50 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mAS_WR_n ~wire 0 51 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#55_0 (_architecture 0 0 55 (_process (_simple)
				(_target(0))
				(_sensitivity(24)(19))
			)))
			(#ASSIGN#56_1 (_architecture 1 0 56 (_process (_simple)
				(_target(5))
				(_sensitivity(24)(23))
			)))
			(#ASSIGN#58_2 (_architecture 2 0 58 (_process (_simple)
				(_target(6))
				(_sensitivity(24)(27))
			)))
			(#ASSIGN#59_3 (_architecture 3 0 59 (_process (_simple)
				(_target(10))
				(_sensitivity(24)(27))
			)))
			(#ASSIGN#60_4 (_architecture 4 0 60 (_process (_simple)
				(_target(14))
				(_sensitivity(24)(27))
			)))
			(#ASSIGN#65_5 (_architecture 5 0 65 (_process (_simple)
				(_target(18))
				(_sensitivity(24)(1)(7)(11)(15))
			)))
			(#ASSIGN#69_6 (_architecture 6 0 69 (_process (_simple)
				(_target(20))
				(_sensitivity(24)(2)(8)(12)(16))
			)))
			(#ASSIGN#70_7 (_architecture 7 0 70 (_process (_simple)
				(_target(21))
				(_sensitivity(24)(3)(29))
			)))
			(#ASSIGN#71_8 (_architecture 8 0 71 (_process (_simple)
				(_target(22))
				(_sensitivity(24)(4)(30))
			)))
			(#ASSIGN#76_9 (_architecture 9 0 76 (_process (_simple)
				(_target(31))
				(_sensitivity(24)(9)(13)(17))
			)))
			(#ALWAYS#79_10 (_architecture 10 0 79 (_process 
				(_target(27)(29)(30)(28))
				(_read(25)(26)(24)(28)(31)(23)(19))
			)))
		)
	)
	
	
	(_defparam
	)
	(_model . Sdram_Multiplexer 12 -1)

)
V 000057 55 14741         1287636613609 Sdram_Controller
(_unit VERILOG 6.326.6.249 (Sdram_Controller 0 1 (Sdram_Controller 0 1 ))
	(_version v32)
	(_time 1287636611906 2010.10.21 00:50:11)
	(_source (\./../../../Multi_Sdram/Sdram_Controller.v\ VERILOG (\./../../../multi_sdram/sdram_params.h\ VERILOG i (\./../../../multi_sdram/sdram_controller.v\ VERILOG))))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1287636611906)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 1 41 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal INIT_PER ~vector~0 1 41 \100\ (_entity -1 (_constant \100\))))
		(_type (_internal ~vector~1 1 42 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REF_PER ~vector~1 1 42 \512\ (_entity -1 (_constant \512\))))
		(_type (_internal ~vector~2 1 43 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_CL ~vector~2 1 43 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~3 1 44 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RCD ~vector~3 1 44 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~4 1 45 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RRD ~vector~4 1 45 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~5 1 46 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_PM ~vector~5 1 46 \0\ (_entity -1 (_constant \0\))))
		(_type (_internal ~vector~6 1 47 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_BL ~vector~6 1 47 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~7 1 54 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BL ~vector~7 1 54 \SC_PM==1?3'b111:SC_BL==1?3'b0:SC_BL==2?3'b01:SC_BL==4?3'b010:3'b011\ (_entity -1 (_code  8))))
		(_type (_internal ~vector~8 1 55 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BT ~vector~8 1 55 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_type (_internal ~vector~9 1 58 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_CL ~vector~9 1 58 \SC_CL==2?3'b10:3'b11\ (_entity -1 (_code  9))))
		(_port (_internal REF_CLK ~wire 0 3 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal RESET_N ~wire 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[22:0]wire~ 0 5 (_array ~wire ((_range  10)))))
		(_port (_internal ADDR ~[22:0]wire~ 0 5 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal WR ~wire 0 6 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal RD ~wire 0 7 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[7:0]wire~ 0 8 (_array ~wire ((_downto (i 7) (i 0))))))
		(_port (_internal LENGTH ~[7:0]wire~ 0 8 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal ACT ~wire 0 9 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal DONE ~reg 0 10 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 11 (_array ~wire ((_range  11)))))
		(_port (_internal DATAIN ~[15:0]wire~ 0 11 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[15:0]reg~ 0 12 (_array ~reg ((_downto (i 15) (i 0))))))
		(_port (_internal DATAOUT ~[15:0]reg~ 0 12 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal IN_REQ ~reg 0 13 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal OUT_VALID ~reg 0 14 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]wire~ 0 15 (_array ~wire ((_range  12)))))
		(_port (_internal DM ~[1:0]wire~ 0 15 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[11:0]reg~ 0 17 (_array ~reg ((_downto (i 11) (i 0))))))
		(_port (_internal SA ~[11:0]reg~ 0 17 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]reg~ 0 18 (_array ~reg ((_downto (i 1) (i 0))))))
		(_port (_internal BA ~[1:0]reg~ 0 18 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal CS_N ~[1:0]reg~ 0 19 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal CKE ~reg 0 20 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal RAS_N ~reg 0 21 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal CAS_N ~reg 0 22 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal WE_N ~reg 0 23 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal DQ ~[15:0]wire~ 0 24 (_architecture (_inout ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal DQM ~[1:0]reg~ 0 25 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal SDR_CLK ~wire 0 27 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[8:0]reg~ 0 65 (_array ~reg ((_downto (i 8) (i 0))))))
		(_signal (_internal ST ~[8:0]reg~ 0 65 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal CMD ~[1:0]reg~ 0 66 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Pre_RD ~reg 0 68 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Pre_WR ~reg 0 69 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal PM_STOP ~reg 0 70 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal PM_DONE ~reg 0 71 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Read ~reg 0 72 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Write ~reg 0 73 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal Pre_DONE ~reg 0 74 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mDONE ~reg 0 75 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mDATAOUT ~[15:0]reg~ 0 78 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal DQOUT ~[15:0]wire~ 0 79 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal IDQM ~[1:0]wire~ 0 80 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[11:0]wire~ 0 82 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal ISA ~[11:0]wire~ 0 82 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal IBA ~[1:0]wire~ 0 83 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ICS_N ~[1:0]wire~ 0 84 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ICKE ~wire 0 85 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal IRAS_N ~wire 0 86 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ICAS_N ~wire 0 87 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal IWE_N ~wire 0 88 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal CMDACK ~wire 0 89 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal saddr ~[22:0]wire~ 0 91 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal load_mode ~wire 0 92 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal nop ~wire 0 93 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal reada ~wire 0 94 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal writea ~wire 0 95 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal refresh ~wire 0 96 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal precharge ~wire 0 97 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal oe ~wire 0 98 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal ref_ack ~wire 0 99 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ref_req ~wire 0 100 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal init_req ~wire 0 101 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal cm_ack ~wire 0 102 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal CLK ~wire 0 103 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#113_0 (_architecture 0 0 113 (_process (_alias ((CLK)(REF_CLK)))(_simple)
				(_target(56))
				(_sensitivity(0))
			)))
			(#ASSIGN#114_1 (_architecture 1 0 114 (_process (_alias ((SDR_CLK)(REF_CLK)))(_simple)
				(_target(22))
				(_sensitivity(0))
			)))
			(#ALWAYS#170_2 (_architecture 2 0 170 (_process 
				(_target(13)(14)(15)(16)(17)(18)(19)(27)(28)(21)(33))
				(_read(56)(23)(5)(36)(37)(38)(39)(40)(41)(42)(6)(30)(20))
			)))
			(#ASSIGN#185_3 (_architecture 3 0 185 (_process (_simple)
				(_target(20))
				(_sensitivity(51)(34))
			)))
			(#ASSIGN#186_4 (_architecture 4 0 186 (_process (_alias ((ACT)(Read)(Write)))(_simple)
				(_target(6))
				(_sensitivity(29)(30))
			)))
			(#ALWAYS#188_5 (_architecture 5 0 188 (_process 
				(_target(24)(32)(23)(25)(26)(29)(30)(11)(10))
				(_read(56)(1)(4)(3)(23)(25)(26)(43)(5)(29)(30))
			)))
			(#ALWAYS#266_6 (_architecture 6 0 266 (_process 
				(_target(7)(31)(9))
				(_read(0)(1)(32)(31)(3)(4)(33))
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation control1 0 116 (_entity .  control_interface)
		(_port
			((CLK) (CLK))
			((RESET_N) (RESET_N))
			((CMD) (CMD))
			((ADDR) (ADDR))
			((REF_ACK) (ref_ack))
			((CM_ACK) (cm_ack))
			((NOP) (nop))
			((READA) (reada))
			((WRITEA) (writea))
			((REFRESH) (refresh))
			((PRECHARGE) (precharge))
			((LOAD_MODE) (load_mode))
			((SADDR) (saddr))
			((REF_REQ) (ref_req))
			((INIT_REQ) (init_req))
			((CMD_ACK) (CMDACK))
			((INIT_ACK) (_open))
		)
		(_strength)
	)
	(_instantiation command1 0 135 (_entity .  command)
		(_port
			((CLK) (CLK))
			((RESET_N) (RESET_N))
			((SADDR) (saddr))
			((NOP) (nop))
			((READA) (reada))
			((WRITEA) (writea))
			((REFRESH) (refresh))
			((LOAD_MODE) (load_mode))
			((PRECHARGE) (precharge))
			((REF_REQ) (ref_req))
			((INIT_REQ) (init_req))
			((REF_ACK) (ref_ack))
			((CM_ACK) (cm_ack))
			((OE) (oe))
			((PM_STOP) (PM_STOP))
			((PM_DONE) (PM_DONE))
			((SA) (ISA))
			((BA) (IBA))
			((CS_N) (ICS_N))
			((CKE) (ICKE))
			((RAS_N) (IRAS_N))
			((CAS_N) (ICAS_N))
			((WE_N) (IWE_N))
		)
		(_strength)
	)
	(_instantiation data_path1 0 161 (_entity .  sdr_data_path)
		(_port
			((CLK) (CLK))
			((RESET_N) (RESET_N))
			((DATAIN) (DATAIN))
			((DM) (DM))
			((DQOUT) (DQOUT))
			((DQM) (IDQM))
		)
		(_strength)
	)
	(_model . Sdram_Controller 13 -1)

)
V 000054 55 5163          1287636613718 sdr_data_path
(_unit VERILOG 6.326.6.249 (sdr_data_path 0 1 (sdr_data_path 0 1 ))
	(_version v32)
	(_time 1287636611906 2010.10.21 00:50:11)
	(_source (\./../../../Multi_Sdram/sdr_data_path.v\ VERILOG (\./../../../multi_sdram/sdram_params.h\ VERILOG i (\./../../../multi_sdram/sdr_data_path.v\ VERILOG))))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1287636611906)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs  )
	(_attribute nb_assign )
	(_object
		(_type (_internal ~vector~0 1 41 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal INIT_PER ~vector~0 1 41 \100\ (_entity -1 (_constant \100\))))
		(_type (_internal ~vector~1 1 42 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REF_PER ~vector~1 1 42 \512\ (_entity -1 (_constant \512\))))
		(_type (_internal ~vector~2 1 43 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_CL ~vector~2 1 43 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~3 1 44 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RCD ~vector~3 1 44 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~4 1 45 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RRD ~vector~4 1 45 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~5 1 46 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_PM ~vector~5 1 46 \0\ (_entity -1 (_constant \0\))))
		(_type (_internal ~vector~6 1 47 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_BL ~vector~6 1 47 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~7 1 54 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BL ~vector~7 1 54 \SC_PM==1?3'b111:SC_BL==1?3'b0:SC_BL==2?3'b01:SC_BL==4?3'b010:3'b011\ (_entity -1 (_code  3))))
		(_type (_internal ~vector~8 1 55 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BT ~vector~8 1 55 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_type (_internal ~vector~9 1 58 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_CL ~vector~9 1 58 \SC_CL==2?3'b10:3'b11\ (_entity -1 (_code  4))))
		(_port (_internal CLK ~wire 0 2 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_port (_internal RESET_N ~wire 0 3 (_architecture (_in ))) (_net  ) (_nonbaction) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 4 (_array ~wire ((_range  5)))))
		(_port (_internal DATAIN ~[15:0]wire~ 0 4 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]wire~ 0 5 (_array ~wire ((_range  6)))))
		(_port (_internal DM ~[1:0]wire~ 0 5 (_architecture (_in ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_port (_internal DQOUT ~[15:0]wire~ 0 6 (_architecture (_out ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[1:0]reg~ 0 8 (_array ~reg ((_downto (i 1) (i 0))))))
		(_port (_internal DQM ~[1:0]reg~ 0 8 (_architecture (_out ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[15:0]reg~ 0 21 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal DIN1 ~[15:0]reg~ 0 21 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal DIN2 ~[15:0]reg~ 0 22 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal DM1 ~[1:0]reg~ 0 24 (_architecture (_uni ))) (_reg ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#29_0 (_architecture 0 0 29 (_process 
				(_target(6)(7)(8)(5))
				(_read(0)(1)(2)(6)(3))
			)))
			(#ASSIGN#45_1 (_architecture 1 0 45 (_process (_alias ((DQOUT)(DIN2)))(_simple)
				(_target(4))
				(_sensitivity(7))
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_model . sdr_data_path 7 -1)

)
V 000050 55 10797         1287636613812 SDRAM_Top
(_unit VERILOG 6.326.6.249 (SDRAM_Top 0 2 (SDRAM_Top 0 2 ))
	(_version v32)
	(_time 1287636611906 2010.10.21 00:50:11)
	(_source (\./../../../Multi_Sdram/Sdram_TB.v\ VERILOG (\./../../../multi_sdram/sdram_params.h\ VERILOG i (\./../../../multi_sdram/sdram_tb.v\ VERILOG))))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 8))
	(_entity
		(_time 1287636611906)
		(_use )
	)
	(_timescale 1ns 1ps)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_type (_internal ~vector~0 1 41 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal INIT_PER ~vector~0 1 41 \100\ (_entity -1 (_constant \100\))))
		(_type (_internal ~vector~1 1 42 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal REF_PER ~vector~1 1 42 \512\ (_entity -1 (_constant \512\))))
		(_type (_internal ~vector~2 1 43 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_CL ~vector~2 1 43 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~3 1 44 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RCD ~vector~3 1 44 \3\ (_entity -1 (_constant \3\))))
		(_type (_internal ~vector~4 1 45 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_RRD ~vector~4 1 45 \7\ (_entity -1 (_constant \7\))))
		(_type (_internal ~vector~5 1 46 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_PM ~vector~5 1 46 \0\ (_entity -1 (_constant \0\))))
		(_type (_internal ~vector~6 1 47 (_array ~bit ((_uto (i 0) (i 0))))(_attribute signed)))
		(_generic (_internal SC_BL ~vector~6 1 47 \1\ (_entity -1 (_constant \1\))))
		(_type (_internal ~vector~7 1 54 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BL ~vector~7 1 54 \SC_PM==1?3'b111:SC_BL==1?3'b0:SC_BL==2?3'b01:SC_BL==4?3'b010:3'b011\ (_entity -1 (_code  8))))
		(_type (_internal ~vector~8 1 55 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_BT ~vector~8 1 55 \1'b0\ (_entity -1 (_constant \1'b0\))))
		(_type (_internal ~vector~9 1 58 (_array ~bit ((_uto (i 0) (i 0))))))
		(_generic (_internal SDR_CL ~vector~9 1 58 \SC_CL==2?3'b10:3'b11\ (_entity -1 (_code  9))))
		(_port (_internal OSC_50 ~wire 0 4 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal reset_n ~wire 0 5 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_port (_internal mSDR_AS_WR_n ~wire 0 6 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[15:0]wire~ 0 7 (_array ~wire ((_downto (i 15) (i 0))))))
		(_port (_internal mSDR_AS_DATAIN ~[15:0]wire~ 0 7 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[21:0]wire~ 0 8 (_array ~wire ((_downto (i 21) (i 0))))))
		(_port (_internal mSDR_AS_ADDR ~[21:0]wire~ 0 8 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[2:0]wire~ 0 10 (_array ~wire ((_downto (i 2) (i 0))))))
		(_port (_internal mSDR_Select ~[2:0]wire~ 0 10 (_architecture (_in ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSD_ADDR ~[21:0]wire~ 0 31 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSD2RS_DATA ~[15:0]wire~ 0 32 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mRS2SD_DATA ~[15:0]wire~ 0 32 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSD_WR ~wire 0 33 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSD_RD ~wire 0 33 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSD_Done ~wire 0 33 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSDR_AS_DATAOUT_1 ~[15:0]wire~ 0 37 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSDR_AS_DATAOUT_2 ~[15:0]wire~ 0 38 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSDR_AS_DATAOUT_3 ~[15:0]wire~ 0 39 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal mSDR_AS_ADDR_2 ~[21:0]wire~ 0 42 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_AS_ADDR_3 ~[21:0]wire~ 0 43 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_AS_DATAIN_2 ~[15:0]wire~ 0 46 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_AS_DATAIN_3 ~[15:0]wire~ 0 47 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_AS_WR_n_1 ~wire 0 49 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_AS_WR_n_2 ~wire 0 50 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_AS_WR_n_3 ~wire 0 51 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal dataout ~[15:0]wire~ 0 55 (_architecture (_uni ))) (_net  ) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[11:0]wire~ 0 56 (_array ~wire ((_downto (i 11) (i 0))))))
		(_signal (_internal addr ~[11:0]wire~ 0 56 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_type (_internal ~[1:0]wire~ 0 57 (_array ~wire ((_downto (i 1) (i 0))))))
		(_signal (_internal ba ~[1:0]wire~ 0 57 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal cs_n ~[1:0]wire~ 0 58 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal cke ~wire 0 59 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal ras_n ~wire 0 60 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal cas_n ~wire 0 61 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal we_n ~wire 0 62 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dq ~[15:0]wire~ 0 63 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal dqm ~[1:0]wire~ 0 64 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_signal (_internal clk ~wire 0 65 (_architecture (_uni ))) (_net  ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_onlyingate) (_noforceassign))
		(_subprogram
			

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ASSIGN#42_0 (_architecture 0 0 42 (_process (_simple)
				(_target(15))
			)))
			(#ASSIGN#43_1 (_architecture 1 0 43 (_process (_simple)
				(_target(16))
			)))
			(#ASSIGN#46_2 (_architecture 2 0 46 (_process (_simple)
				(_target(17))
			)))
			(#ASSIGN#47_3 (_architecture 3 0 47 (_process (_simple)
				(_target(18))
			)))
			(#ASSIGN#49_4 (_architecture 4 0 49 (_process (_simple)
				(_target(19))
			)))
			(#ASSIGN#50_5 (_architecture 5 0 50 (_process (_simple)
				(_target(20))
			)))
			(#ASSIGN#51_6 (_architecture 6 0 51 (_process (_simple)
				(_target(21))
			)))
			(#INTERNAL#0_7 (_internal 7 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation u0 0 67 (_entity .  Multi_Sdram)
		(_port
			((oHS_DATA) (mSD2RS_DATA))
			((iHS_DATA) (mRS2SD_DATA))
			((iHS_ADDR) (mSD_ADDR))
			((iHS_RD) (mSD_RD))
			((iHS_WR) (mSD_WR))
			((oHS_Done) (mSD_Done))
			((oAS1_DATA) (mSDR_AS_DATAOUT_1))
			((iAS1_DATA) (mSDR_AS_DATAIN))
			((iAS1_ADDR) (mSDR_AS_ADDR))
			((iAS1_WR_n) (mSDR_AS_WR_n))
			((oAS2_DATA) (mSDR_AS_DATAOUT_2))
			((iAS2_DATA) (mSDR_AS_DATAIN_2))
			((iAS2_ADDR) (mSDR_AS_ADDR_2))
			((iAS2_WR_n) (mSDR_AS_WR_n_2))
			((oAS3_DATA) (mSDR_AS_DATAOUT_3))
			((iAS3_DATA) (mSDR_AS_DATAIN_3))
			((iAS3_ADDR) (mSDR_AS_ADDR_3))
			((iAS3_WR_n) (mSDR_AS_WR_n_3))
			((iSelect) (mSDR_Select))
			((iCLK) (OSC_50))
			((iRST_n) (reset_n))
			((SA) (addr))
			((BA) (ba))
			((CS_N) (cs_n))
			((CKE) (cke))
			((RAS_N) (ras_n))
			((CAS_N) (cas_n))
			((WE_N) (we_n))
			((DQ) (dq))
			((DQM) (dqm))
			((SDR_CLK) (clk))
		)
		(_strength)
	)
	(_instantiation m0 0 113 (_entity .  mt48lc8m16a2)
		(_port
			((Dq) (dq))
			((Addr) (addr))
			((Ba) (ba))
			((Clk) (clk))
			((Cke) (cke))
			((Cs_n) (cs_n(0)))
			((Cas_n) (cas_n))
			((Ras_n) (ras_n))
			((We_n) (we_n))
			((Dqm) (dqm))
		)
		(_strength)
	)
	(_model . SDRAM_Top 10 -1)

)
V 000049 55 3320          1287636613937 SDRAM_TB
(_unit VERILOG 6.326.6.249 (SDRAM_TB 0 131 (SDRAM_TB 0 131 ))
	(_version v32)
	(_time 1287636611906 2010.10.21 00:50:11)
	(_source (\./../../../Multi_Sdram/Sdram_TB.v\ VERILOG (\./../../../multi_sdram/sdram_tb.v\ VERILOG)))
	(_use (std(standard))(vl(verilog_logic)))
	(_base (E 3))
	(_entity
		(_time 1287636611906)
		(_use )
	)
	(_timescale 1ns 1ns)
	(_parameters    dbg   accs  )
	(_attribute )
	(_object
		(_signal (_internal OSC_50 ~reg 0 132 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal reset_n ~reg 0 133 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_internal mSDR_AS_WR_n ~reg 0 134 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[15:0]reg~ 0 135 (_array ~reg ((_downto (i 15) (i 0))))))
		(_signal (_internal mSDR_AS_DATAIN ~[15:0]reg~ 0 135 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[21:0]reg~ 0 136 (_array ~reg ((_downto (i 21) (i 0))))))
		(_signal (_internal mSDR_AS_ADDR ~[21:0]reg~ 0 136 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_type (_internal ~[2:0]reg~ 0 137 (_array ~reg ((_downto (i 2) (i 0))))))
		(_signal (_internal mSDR_Select ~[2:0]reg~ 0 137 (_architecture (_uni ))) (_reg ) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_downward 0 DUT.m0 Bank0) (_simple) (_nonbaction) (_noedge) (_nodynamic) (_nodynauto) (_noforceassign))
		(_signal (_downward 0 DUT.u0 mSDR_TxD) (_nonbaction) (_noedge) (_noforceassign))
		(_subprogram
			
			(_function \$readmemh\)

		)
		(_type (_external ~wire (vl verilog_logic wire)))
		(_type (_external ~reg (vl verilog_logic reg)))
		(_type (_external ~event (vl verilog_logic event)))
		(_type (_external ~wand (vl verilog_logic wand)))
		(_type (_external ~wor (vl verilog_logic wor)))
		(_type (_external ~tri1 (vl verilog_logic tri1)))
		(_type (_external ~tri0 (vl verilog_logic tri0)))
		(_type (_external ~trireg (vl verilog_logic trireg)))
		(_type (_external ~supply0 (vl verilog_logic supply0)))
		(_type (_external ~supply1 (vl verilog_logic supply1)))
		(_type (_external ~real (vl verilog_logic real)))
		(_type (_external ~realtime (vl verilog_logic realtime)))
		(_type (_external ~tri (vl verilog_logic tri)))
		(_type (_external ~triand (vl verilog_logic triand)))
		(_type (_external ~trior (vl verilog_logic trior)))
		(_type (_external ~bit (vl verilog_logic bit)))
		(_type (_external ~extstd.standard.integer (std standard integer)))
		(_type (_external ~extstd.standard.bit (std standard bit)))
		(_process
			(#ALWAYS#150_0 (_architecture 0 0 150 (_process 
				(_target(0))
				(_read(0))
			)))
			(#INITIAL#153_1 (_architecture 1 0 153 (_process 
				(_target(2)(4)(3)(5)(0)(1))
				(_read(6)(7)(3))
				(_monitor)
			)))
			(#INTERNAL#0_2 (_internal 2 0 0 (_process (_virtual))))
		)
	)
	
	
	(_defparam
	)
	(_scope
	)
	(_instantiation DUT 0 140 (_entity .  SDRAM_Top)
		(_port
			((OSC_50))
			((reset_n))
			((mSDR_AS_WR_n))
			((mSDR_AS_DATAIN))
			((mSDR_AS_ADDR))
			((mSDR_Select))
		)
		(_strength)
	)
	(_model . SDRAM_TB 3 -1)

)
