INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Lab5_Task2/Lab5_Task2.srcs/sources_1/new/clk.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/it/Vivado_Projects/Lab5_Task2/Lab5_Task2.srcs/sim_1/new/clk_counter_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_counter_tb
