// ==============================================================
// Generated by Vitis HLS v2025.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

module fmm_reduce_kernel_greedy_potential_reduce_with_debug (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        k1,
        k2,
        m_axi_gmem2_0_AWVALID,
        m_axi_gmem2_0_AWREADY,
        m_axi_gmem2_0_AWADDR,
        m_axi_gmem2_0_AWID,
        m_axi_gmem2_0_AWLEN,
        m_axi_gmem2_0_AWSIZE,
        m_axi_gmem2_0_AWBURST,
        m_axi_gmem2_0_AWLOCK,
        m_axi_gmem2_0_AWCACHE,
        m_axi_gmem2_0_AWPROT,
        m_axi_gmem2_0_AWQOS,
        m_axi_gmem2_0_AWREGION,
        m_axi_gmem2_0_AWUSER,
        m_axi_gmem2_0_WVALID,
        m_axi_gmem2_0_WREADY,
        m_axi_gmem2_0_WDATA,
        m_axi_gmem2_0_WSTRB,
        m_axi_gmem2_0_WLAST,
        m_axi_gmem2_0_WID,
        m_axi_gmem2_0_WUSER,
        m_axi_gmem2_0_ARVALID,
        m_axi_gmem2_0_ARREADY,
        m_axi_gmem2_0_ARADDR,
        m_axi_gmem2_0_ARID,
        m_axi_gmem2_0_ARLEN,
        m_axi_gmem2_0_ARSIZE,
        m_axi_gmem2_0_ARBURST,
        m_axi_gmem2_0_ARLOCK,
        m_axi_gmem2_0_ARCACHE,
        m_axi_gmem2_0_ARPROT,
        m_axi_gmem2_0_ARQOS,
        m_axi_gmem2_0_ARREGION,
        m_axi_gmem2_0_ARUSER,
        m_axi_gmem2_0_RVALID,
        m_axi_gmem2_0_RREADY,
        m_axi_gmem2_0_RDATA,
        m_axi_gmem2_0_RLAST,
        m_axi_gmem2_0_RID,
        m_axi_gmem2_0_RFIFONUM,
        m_axi_gmem2_0_RUSER,
        m_axi_gmem2_0_RRESP,
        m_axi_gmem2_0_BVALID,
        m_axi_gmem2_0_BREADY,
        m_axi_gmem2_0_BRESP,
        m_axi_gmem2_0_BID,
        m_axi_gmem2_0_BUSER,
        debug_dram,
        debug_capacity,
        M_e_address0,
        M_e_ce0,
        M_e_we0,
        M_e_d0,
        M_e_q0,
        M_e_address1,
        M_e_ce1,
        M_e_we1,
        M_e_d1,
        M_e_q1,
        M_cols,
        M_rows,
        M_t_i,
        M_t_o,
        M_t_o_ap_vld,
        M_t_capacity
);

parameter    ap_ST_fsm_state1 = 82'd1;
parameter    ap_ST_fsm_state2 = 82'd2;
parameter    ap_ST_fsm_state3 = 82'd4;
parameter    ap_ST_fsm_state4 = 82'd8;
parameter    ap_ST_fsm_state5 = 82'd16;
parameter    ap_ST_fsm_state6 = 82'd32;
parameter    ap_ST_fsm_state7 = 82'd64;
parameter    ap_ST_fsm_state8 = 82'd128;
parameter    ap_ST_fsm_state9 = 82'd256;
parameter    ap_ST_fsm_state10 = 82'd512;
parameter    ap_ST_fsm_state11 = 82'd1024;
parameter    ap_ST_fsm_state12 = 82'd2048;
parameter    ap_ST_fsm_state13 = 82'd4096;
parameter    ap_ST_fsm_state14 = 82'd8192;
parameter    ap_ST_fsm_state15 = 82'd16384;
parameter    ap_ST_fsm_state16 = 82'd32768;
parameter    ap_ST_fsm_state17 = 82'd65536;
parameter    ap_ST_fsm_state18 = 82'd131072;
parameter    ap_ST_fsm_state19 = 82'd262144;
parameter    ap_ST_fsm_state20 = 82'd524288;
parameter    ap_ST_fsm_state21 = 82'd1048576;
parameter    ap_ST_fsm_state22 = 82'd2097152;
parameter    ap_ST_fsm_state23 = 82'd4194304;
parameter    ap_ST_fsm_state24 = 82'd8388608;
parameter    ap_ST_fsm_state25 = 82'd16777216;
parameter    ap_ST_fsm_state26 = 82'd33554432;
parameter    ap_ST_fsm_state27 = 82'd67108864;
parameter    ap_ST_fsm_state28 = 82'd134217728;
parameter    ap_ST_fsm_state29 = 82'd268435456;
parameter    ap_ST_fsm_state30 = 82'd536870912;
parameter    ap_ST_fsm_state31 = 82'd1073741824;
parameter    ap_ST_fsm_state32 = 82'd2147483648;
parameter    ap_ST_fsm_state33 = 82'd4294967296;
parameter    ap_ST_fsm_state34 = 82'd8589934592;
parameter    ap_ST_fsm_state35 = 82'd17179869184;
parameter    ap_ST_fsm_state36 = 82'd34359738368;
parameter    ap_ST_fsm_state37 = 82'd68719476736;
parameter    ap_ST_fsm_state38 = 82'd137438953472;
parameter    ap_ST_fsm_state39 = 82'd274877906944;
parameter    ap_ST_fsm_state40 = 82'd549755813888;
parameter    ap_ST_fsm_state41 = 82'd1099511627776;
parameter    ap_ST_fsm_state42 = 82'd2199023255552;
parameter    ap_ST_fsm_state43 = 82'd4398046511104;
parameter    ap_ST_fsm_state44 = 82'd8796093022208;
parameter    ap_ST_fsm_state45 = 82'd17592186044416;
parameter    ap_ST_fsm_state46 = 82'd35184372088832;
parameter    ap_ST_fsm_state47 = 82'd70368744177664;
parameter    ap_ST_fsm_state48 = 82'd140737488355328;
parameter    ap_ST_fsm_state49 = 82'd281474976710656;
parameter    ap_ST_fsm_state50 = 82'd562949953421312;
parameter    ap_ST_fsm_state51 = 82'd1125899906842624;
parameter    ap_ST_fsm_state52 = 82'd2251799813685248;
parameter    ap_ST_fsm_state53 = 82'd4503599627370496;
parameter    ap_ST_fsm_state54 = 82'd9007199254740992;
parameter    ap_ST_fsm_state55 = 82'd18014398509481984;
parameter    ap_ST_fsm_state56 = 82'd36028797018963968;
parameter    ap_ST_fsm_state57 = 82'd72057594037927936;
parameter    ap_ST_fsm_state58 = 82'd144115188075855872;
parameter    ap_ST_fsm_state59 = 82'd288230376151711744;
parameter    ap_ST_fsm_state60 = 82'd576460752303423488;
parameter    ap_ST_fsm_state61 = 82'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 82'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 82'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 82'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 82'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 82'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 82'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 82'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 82'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 82'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 82'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 82'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 82'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 82'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 82'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 82'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 82'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 82'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 82'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 82'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 82'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 82'd2417851639229258349412352;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [31:0] k1;
input  [31:0] k2;
output   m_axi_gmem2_0_AWVALID;
input   m_axi_gmem2_0_AWREADY;
output  [63:0] m_axi_gmem2_0_AWADDR;
output  [0:0] m_axi_gmem2_0_AWID;
output  [31:0] m_axi_gmem2_0_AWLEN;
output  [2:0] m_axi_gmem2_0_AWSIZE;
output  [1:0] m_axi_gmem2_0_AWBURST;
output  [1:0] m_axi_gmem2_0_AWLOCK;
output  [3:0] m_axi_gmem2_0_AWCACHE;
output  [2:0] m_axi_gmem2_0_AWPROT;
output  [3:0] m_axi_gmem2_0_AWQOS;
output  [3:0] m_axi_gmem2_0_AWREGION;
output  [0:0] m_axi_gmem2_0_AWUSER;
output   m_axi_gmem2_0_WVALID;
input   m_axi_gmem2_0_WREADY;
output  [31:0] m_axi_gmem2_0_WDATA;
output  [3:0] m_axi_gmem2_0_WSTRB;
output   m_axi_gmem2_0_WLAST;
output  [0:0] m_axi_gmem2_0_WID;
output  [0:0] m_axi_gmem2_0_WUSER;
output   m_axi_gmem2_0_ARVALID;
input   m_axi_gmem2_0_ARREADY;
output  [63:0] m_axi_gmem2_0_ARADDR;
output  [0:0] m_axi_gmem2_0_ARID;
output  [31:0] m_axi_gmem2_0_ARLEN;
output  [2:0] m_axi_gmem2_0_ARSIZE;
output  [1:0] m_axi_gmem2_0_ARBURST;
output  [1:0] m_axi_gmem2_0_ARLOCK;
output  [3:0] m_axi_gmem2_0_ARCACHE;
output  [2:0] m_axi_gmem2_0_ARPROT;
output  [3:0] m_axi_gmem2_0_ARQOS;
output  [3:0] m_axi_gmem2_0_ARREGION;
output  [0:0] m_axi_gmem2_0_ARUSER;
input   m_axi_gmem2_0_RVALID;
output   m_axi_gmem2_0_RREADY;
input  [31:0] m_axi_gmem2_0_RDATA;
input   m_axi_gmem2_0_RLAST;
input  [0:0] m_axi_gmem2_0_RID;
input  [8:0] m_axi_gmem2_0_RFIFONUM;
input  [0:0] m_axi_gmem2_0_RUSER;
input  [1:0] m_axi_gmem2_0_RRESP;
input   m_axi_gmem2_0_BVALID;
output   m_axi_gmem2_0_BREADY;
input  [1:0] m_axi_gmem2_0_BRESP;
input  [0:0] m_axi_gmem2_0_BID;
input  [0:0] m_axi_gmem2_0_BUSER;
input  [63:0] debug_dram;
input  [31:0] debug_capacity;
output  [16:0] M_e_address0;
output   M_e_ce0;
output   M_e_we0;
output  [31:0] M_e_d0;
input  [31:0] M_e_q0;
output  [16:0] M_e_address1;
output   M_e_ce1;
output   M_e_we1;
output  [31:0] M_e_d1;
input  [31:0] M_e_q1;
input  [31:0] M_cols;
input  [31:0] M_rows;
input  [31:0] M_t_i;
output  [31:0] M_t_o;
output   M_t_o_ap_vld;
input  [31:0] M_t_capacity;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg m_axi_gmem2_0_AWVALID;
reg[63:0] m_axi_gmem2_0_AWADDR;
reg m_axi_gmem2_0_WVALID;
reg[31:0] m_axi_gmem2_0_WDATA;
reg m_axi_gmem2_0_BREADY;
reg[16:0] M_e_address0;
reg M_e_ce0;
reg M_e_we0;
reg[31:0] M_e_d0;
reg[16:0] M_e_address1;
reg M_e_ce1;
reg M_e_we1;
reg[31:0] M_e_d1;
reg[31:0] M_t_o;
reg M_t_o_ap_vld;

(* fsm_encoding = "none" *) reg   [81:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg    gmem2_blk_n_AW;
wire    ap_CS_fsm_state4;
reg   [0:0] icmp_ln249_reg_3092;
reg    gmem2_blk_n_W;
wire    ap_CS_fsm_state5;
reg    gmem2_blk_n_B;
wire    ap_CS_fsm_state10;
wire    ap_CS_fsm_state6;
wire    ap_CS_fsm_state11;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state12;
wire    ap_CS_fsm_state8;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state71;
wire    ap_CS_fsm_state72;
wire    ap_CS_fsm_state77;
wire    ap_CS_fsm_state73;
wire    ap_CS_fsm_state78;
wire    ap_CS_fsm_state74;
wire    ap_CS_fsm_state79;
wire    ap_CS_fsm_state75;
wire    ap_CS_fsm_state80;
wire    ap_CS_fsm_state76;
wire    ap_CS_fsm_state81;
reg   [0:0] icmp_ln263_reg_3262;
reg   [0:0] icmp_ln266_reg_3674;
wire   [61:0] grp_fu_1064_p2;
reg   [61:0] reg_1093;
wire   [94:0] grp_fu_1081_p2;
reg   [94:0] reg_1099;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state53;
wire   [0:0] icmp_ln245_fu_1105_p2;
reg   [0:0] icmp_ln245_reg_3081;
wire   [28:0] rec_capacity_fu_1125_p3;
reg   [28:0] rec_capacity_reg_3086;
wire    ap_CS_fsm_state2;
wire   [0:0] icmp_ln249_fu_1132_p2;
wire    ap_CS_fsm_state3;
wire   [31:0] zext_ln245_fu_1137_p1;
reg   [31:0] zext_ln245_reg_3119;
wire   [30:0] trunc_ln249_fu_1144_p1;
reg   [30:0] trunc_ln249_reg_3127;
wire   [8:0] trunc_ln249_1_fu_1152_p1;
reg   [8:0] trunc_ln249_1_reg_3135;
reg   [63:0] gmem2_addr_1_reg_3148;
wire   [31:0] total_rows_fu_1213_p2;
reg   [31:0] total_rows_reg_3155;
wire   [30:0] smax_fu_1229_p3;
reg   [30:0] smax_reg_3160;
wire   [30:0] smax1_fu_1243_p3;
reg   [30:0] smax1_reg_3165;
reg   [63:0] gmem2_addr_2_reg_3170;
reg   [63:0] gmem2_addr_3_reg_3177;
reg   [63:0] gmem2_addr_4_reg_3184;
wire   [0:0] cmp2_i140_i_i_fu_1342_p2;
reg   [0:0] cmp2_i140_i_i_reg_3205;
wire   [94:0] zext_ln260_fu_1363_p1;
reg   [94:0] zext_ln260_reg_3212;
wire    ap_CS_fsm_state15;
wire  signed [31:0] R_fu_1377_p2;
reg  signed [31:0] R_reg_3222;
wire  signed [63:0] sext_ln224_fu_1382_p1;
reg  signed [63:0] sext_ln224_reg_3227;
wire   [31:0] zext_ln225_1_fu_1386_p1;
reg   [31:0] zext_ln225_1_reg_3232;
wire    ap_CS_fsm_state16;
wire   [30:0] add_ln225_fu_1395_p2;
reg   [30:0] add_ln225_reg_3241;
wire   [63:0] zext_ln225_fu_1401_p1;
wire   [16:0] trunc_ln118_2_fu_1435_p1;
reg   [16:0] trunc_ln118_2_reg_3251;
wire   [0:0] icmp_ln263_fu_1449_p2;
wire   [8:0] trunc_ln130_fu_1455_p1;
reg   [8:0] trunc_ln130_reg_3266;
wire   [31:0] new_col_3_fu_1464_p2;
reg   [31:0] new_col_3_reg_3274;
wire   [16:0] trunc_ln133_2_fu_1499_p1;
reg   [16:0] trunc_ln133_2_reg_3279;
wire   [16:0] trunc_ln133_3_fu_1503_p1;
reg   [16:0] trunc_ln133_3_reg_3284;
wire   [0:0] icmp_ln225_1_fu_1518_p2;
reg   [0:0] icmp_ln225_1_reg_3289;
wire    ap_CS_fsm_state17;
wire   [16:0] trunc_ln225_fu_1523_p1;
reg   [16:0] trunc_ln225_reg_3293;
wire    ap_CS_fsm_state18;
wire   [31:0] add_ln224_fu_1528_p2;
wire   [0:0] icmp_ln229_fu_1550_p2;
reg   [0:0] icmp_ln229_reg_3308;
wire    ap_CS_fsm_state20;
wire   [31:0] grp_fu_1075_p2;
reg   [31:0] score_reg_3315;
wire    ap_CS_fsm_state22;
wire   [0:0] icmp_ln130_1_fu_1580_p2;
reg   [0:0] icmp_ln130_1_reg_3321;
wire    ap_CS_fsm_state23;
wire   [31:0] new_col_fu_1585_p2;
reg   [31:0] new_col_reg_3325;
wire   [8:0] new_row_1_fu_1590_p2;
reg   [8:0] new_row_1_reg_3330;
wire   [16:0] add_ln120_fu_1633_p2;
reg   [16:0] add_ln120_reg_3336;
wire   [16:0] add_ln136_1_fu_1668_p2;
reg   [16:0] add_ln136_1_reg_3341;
wire    ap_CS_fsm_state24;
wire  signed [31:0] R_1_fu_1688_p2;
reg  signed [31:0] R_1_reg_3346;
wire    ap_CS_fsm_state25;
wire  signed [32:0] sext_ln192_fu_1693_p1;
wire  signed [32:0] add_ln192_2_fu_1697_p2;
reg  signed [32:0] add_ln192_2_reg_3356;
wire    ap_CS_fsm_state26;
wire   [30:0] add_ln193_fu_1712_p2;
reg   [30:0] add_ln193_reg_3365;
wire   [30:0] trunc_ln193_fu_1718_p1;
reg   [30:0] trunc_ln193_reg_3370;
wire   [16:0] trunc_ln118_5_fu_1752_p1;
reg   [16:0] trunc_ln118_5_reg_3375;
wire   [31:0] add_ln192_fu_1756_p2;
reg   [31:0] add_ln192_reg_3380;
wire   [0:0] icmp_ln153_fu_1762_p2;
reg   [0:0] icmp_ln153_reg_3385;
wire   [31:0] t_old_fu_1768_p2;
reg   [31:0] t_old_reg_3389;
wire   [94:0] zext_ln192_fu_1777_p1;
wire    ap_CS_fsm_state27;
wire   [31:0] rowt_fu_1785_p2;
reg   [31:0] rowt_reg_3405;
wire    ap_CS_fsm_state33;
wire   [31:0] colt_fu_1790_p2;
reg   [31:0] colt_reg_3411;
wire   [16:0] trunc_ln158_fu_1794_p1;
reg   [16:0] trunc_ln158_reg_3416;
wire   [16:0] trunc_ln177_2_fu_1829_p1;
reg   [16:0] trunc_ln177_2_reg_3424;
wire   [31:0] r_fu_1836_p2;
reg   [31:0] r_reg_3432;
wire    ap_CS_fsm_state35;
wire   [0:0] icmp_ln164_fu_1841_p2;
reg   [0:0] icmp_ln164_reg_3437;
wire   [1:0] trunc_ln157_fu_1855_p1;
reg   [1:0] trunc_ln157_reg_3441;
wire    ap_CS_fsm_state38;
wire   [0:0] and_ln172_fu_1877_p2;
reg   [0:0] and_ln172_reg_3446;
wire   [0:0] empty_49_fu_1895_p2;
reg   [0:0] empty_49_reg_3450;
wire   [16:0] trunc_ln173_2_fu_1929_p1;
reg   [16:0] trunc_ln173_2_reg_3454;
wire   [16:0] trunc_ln174_2_fu_1973_p1;
reg   [16:0] trunc_ln174_2_reg_3459;
reg   [31:0] mul_ln215_reg_3465;
wire    ap_CS_fsm_state41;
wire   [31:0] score_1_fu_1991_p2;
wire    ap_CS_fsm_state42;
wire   [0:0] icmp_ln233_fu_2049_p2;
reg   [0:0] icmp_ln233_reg_3475;
wire    ap_CS_fsm_state43;
wire   [0:0] icmp_ln209_1_fu_2069_p2;
reg   [0:0] icmp_ln209_1_reg_3479;
wire    ap_CS_fsm_state46;
reg   [31:0] score_2_reg_3483;
wire   [0:0] icmp_ln130_2_fu_2079_p2;
reg   [0:0] icmp_ln130_2_reg_3489;
wire    ap_CS_fsm_state47;
wire   [31:0] new_col_2_fu_2084_p2;
reg   [31:0] new_col_2_reg_3493;
wire   [8:0] new_row_2_fu_2089_p2;
reg   [8:0] new_row_2_reg_3498;
wire   [16:0] add_ln120_5_fu_2132_p2;
reg   [16:0] add_ln120_5_reg_3504;
wire   [16:0] add_ln136_2_fu_2167_p2;
reg   [16:0] add_ln136_2_reg_3509;
wire    ap_CS_fsm_state48;
wire  signed [31:0] R_2_fu_2187_p2;
reg  signed [31:0] R_2_reg_3514;
wire    ap_CS_fsm_state49;
wire  signed [32:0] sext_ln192_2_fu_2192_p1;
wire  signed [32:0] add_ln192_3_fu_2196_p2;
reg  signed [32:0] add_ln192_3_reg_3524;
wire    ap_CS_fsm_state50;
wire   [30:0] add_ln193_2_fu_2211_p2;
reg   [30:0] add_ln193_2_reg_3533;
wire   [30:0] trunc_ln193_1_fu_2217_p1;
reg   [30:0] trunc_ln193_1_reg_3538;
wire   [16:0] trunc_ln118_8_fu_2251_p1;
reg   [16:0] trunc_ln118_8_reg_3543;
wire   [31:0] add_ln192_1_fu_2255_p2;
reg   [31:0] add_ln192_1_reg_3548;
wire   [0:0] icmp_ln153_1_fu_2261_p2;
reg   [0:0] icmp_ln153_1_reg_3553;
wire   [31:0] t_old_1_fu_2267_p2;
reg   [31:0] t_old_1_reg_3557;
wire   [94:0] zext_ln192_1_fu_2276_p1;
wire    ap_CS_fsm_state51;
wire   [31:0] rowt_1_fu_2284_p2;
reg   [31:0] rowt_1_reg_3573;
wire    ap_CS_fsm_state57;
wire   [31:0] colt_1_fu_2289_p2;
reg   [31:0] colt_1_reg_3578;
wire   [16:0] trunc_ln158_1_fu_2293_p1;
reg   [16:0] trunc_ln158_1_reg_3583;
wire   [16:0] trunc_ln177_5_fu_2328_p1;
reg   [16:0] trunc_ln177_5_reg_3591;
wire   [31:0] r_4_fu_2332_p2;
reg   [31:0] r_4_reg_3596;
wire   [0:0] icmp_ln164_1_fu_2341_p2;
reg   [0:0] icmp_ln164_1_reg_3605;
wire    ap_CS_fsm_state59;
wire   [1:0] trunc_ln157_1_fu_2354_p1;
reg   [1:0] trunc_ln157_1_reg_3609;
wire    ap_CS_fsm_state62;
wire   [0:0] and_ln172_1_fu_2376_p2;
reg   [0:0] and_ln172_1_reg_3614;
wire   [0:0] empty_53_fu_2394_p2;
reg   [0:0] empty_53_reg_3618;
wire   [16:0] trunc_ln173_5_fu_2428_p1;
reg   [16:0] trunc_ln173_5_reg_3622;
wire   [16:0] trunc_ln174_5_fu_2472_p1;
reg   [16:0] trunc_ln174_5_reg_3627;
reg   [31:0] mul_ln215_1_reg_3633;
wire    ap_CS_fsm_state65;
wire   [63:0] add_ln225_1_fu_2540_p2;
wire    ap_CS_fsm_state66;
wire   [8:0] new_row_fu_2546_p2;
reg   [8:0] new_row_reg_3643;
wire    ap_CS_fsm_state67;
wire   [0:0] icmp_ln134_fu_2550_p2;
reg   [0:0] icmp_ln134_reg_3649;
wire   [16:0] trunc_ln134_2_fu_2595_p1;
reg   [16:0] trunc_ln134_2_reg_3654;
wire   [0:0] cmp34_i_i_fu_2609_p2;
reg   [0:0] cmp34_i_i_reg_3659;
wire    ap_CS_fsm_state68;
wire   [16:0] add_ln136_fu_2634_p2;
reg   [16:0] add_ln136_reg_3664;
wire   [31:0] add_ln148_fu_2641_p2;
wire    ap_CS_fsm_state69;
wire   [0:0] icmp_ln266_fu_2656_p2;
wire    ap_CS_fsm_state70;
wire   [31:0] base_fu_2667_p2;
reg   [31:0] base_reg_3678;
reg   [63:0] gmem2_addr_5_reg_3686;
wire   [31:0] total_rows_1_fu_2719_p2;
reg   [31:0] total_rows_1_reg_3693;
wire   [30:0] smax21_fu_2734_p3;
reg   [30:0] smax21_reg_3698;
wire   [30:0] smax22_fu_2748_p3;
reg   [30:0] smax22_reg_3703;
reg   [63:0] gmem2_addr_6_reg_3708;
reg   [63:0] gmem2_addr_7_reg_3715;
reg   [63:0] gmem2_addr_8_reg_3722;
reg   [63:0] gmem2_addr_9_reg_3729;
reg   [31:0] iter_load_1_reg_3736;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_start;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_done;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_idle;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_ready;
wire   [16:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_M_e_address0;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_M_e_ce0;
wire   [31:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_s_1_out;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_s_1_out_ap_vld;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_ap_start;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_ap_done;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_ap_idle;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_ap_ready;
wire   [16:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_M_e_address0;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_M_e_ce0;
wire   [16:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_M_e_address1;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_M_e_ce1;
wire   [31:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_n_out;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_n_out_ap_vld;
wire   [31:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_p_out;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_p_out_ap_vld;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_ap_start;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_ap_done;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_ap_idle;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_ap_ready;
wire   [16:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_M_e_address0;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_M_e_ce0;
wire   [16:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_M_e_address1;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_M_e_ce1;
wire   [31:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_p_2_out;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_p_2_out_ap_vld;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_ap_start;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_ap_done;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_ap_idle;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_ap_ready;
wire   [16:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_address0;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_ce0;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_we0;
wire   [31:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_d0;
wire   [16:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_address1;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_ce1;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_we1;
wire   [31:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_d1;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_ap_start;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_ap_done;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_ap_idle;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_ap_ready;
wire   [16:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_M_e_address0;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_M_e_ce0;
wire   [16:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_M_e_address1;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_M_e_ce1;
wire   [31:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_s_9_out;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_s_9_out_ap_vld;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_ap_start;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_ap_done;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_ap_idle;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_ap_ready;
wire   [16:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_M_e_address0;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_M_e_ce0;
wire   [31:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_row1_ce_out;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_row1_ce_out_ap_vld;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_ap_start;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_ap_done;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_ap_idle;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_ap_ready;
wire   [16:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_M_e_address0;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_M_e_ce0;
wire   [31:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_move_type_1_out;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_move_type_1_out_ap_vld;
wire   [31:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_row2_1_out;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_row2_1_out_ap_vld;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_ap_start;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_ap_done;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_ap_idle;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_ap_ready;
wire   [16:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_address0;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_ce0;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_we0;
wire   [31:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_d0;
wire   [16:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_address1;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_ce1;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_we1;
wire   [31:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_d1;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_ap_start;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_ap_done;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_ap_idle;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_ap_ready;
wire   [16:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_M_e_address0;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_M_e_ce0;
wire   [16:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_M_e_address1;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_M_e_ce1;
wire   [31:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_n_6_out;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_n_6_out_ap_vld;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_ap_start;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_ap_done;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_ap_idle;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_ap_ready;
wire   [16:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_address0;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_ce0;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_we0;
wire   [31:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_d0;
wire   [16:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_address1;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_ce1;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_ap_start;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_ap_done;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_ap_idle;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_ap_ready;
wire   [16:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_M_e_address0;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_M_e_ce0;
wire   [16:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_M_e_address1;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_M_e_ce1;
wire   [31:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_s_16_out;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_s_16_out_ap_vld;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_ap_start;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_ap_done;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_ap_idle;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_ap_ready;
wire   [16:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_M_e_address0;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_M_e_ce0;
wire   [31:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_row1_3_ce_out;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_row1_3_ce_out_ap_vld;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_ap_start;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_ap_done;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_ap_idle;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_ap_ready;
wire   [16:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_M_e_address0;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_M_e_ce0;
wire   [31:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_move_type_4_out;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_move_type_4_out_ap_vld;
wire   [31:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_row2_4_out;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_row2_4_out_ap_vld;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_ap_start;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_ap_done;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_ap_idle;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_ap_ready;
wire   [16:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_address0;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_ce0;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_we0;
wire   [31:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_d0;
wire   [16:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_address1;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_ce1;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_we1;
wire   [31:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_d1;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_start;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_done;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_idle;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_ready;
wire   [16:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_address0;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_ce0;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_we0;
wire   [31:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_d0;
wire   [16:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_address1;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_ce1;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_start;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_done;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_idle;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_ready;
wire   [16:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_M_e_address0;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_M_e_ce0;
wire   [31:0] grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_s_3_out;
wire    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_s_3_out_ap_vld;
reg   [0:0] ap_phi_mux_rec_idx_phi_fu_372_p4;
reg   [0:0] rec_idx_reg_368;
reg    ap_block_state14;
reg    ap_block_state4_io;
reg   [31:0] M_t_load_2_i_reg_380;
reg   [30:0] i_reg_390;
reg   [31:0] indvars_iv357_i_reg_401;
reg   [31:0] best_score_reg_413;
reg   [31:0] sign_reg_425;
reg   [31:0] r2_reg_438;
reg   [31:0] r1_reg_451;
reg   [63:0] j_reg_464;
wire   [0:0] icmp_ln225_fu_1390_p2;
reg   [31:0] M_t_load_4_i_reg_474;
reg   [31:0] ap_phi_mux_M_t_load_4_i4_phi_fu_827_p4;
reg   [31:0] best_score_1_reg_486;
reg   [31:0] ap_phi_mux_best_score_5_phi_fu_876_p4;
reg   [31:0] sign_1_reg_498;
reg   [31:0] ap_phi_mux_sign_5_phi_fu_864_p4;
reg   [31:0] r2_1_reg_510;
reg   [31:0] ap_phi_mux_r2_5_phi_fu_852_p4;
reg   [31:0] r1_1_reg_522;
reg   [31:0] ap_phi_mux_r1_5_phi_fu_840_p4;
wire   [31:0] add_ln148_1_fu_1675_p2;
reg   [31:0] ap_phi_mux_empty_46_phi_fu_537_p4;
reg   [31:0] empty_46_reg_534;
reg    ap_block_state25_on_subcall_done;
reg   [32:0] tripcount_iv_in_reg_545;
wire    ap_CS_fsm_state32;
reg   [30:0] i_1_reg_554;
reg   [31:0] indvars_iv309_i_reg_565;
reg   [31:0] s_4_reg_576;
reg   [31:0] ap_phi_mux_move_type_2_phi_fu_592_p4;
reg   [31:0] move_type_2_reg_588;
reg   [31:0] ap_phi_mux_row2_2_phi_fu_603_p4;
reg   [31:0] row2_2_reg_599;
reg   [31:0] M_t_load_4_i8_reg_610;
wire   [0:0] icmp_ln193_fu_1707_p2;
reg    ap_predicate_op385_call_state41;
reg    ap_block_state41_on_subcall_done;
reg   [31:0] M_t_load_4_i7_reg_624;
wire   [0:0] icmp_ln209_fu_1570_p2;
reg   [31:0] s_10_reg_638;
reg   [31:0] ap_phi_mux_M_t_load_6_i_phi_fu_654_p4;
reg   [31:0] M_t_load_6_i_reg_651;
wire   [31:0] r1_2_fu_2001_p3;
reg   [31:0] ap_phi_mux_r1_3_phi_fu_666_p4;
reg   [31:0] r1_3_reg_663;
wire   [31:0] r2_2_fu_2013_p3;
reg   [31:0] ap_phi_mux_r2_3_phi_fu_677_p4;
reg   [31:0] r2_3_reg_674;
wire   [31:0] sign_2_fu_2022_p3;
reg   [31:0] ap_phi_mux_sign_3_phi_fu_688_p4;
reg   [31:0] sign_3_reg_685;
wire   [31:0] best_score_2_fu_2031_p3;
reg   [31:0] ap_phi_mux_best_score_3_phi_fu_699_p4;
reg   [31:0] best_score_3_reg_696;
wire   [31:0] add_ln148_2_fu_2174_p2;
reg   [31:0] ap_phi_mux_empty_50_phi_fu_710_p4;
reg   [31:0] empty_50_reg_707;
reg    ap_block_state49_on_subcall_done;
reg   [32:0] tripcount_iv11_in_reg_718;
wire    ap_CS_fsm_state56;
reg   [30:0] i_2_reg_727;
reg   [31:0] indvars_iv339_i_reg_738;
reg   [31:0] s_11_reg_749;
reg   [31:0] ap_phi_mux_move_type_phi_fu_765_p4;
reg   [31:0] move_type_reg_761;
reg   [31:0] ap_phi_mux_row2_phi_fu_776_p4;
reg   [31:0] row2_reg_772;
reg   [31:0] M_t_load_4_i10_reg_783;
wire   [0:0] icmp_ln193_1_fu_2206_p2;
reg    ap_predicate_op533_call_state65;
reg    ap_block_state65_on_subcall_done;
reg   [31:0] ap_phi_mux_M_t_load_4_i5_phi_fu_799_p6;
reg   [31:0] M_t_load_4_i5_reg_796;
wire   [31:0] score_3_fu_2490_p2;
reg   [31:0] ap_phi_mux_s_phi_fu_814_p6;
reg   [31:0] s_reg_810;
reg   [31:0] M_t_load_4_i4_reg_823;
wire   [31:0] r1_4_fu_2501_p3;
reg   [31:0] r1_5_reg_836;
wire   [31:0] r2_4_fu_2513_p3;
reg   [31:0] r2_5_reg_848;
wire   [31:0] sign_4_fu_2522_p3;
reg   [31:0] sign_5_reg_860;
wire   [31:0] best_score_4_fu_2531_p3;
reg   [31:0] best_score_5_reg_872;
reg   [31:0] M_t_load_3_reg_884;
wire   [0:0] icmp_ln130_fu_1459_p2;
reg    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_start_reg;
reg    ap_block_state5_io;
reg   [31:0] s_1_loc_fu_216;
reg    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_ap_start_reg;
wire    ap_CS_fsm_state19;
reg    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_ap_start_reg;
wire    ap_CS_fsm_state21;
reg    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_ap_start_reg;
wire    M_e_we0_out;
wire    M_e_we1_out;
reg    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_ap_start_reg;
reg   [81:0] ap_NS_fsm;
wire    ap_NS_fsm_state30;
wire    ap_CS_fsm_state31;
reg   [31:0] s_9_loc_fu_200;
reg    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_ap_start_reg;
wire    ap_CS_fsm_state34;
reg    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_ap_start_reg;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state37;
reg   [31:0] move_type_1_loc_fu_192;
reg   [31:0] row2_1_loc_fu_188;
reg    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_ap_start_reg;
wire    ap_CS_fsm_state40;
reg    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_ap_start_reg;
wire    ap_CS_fsm_state44;
wire    ap_CS_fsm_state45;
reg    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_ap_start_reg;
reg    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_ap_start_reg;
wire    ap_NS_fsm_state54;
wire    ap_CS_fsm_state55;
reg   [31:0] s_16_loc_fu_180;
reg    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_ap_start_reg;
wire    ap_CS_fsm_state58;
reg    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_ap_start_reg;
wire    ap_CS_fsm_state60;
wire    ap_CS_fsm_state61;
reg   [31:0] move_type_4_loc_fu_172;
reg   [31:0] row2_4_loc_fu_168;
reg    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_ap_start_reg;
wire    ap_CS_fsm_state64;
reg    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_start_reg;
reg    grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_start_reg;
reg   [31:0] s_3_loc_fu_164;
wire   [63:0] zext_ln133_fu_1513_p1;
wire   [63:0] zext_ln133_1_fu_1604_p1;
wire   [63:0] zext_ln134_1_fu_1645_p1;
wire   [63:0] zext_ln173_fu_1938_p1;
wire   [63:0] zext_ln174_fu_1986_p1;
wire    ap_CS_fsm_state39;
wire   [63:0] zext_ln133_2_fu_2103_p1;
wire   [63:0] zext_ln134_2_fu_2144_p1;
wire   [63:0] zext_ln173_1_fu_2437_p1;
wire   [63:0] zext_ln174_1_fu_2485_p1;
wire    ap_CS_fsm_state63;
wire   [63:0] zext_ln134_fu_2604_p1;
wire  signed [63:0] sext_ln251_fu_1166_p1;
wire  signed [63:0] sext_ln252_fu_1193_p1;
wire  signed [63:0] sext_ln253_fu_1266_p1;
wire  signed [63:0] sext_ln254_fu_1299_p1;
wire  signed [63:0] sext_ln255_fu_1324_p1;
wire  signed [63:0] sext_ln268_1_fu_2700_p1;
wire  signed [63:0] sext_ln269_1_fu_2799_p1;
wire  signed [63:0] sext_ln270_1_fu_2841_p1;
wire  signed [63:0] sext_ln271_1_fu_2883_p1;
wire  signed [63:0] sext_ln272_1_fu_2933_p1;
reg    ap_block_state6_io;
reg    ap_block_state7_io;
reg    ap_block_state8_io;
reg    ap_block_state72_io;
reg    ap_block_state73_io;
reg    ap_block_state74_io;
reg    ap_block_state75_io;
reg    ap_predicate_op669_writeresp_state81;
reg    ap_block_state81;
reg   [31:0] iter_fu_220;
wire   [31:0] add_ln260_fu_2982_p2;
wire    ap_CS_fsm_state82;
reg   [31:0] rec_idx_1_fu_224;
wire   [31:0] rec_idx_2_fu_2756_p2;
wire   [31:0] zext_ln246_fu_1338_p1;
reg    M_e_we0_local;
reg   [31:0] M_e_d0_local;
reg    M_e_ce0_local;
reg   [16:0] M_e_address0_local;
reg    M_e_we1_local;
reg   [31:0] M_e_d1_local;
reg    M_e_ce1_local;
reg   [16:0] M_e_address1_local;
wire   [31:0] select_ln134_fu_2556_p3;
reg   [30:0] grp_fu_1064_p0;
wire   [61:0] zext_ln251_fu_1276_p1;
wire   [61:0] zext_ln267_fu_2893_p1;
reg   [30:0] grp_fu_1064_p1;
wire   [61:0] zext_ln251_1_fu_1280_p1;
wire   [61:0] zext_ln267_1_fu_2897_p1;
wire   [31:0] mul_fu_1070_p0;
wire   [33:0] mul_fu_1070_p1;
reg  signed [31:0] grp_fu_1075_p0;
reg  signed [31:0] grp_fu_1075_p1;
reg   [63:0] grp_fu_1081_p0;
wire   [30:0] grp_fu_1081_p1;
wire   [63:0] mul_fu_1070_p2;
wire   [28:0] trunc_ln_fu_1115_p4;
wire   [61:0] trunc_ln4_fu_1156_p4;
wire   [63:0] add_ln252_fu_1177_p2;
wire   [61:0] trunc_ln5_fu_1183_p4;
wire   [31:0] total_cols_fu_1203_p2;
wire   [0:0] empty_43_fu_1223_p2;
wire   [30:0] trunc_ln102_fu_1209_p1;
wire   [0:0] empty_44_fu_1237_p2;
wire   [30:0] empty_fu_1219_p1;
wire   [63:0] add_ln253_fu_1251_p2;
wire   [61:0] trunc_ln6_fu_1256_p4;
wire   [63:0] add_ln254_fu_1284_p2;
wire   [61:0] trunc_ln7_fu_1289_p4;
wire   [63:0] add_ln255_fu_1309_p2;
wire   [61:0] trunc_ln8_fu_1314_p4;
wire  signed [31:0] cmp2_i140_i_i_fu_1342_p0;
wire   [0:0] empty_45_fu_1351_p2;
wire   [30:0] smax3_fu_1356_p3;
wire   [26:0] trunc_ln118_fu_1405_p1;
wire   [28:0] trunc_ln118_1_fu_1417_p1;
wire   [34:0] p_shl_fu_1409_p3;
wire   [34:0] p_shl7_fu_1421_p3;
wire   [34:0] add_ln118_fu_1429_p2;
wire   [30:0] tmp_fu_1439_p4;
wire   [26:0] trunc_ln133_fu_1469_p1;
wire   [28:0] trunc_ln133_1_fu_1481_p1;
wire   [34:0] p_shl8_fu_1473_p3;
wire   [34:0] p_shl9_fu_1485_p3;
wire   [34:0] add_ln133_3_fu_1493_p2;
wire   [16:0] add_ln133_fu_1507_p2;
wire   [30:0] tmp_4_fu_1540_p4;
wire  signed [31:0] tmp_7_fu_1560_p1;
wire   [30:0] tmp_7_fu_1560_p4;
wire   [8:0] trunc_ln130_1_fu_1576_p1;
wire   [16:0] trunc_ln133_4_fu_1595_p1;
wire   [16:0] add_ln133_1_fu_1599_p2;
wire   [8:0] trunc_ln120_fu_1609_p1;
wire   [10:0] trunc_ln120_3_fu_1621_p1;
wire   [16:0] p_shl12_fu_1613_p3;
wire   [16:0] p_shl13_fu_1625_p3;
wire   [16:0] add_ln134_1_fu_1639_p2;
wire   [14:0] tmp_9_fu_1657_p3;
wire   [16:0] tmp_8_fu_1650_p3;
wire   [16:0] zext_ln136_1_fu_1664_p1;
wire   [31:0] zext_ln193_fu_1703_p1;
wire   [26:0] trunc_ln118_3_fu_1722_p1;
wire   [28:0] trunc_ln118_4_fu_1734_p1;
wire   [34:0] p_shl14_fu_1726_p3;
wire   [34:0] p_shl15_fu_1738_p3;
wire   [34:0] add_ln118_1_fu_1746_p2;
wire  signed [63:0] sext_ln192_1_fu_1774_p1;
wire   [26:0] trunc_ln177_fu_1799_p1;
wire   [28:0] trunc_ln177_1_fu_1811_p1;
wire   [34:0] p_shl16_fu_1803_p3;
wire   [34:0] p_shl17_fu_1815_p3;
wire   [34:0] add_ln177_fu_1823_p2;
wire   [0:0] tmp_10_fu_1859_p3;
wire   [0:0] icmp_ln172_fu_1872_p2;
wire   [0:0] xor_ln172_fu_1866_p2;
wire   [0:0] empty_48_fu_1889_p2;
wire   [0:0] empty_47_fu_1883_p2;
wire   [26:0] trunc_ln173_fu_1901_p1;
wire   [28:0] trunc_ln173_1_fu_1912_p1;
wire   [34:0] p_shl18_fu_1904_p3;
wire   [34:0] p_shl19_fu_1915_p3;
wire   [34:0] add_ln173_2_fu_1923_p2;
wire   [16:0] add_ln173_fu_1933_p2;
wire   [26:0] trunc_ln174_fu_1943_p1;
wire   [28:0] trunc_ln174_1_fu_1955_p1;
wire   [34:0] p_shl20_fu_1947_p3;
wire   [34:0] p_shl21_fu_1959_p3;
wire   [34:0] add_ln174_2_fu_1967_p2;
wire   [16:0] add_ln174_fu_1982_p2;
wire   [0:0] icmp_ln231_fu_1995_p2;
wire   [31:0] trunc_ln231_fu_2009_p1;
wire   [30:0] tmp_11_fu_2040_p4;
wire  signed [31:0] tmp_12_fu_2059_p1;
wire   [30:0] tmp_12_fu_2059_p4;
wire   [8:0] trunc_ln130_2_fu_2075_p1;
wire   [16:0] trunc_ln133_5_fu_2094_p1;
wire   [16:0] add_ln133_2_fu_2098_p2;
wire   [8:0] trunc_ln120_4_fu_2108_p1;
wire   [10:0] trunc_ln120_5_fu_2120_p1;
wire   [16:0] p_shl22_fu_2112_p3;
wire   [16:0] p_shl23_fu_2124_p3;
wire   [16:0] add_ln134_2_fu_2138_p2;
wire   [14:0] tmp_14_fu_2156_p3;
wire   [16:0] tmp_13_fu_2149_p3;
wire   [16:0] zext_ln136_2_fu_2163_p1;
wire   [31:0] zext_ln193_1_fu_2202_p1;
wire   [26:0] trunc_ln118_6_fu_2221_p1;
wire   [28:0] trunc_ln118_7_fu_2233_p1;
wire   [34:0] p_shl24_fu_2225_p3;
wire   [34:0] p_shl25_fu_2237_p3;
wire   [34:0] add_ln118_2_fu_2245_p2;
wire  signed [63:0] sext_ln192_3_fu_2273_p1;
wire   [26:0] trunc_ln177_3_fu_2298_p1;
wire   [28:0] trunc_ln177_4_fu_2310_p1;
wire   [34:0] p_shl26_fu_2302_p3;
wire   [34:0] p_shl27_fu_2314_p3;
wire   [34:0] add_ln177_1_fu_2322_p2;
wire   [0:0] tmp_15_fu_2358_p3;
wire   [0:0] icmp_ln172_1_fu_2371_p2;
wire   [0:0] xor_ln172_1_fu_2365_p2;
wire   [0:0] empty_52_fu_2388_p2;
wire   [0:0] empty_51_fu_2382_p2;
wire   [26:0] trunc_ln173_3_fu_2400_p1;
wire   [28:0] trunc_ln173_4_fu_2411_p1;
wire   [34:0] p_shl28_fu_2403_p3;
wire   [34:0] p_shl29_fu_2414_p3;
wire   [34:0] add_ln173_3_fu_2422_p2;
wire   [16:0] add_ln173_1_fu_2432_p2;
wire   [26:0] trunc_ln174_3_fu_2442_p1;
wire   [28:0] trunc_ln174_4_fu_2454_p1;
wire   [34:0] p_shl30_fu_2446_p3;
wire   [34:0] p_shl31_fu_2458_p3;
wire   [34:0] add_ln174_3_fu_2466_p2;
wire   [16:0] add_ln174_1_fu_2481_p2;
wire   [0:0] icmp_ln235_fu_2495_p2;
wire   [31:0] trunc_ln235_fu_2509_p1;
wire   [26:0] trunc_ln134_fu_2565_p1;
wire   [28:0] trunc_ln134_1_fu_2577_p1;
wire   [34:0] p_shl10_fu_2569_p3;
wire   [34:0] p_shl11_fu_2581_p3;
wire   [34:0] add_ln134_3_fu_2589_p2;
wire   [16:0] add_ln134_fu_2599_p2;
wire   [14:0] tmp_6_fu_2623_p3;
wire   [16:0] tmp_5_fu_2616_p3;
wire   [16:0] zext_ln136_fu_2630_p1;
wire   [31:0] shl_ln267_fu_2661_p2;
wire   [33:0] shl_ln_fu_2673_p3;
wire  signed [63:0] sext_ln268_fu_2681_p1;
wire   [63:0] add_ln268_fu_2685_p2;
wire   [61:0] trunc_ln1_fu_2690_p4;
wire   [31:0] total_cols_1_fu_2710_p2;
wire   [0:0] empty_55_fu_2728_p2;
wire   [30:0] trunc_ln102_1_fu_2715_p1;
wire   [0:0] empty_56_fu_2742_p2;
wire   [30:0] empty_54_fu_2724_p1;
wire   [31:0] add_ln269_fu_2767_p2;
wire   [33:0] shl_ln1_fu_2772_p3;
wire  signed [63:0] sext_ln269_fu_2780_p1;
wire   [63:0] add_ln269_1_fu_2784_p2;
wire   [61:0] trunc_ln2_fu_2789_p4;
wire   [31:0] add_ln270_fu_2809_p2;
wire   [33:0] shl_ln2_fu_2814_p3;
wire  signed [63:0] sext_ln270_fu_2822_p1;
wire   [63:0] add_ln270_1_fu_2826_p2;
wire   [61:0] trunc_ln3_fu_2831_p4;
wire   [31:0] add_ln271_fu_2851_p2;
wire   [33:0] shl_ln3_fu_2856_p3;
wire  signed [63:0] sext_ln271_fu_2864_p1;
wire   [63:0] add_ln271_1_fu_2868_p2;
wire   [61:0] trunc_ln9_fu_2873_p4;
wire   [31:0] add_ln272_fu_2901_p2;
wire   [33:0] shl_ln4_fu_2906_p3;
wire  signed [63:0] sext_ln272_fu_2914_p1;
wire   [63:0] add_ln272_1_fu_2918_p2;
wire   [61:0] trunc_ln10_fu_2923_p4;
wire   [31:0] add_ln275_fu_2947_p2;
wire   [31:0] shl_ln275_fu_2952_p2;
wire   [31:0] shl_ln275_1_fu_2958_p2;
wire   [31:0] add_ln275_2_fu_2964_p2;
wire   [31:0] add_ln275_1_fu_2970_p2;
wire   [0:0] icmp_ln275_fu_2976_p2;
reg    ap_ST_fsm_state1_blk;
wire    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
reg    ap_ST_fsm_state5_blk;
reg    ap_ST_fsm_state6_blk;
reg    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
reg    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
reg    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
reg    ap_ST_fsm_state13_blk;
reg    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
reg    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
reg    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
reg    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
reg    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
reg    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
reg    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
reg    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
reg    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
wire    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
reg    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
reg    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
reg    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
reg    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
reg    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
reg    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
reg    ap_ST_fsm_state71_blk;
reg    ap_ST_fsm_state72_blk;
reg    ap_ST_fsm_state73_blk;
reg    ap_ST_fsm_state74_blk;
reg    ap_ST_fsm_state75_blk;
reg    ap_ST_fsm_state76_blk;
reg    ap_ST_fsm_state77_blk;
reg    ap_ST_fsm_state78_blk;
reg    ap_ST_fsm_state79_blk;
reg    ap_ST_fsm_state80_blk;
reg    ap_ST_fsm_state81_blk;
wire    ap_ST_fsm_state82_blk;
wire   [63:0] mul_fu_1070_p00;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 82'd1;
#0 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_start_reg = 1'b0;
#0 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_ap_start_reg = 1'b0;
#0 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_ap_start_reg = 1'b0;
#0 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_ap_start_reg = 1'b0;
#0 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_ap_start_reg = 1'b0;
#0 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_ap_start_reg = 1'b0;
#0 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_ap_start_reg = 1'b0;
#0 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_ap_start_reg = 1'b0;
#0 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_ap_start_reg = 1'b0;
#0 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_ap_start_reg = 1'b0;
#0 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_ap_start_reg = 1'b0;
#0 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_ap_start_reg = 1'b0;
#0 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_ap_start_reg = 1'b0;
#0 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_ap_start_reg = 1'b0;
#0 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_start_reg = 1'b0;
#0 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_start_reg = 1'b0;
#0 iter_fu_220 = 32'd0;
#0 rec_idx_1_fu_224 = 32'd0;
end

fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_start),
    .ap_done(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_done),
    .ap_idle(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_idle),
    .ap_ready(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_ready),
    .total_rows(total_rows_reg_3155),
    .mul_ln251(reg_1093),
    .M_e_address0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_M_e_address0),
    .M_e_ce0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_M_e_ce0),
    .M_e_q0(M_e_q0),
    .s_1_out(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_s_1_out),
    .s_1_out_ap_vld(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_s_1_out_ap_vld)
);

fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_ap_start),
    .ap_done(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_ap_done),
    .ap_idle(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_ap_idle),
    .ap_ready(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_ap_ready),
    .cols_non_t(M_cols),
    .mul_ln118(trunc_ln118_2_reg_3251),
    .M_e_address0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_M_e_address0),
    .M_e_ce0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_M_e_ce0),
    .M_e_q0(M_e_q0),
    .M_e_address1(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_M_e_address1),
    .M_e_ce1(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_M_e_ce1),
    .M_e_q1(M_e_q1),
    .j_1(trunc_ln225_reg_3293),
    .n_out(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_n_out),
    .n_out_ap_vld(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_n_out_ap_vld),
    .p_out(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_p_out),
    .p_out_ap_vld(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_p_out_ap_vld)
);

fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_ap_start),
    .ap_done(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_ap_done),
    .ap_idle(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_ap_idle),
    .ap_ready(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_ap_ready),
    .cols_non_t(M_cols),
    .mul_ln118(trunc_ln118_2_reg_3251),
    .M_e_address0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_M_e_address0),
    .M_e_ce0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_M_e_ce0),
    .M_e_q0(M_e_q0),
    .M_e_address1(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_M_e_address1),
    .M_e_ce1(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_M_e_ce1),
    .M_e_q1(M_e_q1),
    .j_1(trunc_ln225_reg_3293),
    .p_2_out(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_p_2_out),
    .p_2_out_ap_vld(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_p_2_out_ap_vld)
);

fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_ap_start),
    .ap_done(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_ap_done),
    .ap_idle(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_ap_idle),
    .ap_ready(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_ap_ready),
    .new_col(new_col_reg_3325),
    .mul_ln118(trunc_ln118_2_reg_3251),
    .M_e_address0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_address0),
    .M_e_ce0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_ce0),
    .M_e_we0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_we0),
    .M_e_d0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_d0),
    .M_e_q0(M_e_q0),
    .M_e_address1(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_address1),
    .M_e_ce1(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_ce1),
    .M_e_we1(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_we1),
    .M_e_d1(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_d1),
    .M_e_q1(M_e_q1),
    .mul_ln120277(add_ln120_reg_3336),
    .mul_ln145_1(add_ln136_1_reg_3341)
);

fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_ap_start),
    .ap_done(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_ap_done),
    .ap_idle(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_ap_idle),
    .ap_ready(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_ap_ready),
    .zext_ln193(trunc_ln193_reg_3370),
    .s_4(s_4_reg_576),
    .cols_non_t(M_cols),
    .mul_ln192(reg_1099),
    .mul_ln118_1(trunc_ln118_5_reg_3375),
    .M_e_address0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_M_e_address0),
    .M_e_ce0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_M_e_ce0),
    .M_e_q0(M_e_q0),
    .M_e_address1(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_M_e_address1),
    .M_e_ce1(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_M_e_ce1),
    .M_e_q1(M_e_q1),
    .s_9_out(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_s_9_out),
    .s_9_out_ap_vld(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_s_9_out_ap_vld)
);

fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_ap_start),
    .ap_done(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_ap_done),
    .ap_idle(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_ap_idle),
    .ap_ready(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_ap_ready),
    .rowt(rowt_reg_3405),
    .idxprom4_i12_i332_i_i(trunc_ln158_reg_3416),
    .M_e_address0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_M_e_address0),
    .M_e_ce0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_M_e_ce0),
    .M_e_q0(M_e_q0),
    .row1_ce_out(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_row1_ce_out),
    .row1_ce_out_ap_vld(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_row1_ce_out_ap_vld)
);

fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_ap_start),
    .ap_done(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_ap_done),
    .ap_idle(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_ap_idle),
    .ap_ready(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_ap_ready),
    .zext_ln164(r_reg_3432),
    .idxprom4_i12_i332_i_i(trunc_ln158_reg_3416),
    .M_e_address0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_M_e_address0),
    .M_e_ce0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_M_e_ce0),
    .M_e_q0(M_e_q0),
    .sext_ln164(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_row1_ce_out),
    .move_type_1_out(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_move_type_1_out),
    .move_type_1_out_ap_vld(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_move_type_1_out_ap_vld),
    .row2_1_out(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_row2_1_out),
    .row2_1_out_ap_vld(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_row2_1_out_ap_vld)
);

fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_ap_start),
    .ap_done(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_ap_done),
    .ap_idle(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_ap_idle),
    .ap_ready(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_ap_ready),
    .move_type_2(trunc_ln157_reg_3441),
    .colt(colt_reg_3411),
    .mul_ln177(trunc_ln177_2_reg_3424),
    .M_e_address0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_address0),
    .M_e_ce0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_ce0),
    .M_e_we0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_we0),
    .M_e_d0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_d0),
    .M_e_address1(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_address1),
    .M_e_ce1(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_ce1),
    .M_e_we1(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_we1),
    .M_e_d1(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_d1),
    .M_e_q1(M_e_q1),
    .mul_ln173(trunc_ln173_2_reg_3454),
    .mul_ln174(trunc_ln174_2_reg_3459)
);

fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_ap_start),
    .ap_done(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_ap_done),
    .ap_idle(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_ap_idle),
    .ap_ready(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_ap_ready),
    .cols_non_t(M_cols),
    .mul_ln118(trunc_ln118_2_reg_3251),
    .M_e_address0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_M_e_address0),
    .M_e_ce0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_M_e_ce0),
    .M_e_q0(M_e_q0),
    .M_e_address1(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_M_e_address1),
    .M_e_ce1(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_M_e_ce1),
    .M_e_q1(M_e_q1),
    .j_1(trunc_ln225_reg_3293),
    .n_6_out(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_n_6_out),
    .n_6_out_ap_vld(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_n_6_out_ap_vld)
);

fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_ap_start),
    .ap_done(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_ap_done),
    .ap_idle(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_ap_idle),
    .ap_ready(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_ap_ready),
    .new_col_2(new_col_2_reg_3493),
    .mul_ln118(trunc_ln118_2_reg_3251),
    .M_e_address0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_address0),
    .M_e_ce0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_ce0),
    .M_e_we0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_we0),
    .M_e_d0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_d0),
    .M_e_address1(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_address1),
    .M_e_ce1(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_ce1),
    .M_e_q1(M_e_q1),
    .mul_ln120274(add_ln120_5_reg_3504),
    .mul_ln145_2(add_ln136_2_reg_3509)
);

fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_ap_start),
    .ap_done(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_ap_done),
    .ap_idle(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_ap_idle),
    .ap_ready(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_ap_ready),
    .zext_ln193_3(trunc_ln193_1_reg_3538),
    .s_11(s_11_reg_749),
    .cols_non_t(M_cols),
    .mul_ln192_1(reg_1099),
    .mul_ln118_2(trunc_ln118_8_reg_3543),
    .M_e_address0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_M_e_address0),
    .M_e_ce0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_M_e_ce0),
    .M_e_q0(M_e_q0),
    .M_e_address1(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_M_e_address1),
    .M_e_ce1(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_M_e_ce1),
    .M_e_q1(M_e_q1),
    .s_16_out(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_s_16_out),
    .s_16_out_ap_vld(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_s_16_out_ap_vld)
);

fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_ap_start),
    .ap_done(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_ap_done),
    .ap_idle(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_ap_idle),
    .ap_ready(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_ap_ready),
    .rowt_1(rowt_1_reg_3573),
    .idxprom4_i12_i_i_i(trunc_ln158_1_reg_3583),
    .M_e_address0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_M_e_address0),
    .M_e_ce0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_M_e_ce0),
    .M_e_q0(M_e_q0),
    .row1_3_ce_out(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_row1_3_ce_out),
    .row1_3_ce_out_ap_vld(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_row1_3_ce_out_ap_vld)
);

fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_ap_start),
    .ap_done(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_ap_done),
    .ap_idle(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_ap_idle),
    .ap_ready(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_ap_ready),
    .zext_ln164_1(r_4_reg_3596),
    .idxprom4_i12_i_i_i(trunc_ln158_1_reg_3583),
    .M_e_address0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_M_e_address0),
    .M_e_ce0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_M_e_ce0),
    .M_e_q0(M_e_q0),
    .sext_ln164_1(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_row1_3_ce_out),
    .move_type_4_out(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_move_type_4_out),
    .move_type_4_out_ap_vld(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_move_type_4_out_ap_vld),
    .row2_4_out(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_row2_4_out),
    .row2_4_out_ap_vld(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_row2_4_out_ap_vld)
);

fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_ap_start),
    .ap_done(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_ap_done),
    .ap_idle(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_ap_idle),
    .ap_ready(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_ap_ready),
    .move_type_5(trunc_ln157_1_reg_3609),
    .colt_1(colt_1_reg_3578),
    .mul_ln177_1(trunc_ln177_5_reg_3591),
    .M_e_address0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_address0),
    .M_e_ce0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_ce0),
    .M_e_we0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_we0),
    .M_e_d0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_d0),
    .M_e_address1(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_address1),
    .M_e_ce1(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_ce1),
    .M_e_we1(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_we1),
    .M_e_d1(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_d1),
    .M_e_q1(M_e_q1),
    .mul_ln173_1(trunc_ln173_5_reg_3622),
    .mul_ln174_1(trunc_ln174_5_reg_3627)
);

fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_start),
    .ap_done(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_done),
    .ap_idle(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_idle),
    .ap_ready(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_ready),
    .new_col_3(new_col_3_reg_3274),
    .mul_ln133(trunc_ln133_2_reg_3279),
    .M_e_address0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_address0),
    .M_e_ce0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_ce0),
    .M_e_we0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_we0),
    .M_e_d0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_d0),
    .M_e_address1(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_address1),
    .M_e_ce1(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_ce1),
    .M_e_q1(M_e_q1),
    .mul_ln134(trunc_ln134_2_reg_3654),
    .mul_ln145(add_ln136_reg_3664),
    .icmp_ln134(icmp_ln134_reg_3649),
    .cmp34_i_i(cmp34_i_i_reg_3659)
);

fmm_reduce_kernel_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111 grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_start),
    .ap_done(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_done),
    .ap_idle(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_idle),
    .ap_ready(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_ready),
    .total_rows_1(total_rows_1_reg_3693),
    .mul_ln267(reg_1093),
    .M_e_address0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_M_e_address0),
    .M_e_ce0(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_M_e_ce0),
    .M_e_q0(M_e_q0),
    .s_3_out(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_s_3_out),
    .s_3_out_ap_vld(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_s_3_out_ap_vld)
);

fmm_reduce_kernel_mul_31ns_31ns_62_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 31 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 62 ))
mul_31ns_31ns_62_1_1_U127(
    .din0(grp_fu_1064_p0),
    .din1(grp_fu_1064_p1),
    .dout(grp_fu_1064_p2)
);

fmm_reduce_kernel_mul_32ns_34ns_64_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 34 ),
    .dout_WIDTH( 64 ))
mul_32ns_34ns_64_1_1_U128(
    .din0(mul_fu_1070_p0),
    .din1(mul_fu_1070_p1),
    .dout(mul_fu_1070_p2)
);

fmm_reduce_kernel_mul_32s_32s_32_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 32 ),
    .din1_WIDTH( 32 ),
    .dout_WIDTH( 32 ))
mul_32s_32s_32_1_1_U129(
    .din0(grp_fu_1075_p0),
    .din1(grp_fu_1075_p1),
    .dout(grp_fu_1075_p2)
);

fmm_reduce_kernel_mul_64ns_31ns_95_3_1 #(
    .ID( 1 ),
    .NUM_STAGE( 3 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 31 ),
    .dout_WIDTH( 95 ))
mul_64ns_31ns_95_3_1_U130(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1081_p0),
    .din1(grp_fu_1081_p1),
    .ce(1'b1),
    .dout(grp_fu_1081_p2)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state71) & (m_axi_gmem2_0_AWREADY == 1'b1))) begin
            grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_start_reg <= 1'b1;
        end else if ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_ready == 1'b1)) begin
            grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5_io))) begin
            grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_start_reg <= 1'b1;
        end else if ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_ready == 1'b1)) begin
            grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln229_fu_1550_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state20))) begin
            grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_ap_start_reg <= 1'b1;
        end else if ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_ap_ready == 1'b1)) begin
            grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state44)) begin
            grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_ap_start_reg <= 1'b1;
        end else if ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_ap_ready == 1'b1)) begin
            grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln225_1_reg_3289 == 1'd0) & (1'b1 == ap_CS_fsm_state18))) begin
            grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_ap_start_reg <= 1'b1;
        end else if ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_ap_ready == 1'b1)) begin
            grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state68)) begin
            grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_start_reg <= 1'b1;
        end else if ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_ready == 1'b1)) begin
            grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state48)) begin
            grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_ap_start_reg <= 1'b1;
        end else if ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_ap_ready == 1'b1)) begin
            grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state24)) begin
            grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_ap_start_reg <= 1'b1;
        end else if ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_ap_ready == 1'b1)) begin
            grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state57)) begin
            grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_ap_start_reg <= 1'b1;
        end else if ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_ap_ready == 1'b1)) begin
            grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state33)) begin
            grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_ap_start_reg <= 1'b1;
        end else if ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_ap_ready == 1'b1)) begin
            grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state60)) begin
            grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_ap_start_reg <= 1'b1;
        end else if ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_ap_ready == 1'b1)) begin
            grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state36)) begin
            grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_ap_start_reg <= 1'b1;
        end else if ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_ap_ready == 1'b1)) begin
            grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state64)) begin
            grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_ap_start_reg <= 1'b1;
        end else if ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_ap_ready == 1'b1)) begin
            grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state40)) begin
            grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_ap_start_reg <= 1'b1;
        end else if ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_ap_ready == 1'b1)) begin
            grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state53) & (1'b1 == ap_NS_fsm_state54))) begin
            grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_ap_start_reg <= 1'b1;
        end else if ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_ap_ready == 1'b1)) begin
            grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state29) & (1'b1 == ap_NS_fsm_state30))) begin
            grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_ap_start_reg <= 1'b1;
        end else if ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_ap_ready == 1'b1)) begin
            grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln225_1_reg_3289 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        M_t_load_2_i_reg_380 <= M_t_load_4_i_reg_474;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        M_t_load_2_i_reg_380 <= M_t_i;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln263_fu_1449_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln130_fu_1459_p2 == 1'd0) & (icmp_ln225_fu_1390_p2 == 1'd0))) begin
        M_t_load_3_reg_884 <= M_t_load_2_i_reg_380;
    end else if (((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state69))) begin
        M_t_load_3_reg_884 <= add_ln148_fu_2641_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_53_reg_3618 == 1'd1) & (icmp_ln153_1_reg_3553 == 1'd0) & (1'd1 == and_ln172_1_reg_3614) & (1'b1 == ap_CS_fsm_state65) & (1'b0 == ap_block_state65_on_subcall_done))) begin
        M_t_load_4_i10_reg_783 <= t_old_1_reg_3557;
    end else if ((((1'b1 == ap_CS_fsm_state62) & ((empty_53_fu_2394_p2 == 1'd0) | (1'd0 == and_ln172_1_fu_2376_p2))) | ((icmp_ln153_1_fu_2261_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state50) & (icmp_ln193_1_fu_2206_p2 == 1'd0)))) begin
        M_t_load_4_i10_reg_783 <= empty_50_reg_707;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln233_fu_2049_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state43))) begin
        M_t_load_4_i4_reg_823 <= ap_phi_mux_M_t_load_6_i_phi_fu_654_p4;
    end else if (((icmp_ln233_reg_3475 == 1'd1) & (1'b1 == ap_CS_fsm_state66))) begin
        M_t_load_4_i4_reg_823 <= ap_phi_mux_M_t_load_4_i5_phi_fu_799_p6;
    end
end

always @ (posedge ap_clk) begin
    if ((((icmp_ln209_1_fu_2069_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state46)) | ((cmp2_i140_i_i_reg_3205 == 1'd0) & (1'b1 == ap_CS_fsm_state47)))) begin
        M_t_load_4_i5_reg_796 <= M_t_load_6_i_reg_651;
    end else if (((icmp_ln209_1_reg_3479 == 1'd0) & (icmp_ln233_reg_3475 == 1'd1) & (cmp2_i140_i_i_reg_3205 == 1'd1) & (1'b1 == ap_CS_fsm_state66))) begin
        M_t_load_4_i5_reg_796 <= M_t_load_4_i10_reg_783;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b1 == ap_CS_fsm_state22) & (icmp_ln209_fu_1570_p2 == 1'd1)) | ((cmp2_i140_i_i_reg_3205 == 1'd0) & (1'b1 == ap_CS_fsm_state23)))) begin
        M_t_load_4_i7_reg_624 <= M_t_load_4_i_reg_474;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        M_t_load_4_i7_reg_624 <= M_t_load_4_i8_reg_610;
    end
end

always @ (posedge ap_clk) begin
    if (((empty_49_reg_3450 == 1'd1) & (icmp_ln153_reg_3385 == 1'd0) & (1'd1 == and_ln172_reg_3446) & (1'b1 == ap_CS_fsm_state41) & (1'b0 == ap_block_state41_on_subcall_done))) begin
        M_t_load_4_i8_reg_610 <= t_old_reg_3389;
    end else if ((((1'b1 == ap_CS_fsm_state38) & ((empty_49_fu_1895_p2 == 1'd0) | (1'd0 == and_ln172_fu_1877_p2))) | ((icmp_ln153_fu_1762_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26) & (icmp_ln193_fu_1707_p2 == 1'd0)))) begin
        M_t_load_4_i8_reg_610 <= empty_46_reg_534;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        M_t_load_4_i_reg_474 <= ap_phi_mux_M_t_load_4_i4_phi_fu_827_p4;
    end else if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln225_fu_1390_p2 == 1'd1))) begin
        M_t_load_4_i_reg_474 <= M_t_load_2_i_reg_380;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln229_fu_1550_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        M_t_load_6_i_reg_651 <= M_t_load_4_i_reg_474;
    end else if (((icmp_ln229_reg_3308 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        M_t_load_6_i_reg_651 <= M_t_load_4_i7_reg_624;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        best_score_1_reg_486 <= ap_phi_mux_best_score_5_phi_fu_876_p4;
    end else if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln225_fu_1390_p2 == 1'd1))) begin
        best_score_1_reg_486 <= best_score_reg_413;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln229_fu_1550_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        best_score_3_reg_696 <= best_score_1_reg_486;
    end else if (((icmp_ln229_reg_3308 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        best_score_3_reg_696 <= best_score_2_fu_2031_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln233_fu_2049_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state43))) begin
        best_score_5_reg_872 <= ap_phi_mux_best_score_3_phi_fu_699_p4;
    end else if (((icmp_ln233_reg_3475 == 1'd1) & (1'b1 == ap_CS_fsm_state66))) begin
        best_score_5_reg_872 <= best_score_4_fu_2531_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln225_1_reg_3289 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        best_score_reg_413 <= best_score_1_reg_486;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        best_score_reg_413 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln130_1_fu_1580_p2 == 1'd0) & (cmp2_i140_i_i_reg_3205 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
        empty_46_reg_534 <= M_t_load_4_i_reg_474;
    end else if (((icmp_ln130_1_reg_3321 == 1'd1) & (1'b1 == ap_CS_fsm_state25) & (1'b0 == ap_block_state25_on_subcall_done))) begin
        empty_46_reg_534 <= add_ln148_1_fu_1675_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln130_2_fu_2079_p2 == 1'd0) & (cmp2_i140_i_i_reg_3205 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
        empty_50_reg_707 <= M_t_load_6_i_reg_651;
    end else if (((icmp_ln130_2_reg_3489 == 1'd1) & (1'b1 == ap_CS_fsm_state49) & (1'b0 == ap_block_state49_on_subcall_done))) begin
        empty_50_reg_707 <= add_ln148_2_fu_2174_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state25) & (1'b0 == ap_block_state25_on_subcall_done))) begin
        i_1_reg_554 <= 31'd0;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        i_1_reg_554 <= add_ln193_reg_3365;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state49) & (1'b0 == ap_block_state49_on_subcall_done))) begin
        i_2_reg_727 <= 31'd0;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        i_2_reg_727 <= add_ln193_2_reg_3533;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln225_1_reg_3289 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        i_reg_390 <= add_ln225_reg_3241;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        i_reg_390 <= 31'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state25) & (1'b0 == ap_block_state25_on_subcall_done))) begin
        indvars_iv309_i_reg_565 <= 32'd1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        indvars_iv309_i_reg_565 <= add_ln192_reg_3380;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state49) & (1'b0 == ap_block_state49_on_subcall_done))) begin
        indvars_iv339_i_reg_738 <= 32'd1;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        indvars_iv339_i_reg_738 <= add_ln192_1_reg_3548;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln225_1_reg_3289 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        indvars_iv357_i_reg_401 <= add_ln224_fu_1528_p2;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        indvars_iv357_i_reg_401 <= 32'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (1'b0 == ap_block_state14))) begin
        iter_fu_220 <= 32'd1;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        iter_fu_220 <= add_ln260_fu_2982_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        j_reg_464 <= add_ln225_1_fu_2540_p2;
    end else if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln225_fu_1390_p2 == 1'd1))) begin
        j_reg_464 <= zext_ln225_fu_1401_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln164_reg_3437 == 1'd1) & (1'b1 == ap_CS_fsm_state38))) begin
        move_type_2_reg_588 <= move_type_1_loc_fu_192;
    end else if (((icmp_ln164_fu_1841_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state35))) begin
        move_type_2_reg_588 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln164_1_reg_3605 == 1'd1) & (1'b1 == ap_CS_fsm_state62))) begin
        move_type_reg_761 <= move_type_4_loc_fu_172;
    end else if (((icmp_ln164_1_fu_2341_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state59))) begin
        move_type_reg_761 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        r1_1_reg_522 <= ap_phi_mux_r1_5_phi_fu_840_p4;
    end else if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln225_fu_1390_p2 == 1'd1))) begin
        r1_1_reg_522 <= r1_reg_451;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln229_fu_1550_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        r1_3_reg_663 <= r1_1_reg_522;
    end else if (((icmp_ln229_reg_3308 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        r1_3_reg_663 <= r1_2_fu_2001_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln233_fu_2049_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state43))) begin
        r1_5_reg_836 <= ap_phi_mux_r1_3_phi_fu_666_p4;
    end else if (((icmp_ln233_reg_3475 == 1'd1) & (1'b1 == ap_CS_fsm_state66))) begin
        r1_5_reg_836 <= r1_4_fu_2501_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln225_1_reg_3289 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        r1_reg_451 <= r1_1_reg_522;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        r1_reg_451 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        r2_1_reg_510 <= ap_phi_mux_r2_5_phi_fu_852_p4;
    end else if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln225_fu_1390_p2 == 1'd1))) begin
        r2_1_reg_510 <= r2_reg_438;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln229_fu_1550_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        r2_3_reg_674 <= r2_1_reg_510;
    end else if (((icmp_ln229_reg_3308 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        r2_3_reg_674 <= r2_2_fu_2013_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln233_fu_2049_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state43))) begin
        r2_5_reg_848 <= ap_phi_mux_r2_3_phi_fu_677_p4;
    end else if (((icmp_ln233_reg_3475 == 1'd1) & (1'b1 == ap_CS_fsm_state66))) begin
        r2_5_reg_848 <= r2_4_fu_2513_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln225_1_reg_3289 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        r2_reg_438 <= r2_1_reg_510;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        r2_reg_438 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state14) & (1'b0 == ap_block_state14))) begin
        rec_idx_1_fu_224 <= zext_ln246_fu_1338_p1;
    end else if (((icmp_ln266_fu_2656_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state70))) begin
        rec_idx_1_fu_224 <= rec_idx_2_fu_2756_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln249_reg_3092 == 1'd1) & (1'b0 == ap_block_state4_io))) begin
        rec_idx_reg_368 <= 1'd0;
    end else if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln249_reg_3092 == 1'd0) & (1'b0 == ap_block_state14))) begin
        rec_idx_reg_368 <= 1'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln164_reg_3437 == 1'd1) & (1'b1 == ap_CS_fsm_state38))) begin
        row2_2_reg_599 <= row2_1_loc_fu_188;
    end else if (((icmp_ln164_fu_1841_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state35))) begin
        row2_2_reg_599 <= 32'd4294967295;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln164_1_reg_3605 == 1'd1) & (1'b1 == ap_CS_fsm_state62))) begin
        row2_reg_772 <= row2_4_loc_fu_168;
    end else if (((icmp_ln164_1_fu_2341_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state59))) begin
        row2_reg_772 <= 32'd4294967295;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp2_i140_i_i_reg_3205 == 1'd0) & (1'b1 == ap_CS_fsm_state23))) begin
        s_10_reg_638 <= score_reg_3315;
    end else if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln209_fu_1570_p2 == 1'd1))) begin
        s_10_reg_638 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state42)) begin
        s_10_reg_638 <= score_1_fu_1991_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state49) & (1'b0 == ap_block_state49_on_subcall_done))) begin
        s_11_reg_749 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        s_11_reg_749 <= s_16_loc_fu_180;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state25) & (1'b0 == ap_block_state25_on_subcall_done))) begin
        s_4_reg_576 <= 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        s_4_reg_576 <= s_9_loc_fu_200;
    end
end

always @ (posedge ap_clk) begin
    if (((cmp2_i140_i_i_reg_3205 == 1'd0) & (1'b1 == ap_CS_fsm_state47))) begin
        s_reg_810 <= score_2_reg_3483;
    end else if (((icmp_ln209_1_fu_2069_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state46))) begin
        s_reg_810 <= 32'd0;
    end else if (((icmp_ln209_1_reg_3479 == 1'd0) & (icmp_ln233_reg_3475 == 1'd1) & (cmp2_i140_i_i_reg_3205 == 1'd1) & (1'b1 == ap_CS_fsm_state66))) begin
        s_reg_810 <= score_3_fu_2490_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state66)) begin
        sign_1_reg_498 <= ap_phi_mux_sign_5_phi_fu_864_p4;
    end else if (((1'b1 == ap_CS_fsm_state16) & (icmp_ln225_fu_1390_p2 == 1'd1))) begin
        sign_1_reg_498 <= sign_reg_425;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln229_fu_1550_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
        sign_3_reg_685 <= sign_1_reg_498;
    end else if (((icmp_ln229_reg_3308 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        sign_3_reg_685 <= sign_2_fu_2022_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln233_fu_2049_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state43))) begin
        sign_5_reg_860 <= ap_phi_mux_sign_3_phi_fu_688_p4;
    end else if (((icmp_ln233_reg_3475 == 1'd1) & (1'b1 == ap_CS_fsm_state66))) begin
        sign_5_reg_860 <= sign_4_fu_2522_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln225_1_reg_3289 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
        sign_reg_425 <= sign_1_reg_498;
    end else if ((1'b1 == ap_CS_fsm_state15)) begin
        sign_reg_425 <= 32'd0;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state49) & (1'b0 == ap_block_state49_on_subcall_done))) begin
        tripcount_iv11_in_reg_718 <= sext_ln192_2_fu_2192_p1;
    end else if ((1'b1 == ap_CS_fsm_state56)) begin
        tripcount_iv11_in_reg_718 <= add_ln192_3_reg_3524;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state25) & (1'b0 == ap_block_state25_on_subcall_done))) begin
        tripcount_iv_in_reg_545 <= sext_ln192_fu_1693_p1;
    end else if ((1'b1 == ap_CS_fsm_state32)) begin
        tripcount_iv_in_reg_545 <= add_ln192_2_reg_3356;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state25)) begin
        R_1_reg_3346 <= R_1_fu_1688_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        R_2_reg_3514 <= R_2_fu_2187_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state15)) begin
        R_reg_3222 <= R_fu_1377_p2;
        sext_ln224_reg_3227 <= sext_ln224_fu_1382_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state47)) begin
        add_ln120_5_reg_3504[16 : 6] <= add_ln120_5_fu_2132_p2[16 : 6];
        icmp_ln130_2_reg_3489 <= icmp_ln130_2_fu_2079_p2;
        new_col_2_reg_3493 <= new_col_2_fu_2084_p2;
        new_row_2_reg_3498 <= new_row_2_fu_2089_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state23)) begin
        add_ln120_reg_3336[16 : 6] <= add_ln120_fu_1633_p2[16 : 6];
        icmp_ln130_1_reg_3321 <= icmp_ln130_1_fu_1580_p2;
        new_col_reg_3325 <= new_col_fu_1585_p2;
        new_row_1_reg_3330 <= new_row_1_fu_1590_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state24)) begin
        add_ln136_1_reg_3341[16 : 6] <= add_ln136_1_fu_1668_p2[16 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        add_ln136_2_reg_3509[16 : 6] <= add_ln136_2_fu_2167_p2[16 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state68)) begin
        add_ln136_reg_3664[16 : 6] <= add_ln136_fu_2634_p2[16 : 6];
        cmp34_i_i_reg_3659 <= cmp34_i_i_fu_2609_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        add_ln192_1_reg_3548 <= add_ln192_1_fu_2255_p2;
        add_ln192_3_reg_3524 <= add_ln192_3_fu_2196_p2;
        add_ln193_2_reg_3533 <= add_ln193_2_fu_2211_p2;
        icmp_ln153_1_reg_3553 <= icmp_ln153_1_fu_2261_p2;
        t_old_1_reg_3557 <= t_old_1_fu_2267_p2;
        trunc_ln118_8_reg_3543[16 : 6] <= trunc_ln118_8_fu_2251_p1[16 : 6];
        trunc_ln193_1_reg_3538 <= trunc_ln193_1_fu_2217_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state26)) begin
        add_ln192_2_reg_3356 <= add_ln192_2_fu_1697_p2;
        add_ln192_reg_3380 <= add_ln192_fu_1756_p2;
        add_ln193_reg_3365 <= add_ln193_fu_1712_p2;
        icmp_ln153_reg_3385 <= icmp_ln153_fu_1762_p2;
        t_old_reg_3389 <= t_old_fu_1768_p2;
        trunc_ln118_5_reg_3375[16 : 6] <= trunc_ln118_5_fu_1752_p1[16 : 6];
        trunc_ln193_reg_3370 <= trunc_ln193_fu_1718_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state16)) begin
        add_ln225_reg_3241 <= add_ln225_fu_1395_p2;
        icmp_ln263_reg_3262 <= icmp_ln263_fu_1449_p2;
        new_col_3_reg_3274 <= new_col_3_fu_1464_p2;
        trunc_ln118_2_reg_3251[16 : 6] <= trunc_ln118_2_fu_1435_p1[16 : 6];
        trunc_ln130_reg_3266 <= trunc_ln130_fu_1455_p1;
        trunc_ln133_2_reg_3279[16 : 6] <= trunc_ln133_2_fu_1499_p1[16 : 6];
        trunc_ln133_3_reg_3284 <= trunc_ln133_3_fu_1503_p1;
        zext_ln225_1_reg_3232[30 : 0] <= zext_ln225_1_fu_1386_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state62)) begin
        and_ln172_1_reg_3614 <= and_ln172_1_fu_2376_p2;
        empty_53_reg_3618 <= empty_53_fu_2394_p2;
        trunc_ln157_1_reg_3609 <= trunc_ln157_1_fu_2354_p1;
        trunc_ln173_5_reg_3622[16 : 6] <= trunc_ln173_5_fu_2428_p1[16 : 6];
        trunc_ln174_5_reg_3627[16 : 6] <= trunc_ln174_5_fu_2472_p1[16 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state38)) begin
        and_ln172_reg_3446 <= and_ln172_fu_1877_p2;
        empty_49_reg_3450 <= empty_49_fu_1895_p2;
        trunc_ln157_reg_3441 <= trunc_ln157_fu_1855_p1;
        trunc_ln173_2_reg_3454[16 : 6] <= trunc_ln173_2_fu_1929_p1[16 : 6];
        trunc_ln174_2_reg_3459[16 : 6] <= trunc_ln174_2_fu_1973_p1[16 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state70)) begin
        base_reg_3678 <= base_fu_2667_p2;
        gmem2_addr_5_reg_3686 <= sext_ln268_1_fu_2700_p1;
        icmp_ln266_reg_3674 <= icmp_ln266_fu_2656_p2;
        smax21_reg_3698 <= smax21_fu_2734_p3;
        smax22_reg_3703 <= smax22_fu_2748_p3;
        total_rows_1_reg_3693 <= total_rows_1_fu_2719_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state14)) begin
        cmp2_i140_i_i_reg_3205 <= cmp2_i140_i_i_fu_1342_p2;
        zext_ln260_reg_3212[30 : 0] <= zext_ln260_fu_1363_p1[30 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state57)) begin
        colt_1_reg_3578 <= colt_1_fu_2289_p2;
        r_4_reg_3596 <= r_4_fu_2332_p2;
        rowt_1_reg_3573 <= rowt_1_fu_2284_p2;
        trunc_ln158_1_reg_3583 <= trunc_ln158_1_fu_2293_p1;
        trunc_ln177_5_reg_3591[16 : 6] <= trunc_ln177_5_fu_2328_p1[16 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state33)) begin
        colt_reg_3411 <= colt_fu_1790_p2;
        rowt_reg_3405 <= rowt_fu_1785_p2;
        trunc_ln158_reg_3416 <= trunc_ln158_fu_1794_p1;
        trunc_ln177_2_reg_3424[16 : 6] <= trunc_ln177_2_fu_1829_p1[16 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        gmem2_addr_1_reg_3148 <= sext_ln252_fu_1193_p1;
        smax1_reg_3165 <= smax1_fu_1243_p3;
        smax_reg_3160 <= smax_fu_1229_p3;
        total_rows_reg_3155 <= total_rows_fu_1213_p2;
        trunc_ln249_1_reg_3135 <= trunc_ln249_1_fu_1152_p1;
        trunc_ln249_reg_3127 <= trunc_ln249_fu_1144_p1;
        zext_ln245_reg_3119[28 : 0] <= zext_ln245_fu_1137_p1[28 : 0];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state5)) begin
        gmem2_addr_2_reg_3170 <= sext_ln253_fu_1266_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state6)) begin
        gmem2_addr_3_reg_3177 <= sext_ln254_fu_1299_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state7)) begin
        gmem2_addr_4_reg_3184 <= sext_ln255_fu_1324_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        gmem2_addr_6_reg_3708 <= sext_ln269_1_fu_2799_p1;
        gmem2_addr_7_reg_3715 <= sext_ln270_1_fu_2841_p1;
        gmem2_addr_8_reg_3722 <= sext_ln271_1_fu_2883_p1;
        gmem2_addr_9_reg_3729 <= sext_ln272_1_fu_2933_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        icmp_ln134_reg_3649 <= icmp_ln134_fu_2550_p2;
        new_row_reg_3643 <= new_row_fu_2546_p2;
        trunc_ln134_2_reg_3654[16 : 6] <= trunc_ln134_2_fu_2595_p1[16 : 6];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state59)) begin
        icmp_ln164_1_reg_3605 <= icmp_ln164_1_fu_2341_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state35)) begin
        icmp_ln164_reg_3437 <= icmp_ln164_fu_1841_p2;
        r_reg_3432 <= r_fu_1836_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state46)) begin
        icmp_ln209_1_reg_3479 <= icmp_ln209_1_fu_2069_p2;
        score_2_reg_3483 <= grp_fu_1075_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state17)) begin
        icmp_ln225_1_reg_3289 <= icmp_ln225_1_fu_1518_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state20)) begin
        icmp_ln229_reg_3308 <= icmp_ln229_fu_1550_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state43)) begin
        icmp_ln233_reg_3475 <= icmp_ln233_fu_2049_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state1)) begin
        icmp_ln245_reg_3081 <= icmp_ln245_fu_1105_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state3)) begin
        icmp_ln249_reg_3092 <= icmp_ln249_fu_1132_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        iter_load_1_reg_3736 <= iter_fu_220;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_move_type_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
        move_type_1_loc_fu_192 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_move_type_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_move_type_4_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state61))) begin
        move_type_4_loc_fu_172 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_move_type_4_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        mul_ln215_1_reg_3633 <= grp_fu_1075_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state41)) begin
        mul_ln215_reg_3465 <= grp_fu_1075_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state2)) begin
        rec_capacity_reg_3086 <= rec_capacity_fu_1125_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state5))) begin
        reg_1093 <= grp_fu_1064_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state53) | (1'b1 == ap_CS_fsm_state29))) begin
        reg_1099 <= grp_fu_1081_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_row2_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
        row2_1_loc_fu_188 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_row2_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_row2_4_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state61))) begin
        row2_4_loc_fu_168 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_row2_4_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_s_16_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state55))) begin
        s_16_loc_fu_180 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_s_16_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_s_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state6))) begin
        s_1_loc_fu_216 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_s_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state72) & (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_s_3_out_ap_vld == 1'b1))) begin
        s_3_loc_fu_164 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_s_3_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_s_9_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
        s_9_loc_fu_200 <= grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_s_9_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        score_reg_3315 <= grp_fu_1075_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state18)) begin
        trunc_ln225_reg_3293 <= trunc_ln225_fu_1523_p1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        M_e_address0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_M_e_address0;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        M_e_address0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_address0;
    end else if (((1'b1 == ap_CS_fsm_state65) & (ap_predicate_op533_call_state65 == 1'b1))) begin
        M_e_address0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_address0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        M_e_address0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_M_e_address0;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        M_e_address0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_M_e_address0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        M_e_address0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_M_e_address0;
    end else if (((icmp_ln130_2_reg_3489 == 1'd1) & (1'b1 == ap_CS_fsm_state49))) begin
        M_e_address0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_address0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        M_e_address0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_M_e_address0;
    end else if (((1'b1 == ap_CS_fsm_state41) & (ap_predicate_op385_call_state41 == 1'b1))) begin
        M_e_address0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_address0;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        M_e_address0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_M_e_address0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        M_e_address0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_M_e_address0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        M_e_address0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_M_e_address0;
    end else if (((icmp_ln130_1_reg_3321 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        M_e_address0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_address0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        M_e_address0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_M_e_address0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        M_e_address0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_M_e_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        M_e_address0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_M_e_address0;
    end else begin
        M_e_address0 = M_e_address0_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state63)) begin
        M_e_address0_local = zext_ln174_1_fu_2485_p1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        M_e_address0_local = zext_ln133_2_fu_2103_p1;
    end else if ((1'b1 == ap_CS_fsm_state39)) begin
        M_e_address0_local = zext_ln174_fu_1986_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        M_e_address0_local = zext_ln134_1_fu_1645_p1;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        M_e_address0_local = zext_ln133_fu_1513_p1;
    end else begin
        M_e_address0_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        M_e_address1 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_address1;
    end else if (((1'b1 == ap_CS_fsm_state65) & (ap_predicate_op533_call_state65 == 1'b1))) begin
        M_e_address1 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_address1;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        M_e_address1 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_M_e_address1;
    end else if (((icmp_ln130_2_reg_3489 == 1'd1) & (1'b1 == ap_CS_fsm_state49))) begin
        M_e_address1 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_address1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        M_e_address1 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_M_e_address1;
    end else if (((1'b1 == ap_CS_fsm_state41) & (ap_predicate_op385_call_state41 == 1'b1))) begin
        M_e_address1 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_address1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        M_e_address1 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_M_e_address1;
    end else if (((icmp_ln130_1_reg_3321 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        M_e_address1 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_address1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        M_e_address1 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_M_e_address1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        M_e_address1 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_M_e_address1;
    end else begin
        M_e_address1 = M_e_address1_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        M_e_address1_local = zext_ln134_fu_2604_p1;
    end else if ((1'b1 == ap_CS_fsm_state62)) begin
        M_e_address1_local = zext_ln173_1_fu_2437_p1;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        M_e_address1_local = zext_ln134_2_fu_2144_p1;
    end else if ((1'b1 == ap_CS_fsm_state38)) begin
        M_e_address1_local = zext_ln173_fu_1938_p1;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        M_e_address1_local = zext_ln133_1_fu_1604_p1;
    end else begin
        M_e_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state72)) begin
        M_e_ce0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_M_e_ce0;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        M_e_ce0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_ce0;
    end else if (((1'b1 == ap_CS_fsm_state65) & (ap_predicate_op533_call_state65 == 1'b1))) begin
        M_e_ce0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_ce0;
    end else if ((1'b1 == ap_CS_fsm_state61)) begin
        M_e_ce0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_M_e_ce0;
    end else if ((1'b1 == ap_CS_fsm_state58)) begin
        M_e_ce0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_M_e_ce0;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        M_e_ce0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_M_e_ce0;
    end else if (((icmp_ln130_2_reg_3489 == 1'd1) & (1'b1 == ap_CS_fsm_state49))) begin
        M_e_ce0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_ce0;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        M_e_ce0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_M_e_ce0;
    end else if (((1'b1 == ap_CS_fsm_state41) & (ap_predicate_op385_call_state41 == 1'b1))) begin
        M_e_ce0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_ce0;
    end else if ((1'b1 == ap_CS_fsm_state37)) begin
        M_e_ce0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_M_e_ce0;
    end else if ((1'b1 == ap_CS_fsm_state34)) begin
        M_e_ce0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_M_e_ce0;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        M_e_ce0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_M_e_ce0;
    end else if (((icmp_ln130_1_reg_3321 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        M_e_ce0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_ce0;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        M_e_ce0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_M_e_ce0;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        M_e_ce0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_M_e_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        M_e_ce0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_M_e_ce0;
    end else begin
        M_e_ce0 = M_e_ce0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state16) | (1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state39))) begin
        M_e_ce0_local = 1'b1;
    end else begin
        M_e_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        M_e_ce1 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_ce1;
    end else if (((1'b1 == ap_CS_fsm_state65) & (ap_predicate_op533_call_state65 == 1'b1))) begin
        M_e_ce1 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_ce1;
    end else if ((1'b1 == ap_CS_fsm_state55)) begin
        M_e_ce1 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_M_e_ce1;
    end else if (((icmp_ln130_2_reg_3489 == 1'd1) & (1'b1 == ap_CS_fsm_state49))) begin
        M_e_ce1 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_ce1;
    end else if ((1'b1 == ap_CS_fsm_state45)) begin
        M_e_ce1 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_M_e_ce1;
    end else if (((1'b1 == ap_CS_fsm_state41) & (ap_predicate_op385_call_state41 == 1'b1))) begin
        M_e_ce1 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_ce1;
    end else if ((1'b1 == ap_CS_fsm_state31)) begin
        M_e_ce1 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_M_e_ce1;
    end else if (((icmp_ln130_1_reg_3321 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        M_e_ce1 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_ce1;
    end else if ((1'b1 == ap_CS_fsm_state21)) begin
        M_e_ce1 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_M_e_ce1;
    end else if ((1'b1 == ap_CS_fsm_state19)) begin
        M_e_ce1 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_M_e_ce1;
    end else begin
        M_e_ce1 = M_e_ce1_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state38) | (1'b1 == ap_CS_fsm_state23))) begin
        M_e_ce1_local = 1'b1;
    end else begin
        M_e_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        M_e_d0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_d0;
    end else if (((1'b1 == ap_CS_fsm_state65) & (ap_predicate_op533_call_state65 == 1'b1))) begin
        M_e_d0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_d0;
    end else if (((icmp_ln130_2_reg_3489 == 1'd1) & (1'b1 == ap_CS_fsm_state49))) begin
        M_e_d0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_d0;
    end else if (((1'b1 == ap_CS_fsm_state41) & (ap_predicate_op385_call_state41 == 1'b1))) begin
        M_e_d0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_d0;
    end else if (((icmp_ln130_1_reg_3321 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        M_e_d0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_d0;
    end else begin
        M_e_d0 = M_e_d0_local;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state39))) begin
        M_e_d0_local = 32'd0;
    end else if (((1'b1 == ap_CS_fsm_state47) | (1'b1 == ap_CS_fsm_state23) | (1'b1 == ap_CS_fsm_state16))) begin
        M_e_d0_local = 32'd1;
    end else begin
        M_e_d0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state65) & (ap_predicate_op533_call_state65 == 1'b1))) begin
        M_e_d1 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_d1;
    end else if (((1'b1 == ap_CS_fsm_state41) & (ap_predicate_op385_call_state41 == 1'b1))) begin
        M_e_d1 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_d1;
    end else if (((icmp_ln130_1_reg_3321 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        M_e_d1 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_d1;
    end else begin
        M_e_d1 = M_e_d1_local;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state67)) begin
        M_e_d1_local = select_ln134_fu_2556_p3;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        M_e_d1_local = 32'd4294967295;
    end else if (((1'b1 == ap_CS_fsm_state62) | (1'b1 == ap_CS_fsm_state38))) begin
        M_e_d1_local = 32'd0;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        M_e_d1_local = 32'd1;
    end else begin
        M_e_d1_local = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state69)) begin
        M_e_we0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_M_e_we0;
    end else if (((1'b1 == ap_CS_fsm_state65) & (ap_predicate_op533_call_state65 == 1'b1))) begin
        M_e_we0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_we0;
    end else if (((icmp_ln130_2_reg_3489 == 1'd1) & (1'b1 == ap_CS_fsm_state49))) begin
        M_e_we0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_M_e_we0;
    end else if (((1'b1 == ap_CS_fsm_state41) & (ap_predicate_op385_call_state41 == 1'b1))) begin
        M_e_we0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_we0;
    end else if (((icmp_ln130_1_reg_3321 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        M_e_we0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_we0;
    end else begin
        M_e_we0 = (1'b0 | M_e_we0_out);
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state63) | (1'b1 == ap_CS_fsm_state39) | ((icmp_ln130_2_fu_2079_p2 == 1'd1) & (cmp2_i140_i_i_reg_3205 == 1'd1) & (1'b1 == ap_CS_fsm_state47)) | ((icmp_ln130_1_fu_1580_p2 == 1'd1) & (cmp2_i140_i_i_reg_3205 == 1'd1) & (1'b1 == ap_CS_fsm_state23)) | ((icmp_ln263_fu_1449_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln130_fu_1459_p2 == 1'd1) & (icmp_ln225_fu_1390_p2 == 1'd0)))) begin
        M_e_we0_local = 1'b1;
    end else begin
        M_e_we0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state65) & (ap_predicate_op533_call_state65 == 1'b1))) begin
        M_e_we1 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_M_e_we1;
    end else if (((1'b1 == ap_CS_fsm_state41) & (ap_predicate_op385_call_state41 == 1'b1))) begin
        M_e_we1 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_M_e_we1;
    end else if (((icmp_ln130_1_reg_3321 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        M_e_we1 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_M_e_we1;
    end else begin
        M_e_we1 = (1'b0 | M_e_we1_out);
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state67) | ((empty_53_fu_2394_p2 == 1'd1) & (1'd1 == and_ln172_1_fu_2376_p2) & (1'b1 == ap_CS_fsm_state62)) | ((icmp_ln130_2_fu_2079_p2 == 1'd1) & (cmp2_i140_i_i_reg_3205 == 1'd1) & (1'b1 == ap_CS_fsm_state47)) | ((empty_49_fu_1895_p2 == 1'd1) & (1'd1 == and_ln172_fu_1877_p2) & (1'b1 == ap_CS_fsm_state38)) | ((icmp_ln130_1_fu_1580_p2 == 1'd1) & (cmp2_i140_i_i_reg_3205 == 1'd1) & (1'b1 == ap_CS_fsm_state23)))) begin
        M_e_we1_local = 1'b1;
    end else begin
        M_e_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln130_1_reg_3321 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        M_t_o = add_ln148_1_fu_1675_p2;
    end else if (((empty_49_fu_1895_p2 == 1'd1) & (1'd1 == and_ln172_fu_1877_p2) & (1'b1 == ap_CS_fsm_state38))) begin
        M_t_o = t_old_reg_3389;
    end else if (((icmp_ln130_2_reg_3489 == 1'd1) & (1'b1 == ap_CS_fsm_state49))) begin
        M_t_o = add_ln148_2_fu_2174_p2;
    end else if (((empty_53_fu_2394_p2 == 1'd1) & (1'd1 == and_ln172_1_fu_2376_p2) & (1'b1 == ap_CS_fsm_state62))) begin
        M_t_o = t_old_1_reg_3557;
    end else if ((1'b1 == ap_CS_fsm_state69)) begin
        M_t_o = add_ln148_fu_2641_p2;
    end else begin
        M_t_o = M_t_i;
    end
end

always @ (*) begin
    if ((((empty_53_fu_2394_p2 == 1'd1) & (1'd1 == and_ln172_1_fu_2376_p2) & (1'b1 == ap_CS_fsm_state62)) | ((empty_49_fu_1895_p2 == 1'd1) & (1'd1 == and_ln172_fu_1877_p2) & (1'b1 == ap_CS_fsm_state38)) | ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state69)) | ((icmp_ln130_2_reg_3489 == 1'd1) & (1'b1 == ap_CS_fsm_state49) & (1'b0 == ap_block_state49_on_subcall_done)) | ((icmp_ln130_1_reg_3321 == 1'd1) & (1'b1 == ap_CS_fsm_state25) & (1'b0 == ap_block_state25_on_subcall_done)))) begin
        M_t_o_ap_vld = 1'b1;
    end else begin
        M_t_o_ap_vld = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_gmem2_0_BVALID == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_gmem2_0_BVALID == 1'b0)) begin
        ap_ST_fsm_state11_blk = 1'b1;
    end else begin
        ap_ST_fsm_state11_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_gmem2_0_BVALID == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_gmem2_0_BVALID == 1'b0)) begin
        ap_ST_fsm_state13_blk = 1'b1;
    end else begin
        ap_ST_fsm_state13_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state14)) begin
        ap_ST_fsm_state14_blk = 1'b1;
    end else begin
        ap_ST_fsm_state14_blk = 1'b0;
    end
end

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

always @ (*) begin
    if ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_ap_done == 1'b0)) begin
        ap_ST_fsm_state19_blk = 1'b1;
    end else begin
        ap_ST_fsm_state19_blk = 1'b0;
    end
end

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

always @ (*) begin
    if ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_ap_done == 1'b0)) begin
        ap_ST_fsm_state21_blk = 1'b1;
    end else begin
        ap_ST_fsm_state21_blk = 1'b0;
    end
end

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state25_on_subcall_done)) begin
        ap_ST_fsm_state25_blk = 1'b1;
    end else begin
        ap_ST_fsm_state25_blk = 1'b0;
    end
end

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

assign ap_ST_fsm_state2_blk = 1'b0;

assign ap_ST_fsm_state30_blk = 1'b0;

always @ (*) begin
    if ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_ap_done == 1'b0)) begin
        ap_ST_fsm_state31_blk = 1'b1;
    end else begin
        ap_ST_fsm_state31_blk = 1'b0;
    end
end

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

always @ (*) begin
    if ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_ap_done == 1'b0)) begin
        ap_ST_fsm_state34_blk = 1'b1;
    end else begin
        ap_ST_fsm_state34_blk = 1'b0;
    end
end

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

always @ (*) begin
    if ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_ap_done == 1'b0)) begin
        ap_ST_fsm_state37_blk = 1'b1;
    end else begin
        ap_ST_fsm_state37_blk = 1'b0;
    end
end

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state41_on_subcall_done)) begin
        ap_ST_fsm_state41_blk = 1'b1;
    end else begin
        ap_ST_fsm_state41_blk = 1'b0;
    end
end

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

always @ (*) begin
    if ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_ap_done == 1'b0)) begin
        ap_ST_fsm_state45_blk = 1'b1;
    end else begin
        ap_ST_fsm_state45_blk = 1'b0;
    end
end

assign ap_ST_fsm_state46_blk = 1'b0;

assign ap_ST_fsm_state47_blk = 1'b0;

assign ap_ST_fsm_state48_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state49_on_subcall_done)) begin
        ap_ST_fsm_state49_blk = 1'b1;
    end else begin
        ap_ST_fsm_state49_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state4_io)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

always @ (*) begin
    if ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_ap_done == 1'b0)) begin
        ap_ST_fsm_state55_blk = 1'b1;
    end else begin
        ap_ST_fsm_state55_blk = 1'b0;
    end
end

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

always @ (*) begin
    if ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_ap_done == 1'b0)) begin
        ap_ST_fsm_state58_blk = 1'b1;
    end else begin
        ap_ST_fsm_state58_blk = 1'b0;
    end
end

assign ap_ST_fsm_state59_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state5_io)) begin
        ap_ST_fsm_state5_blk = 1'b1;
    end else begin
        ap_ST_fsm_state5_blk = 1'b0;
    end
end

assign ap_ST_fsm_state60_blk = 1'b0;

always @ (*) begin
    if ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_ap_done == 1'b0)) begin
        ap_ST_fsm_state61_blk = 1'b1;
    end else begin
        ap_ST_fsm_state61_blk = 1'b0;
    end
end

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state65_on_subcall_done)) begin
        ap_ST_fsm_state65_blk = 1'b1;
    end else begin
        ap_ST_fsm_state65_blk = 1'b0;
    end
end

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

always @ (*) begin
    if ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_done == 1'b0)) begin
        ap_ST_fsm_state69_blk = 1'b1;
    end else begin
        ap_ST_fsm_state69_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state6_io) | (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_done == 1'b0))) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state70_blk = 1'b0;

always @ (*) begin
    if ((m_axi_gmem2_0_AWREADY == 1'b0)) begin
        ap_ST_fsm_state71_blk = 1'b1;
    end else begin
        ap_ST_fsm_state71_blk = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_block_state72_io) | (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_done == 1'b0))) begin
        ap_ST_fsm_state72_blk = 1'b1;
    end else begin
        ap_ST_fsm_state72_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state73_io)) begin
        ap_ST_fsm_state73_blk = 1'b1;
    end else begin
        ap_ST_fsm_state73_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state74_io)) begin
        ap_ST_fsm_state74_blk = 1'b1;
    end else begin
        ap_ST_fsm_state74_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state75_io)) begin
        ap_ST_fsm_state75_blk = 1'b1;
    end else begin
        ap_ST_fsm_state75_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_gmem2_0_WREADY == 1'b0)) begin
        ap_ST_fsm_state76_blk = 1'b1;
    end else begin
        ap_ST_fsm_state76_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_gmem2_0_BVALID == 1'b0)) begin
        ap_ST_fsm_state77_blk = 1'b1;
    end else begin
        ap_ST_fsm_state77_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_gmem2_0_BVALID == 1'b0)) begin
        ap_ST_fsm_state78_blk = 1'b1;
    end else begin
        ap_ST_fsm_state78_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_gmem2_0_BVALID == 1'b0)) begin
        ap_ST_fsm_state79_blk = 1'b1;
    end else begin
        ap_ST_fsm_state79_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state7_io)) begin
        ap_ST_fsm_state7_blk = 1'b1;
    end else begin
        ap_ST_fsm_state7_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_gmem2_0_BVALID == 1'b0)) begin
        ap_ST_fsm_state80_blk = 1'b1;
    end else begin
        ap_ST_fsm_state80_blk = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_block_state81)) begin
        ap_ST_fsm_state81_blk = 1'b1;
    end else begin
        ap_ST_fsm_state81_blk = 1'b0;
    end
end

assign ap_ST_fsm_state82_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state8_io)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

always @ (*) begin
    if ((m_axi_gmem2_0_WREADY == 1'b0)) begin
        ap_ST_fsm_state9_blk = 1'b1;
    end else begin
        ap_ST_fsm_state9_blk = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1)) | ((1'b1 == ap_CS_fsm_state81) & (1'b0 == ap_block_state81) & ((icmp_ln263_reg_3262 == 1'd1) | (icmp_ln275_fu_2976_p2 == 1'd1))))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3475 == 1'd1) & (1'b1 == ap_CS_fsm_state66))) begin
        ap_phi_mux_M_t_load_4_i4_phi_fu_827_p4 = ap_phi_mux_M_t_load_4_i5_phi_fu_799_p6;
    end else begin
        ap_phi_mux_M_t_load_4_i4_phi_fu_827_p4 = M_t_load_4_i4_reg_823;
    end
end

always @ (*) begin
    if (((icmp_ln209_1_reg_3479 == 1'd0) & (icmp_ln233_reg_3475 == 1'd1) & (cmp2_i140_i_i_reg_3205 == 1'd1) & (1'b1 == ap_CS_fsm_state66))) begin
        ap_phi_mux_M_t_load_4_i5_phi_fu_799_p6 = M_t_load_4_i10_reg_783;
    end else begin
        ap_phi_mux_M_t_load_4_i5_phi_fu_799_p6 = M_t_load_4_i5_reg_796;
    end
end

always @ (*) begin
    if (((icmp_ln229_reg_3308 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        ap_phi_mux_M_t_load_6_i_phi_fu_654_p4 = M_t_load_4_i7_reg_624;
    end else begin
        ap_phi_mux_M_t_load_6_i_phi_fu_654_p4 = M_t_load_6_i_reg_651;
    end
end

always @ (*) begin
    if (((icmp_ln229_reg_3308 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        ap_phi_mux_best_score_3_phi_fu_699_p4 = best_score_2_fu_2031_p3;
    end else begin
        ap_phi_mux_best_score_3_phi_fu_699_p4 = best_score_3_reg_696;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3475 == 1'd1) & (1'b1 == ap_CS_fsm_state66))) begin
        ap_phi_mux_best_score_5_phi_fu_876_p4 = best_score_4_fu_2531_p3;
    end else begin
        ap_phi_mux_best_score_5_phi_fu_876_p4 = best_score_5_reg_872;
    end
end

always @ (*) begin
    if (((icmp_ln130_1_reg_3321 == 1'd1) & (1'b1 == ap_CS_fsm_state25))) begin
        ap_phi_mux_empty_46_phi_fu_537_p4 = add_ln148_1_fu_1675_p2;
    end else begin
        ap_phi_mux_empty_46_phi_fu_537_p4 = empty_46_reg_534;
    end
end

always @ (*) begin
    if (((icmp_ln130_2_reg_3489 == 1'd1) & (1'b1 == ap_CS_fsm_state49))) begin
        ap_phi_mux_empty_50_phi_fu_710_p4 = add_ln148_2_fu_2174_p2;
    end else begin
        ap_phi_mux_empty_50_phi_fu_710_p4 = empty_50_reg_707;
    end
end

always @ (*) begin
    if (((icmp_ln164_reg_3437 == 1'd1) & (1'b1 == ap_CS_fsm_state38))) begin
        ap_phi_mux_move_type_2_phi_fu_592_p4 = move_type_1_loc_fu_192;
    end else begin
        ap_phi_mux_move_type_2_phi_fu_592_p4 = move_type_2_reg_588;
    end
end

always @ (*) begin
    if (((icmp_ln164_1_reg_3605 == 1'd1) & (1'b1 == ap_CS_fsm_state62))) begin
        ap_phi_mux_move_type_phi_fu_765_p4 = move_type_4_loc_fu_172;
    end else begin
        ap_phi_mux_move_type_phi_fu_765_p4 = move_type_reg_761;
    end
end

always @ (*) begin
    if (((icmp_ln229_reg_3308 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        ap_phi_mux_r1_3_phi_fu_666_p4 = r1_2_fu_2001_p3;
    end else begin
        ap_phi_mux_r1_3_phi_fu_666_p4 = r1_3_reg_663;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3475 == 1'd1) & (1'b1 == ap_CS_fsm_state66))) begin
        ap_phi_mux_r1_5_phi_fu_840_p4 = r1_4_fu_2501_p3;
    end else begin
        ap_phi_mux_r1_5_phi_fu_840_p4 = r1_5_reg_836;
    end
end

always @ (*) begin
    if (((icmp_ln229_reg_3308 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        ap_phi_mux_r2_3_phi_fu_677_p4 = r2_2_fu_2013_p3;
    end else begin
        ap_phi_mux_r2_3_phi_fu_677_p4 = r2_3_reg_674;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3475 == 1'd1) & (1'b1 == ap_CS_fsm_state66))) begin
        ap_phi_mux_r2_5_phi_fu_852_p4 = r2_4_fu_2513_p3;
    end else begin
        ap_phi_mux_r2_5_phi_fu_852_p4 = r2_5_reg_848;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state14) & (icmp_ln249_reg_3092 == 1'd0))) begin
        ap_phi_mux_rec_idx_phi_fu_372_p4 = 1'd1;
    end else begin
        ap_phi_mux_rec_idx_phi_fu_372_p4 = rec_idx_reg_368;
    end
end

always @ (*) begin
    if (((icmp_ln164_reg_3437 == 1'd1) & (1'b1 == ap_CS_fsm_state38))) begin
        ap_phi_mux_row2_2_phi_fu_603_p4 = row2_1_loc_fu_188;
    end else begin
        ap_phi_mux_row2_2_phi_fu_603_p4 = row2_2_reg_599;
    end
end

always @ (*) begin
    if (((icmp_ln164_1_reg_3605 == 1'd1) & (1'b1 == ap_CS_fsm_state62))) begin
        ap_phi_mux_row2_phi_fu_776_p4 = row2_4_loc_fu_168;
    end else begin
        ap_phi_mux_row2_phi_fu_776_p4 = row2_reg_772;
    end
end

always @ (*) begin
    if (((icmp_ln209_1_reg_3479 == 1'd0) & (icmp_ln233_reg_3475 == 1'd1) & (cmp2_i140_i_i_reg_3205 == 1'd1) & (1'b1 == ap_CS_fsm_state66))) begin
        ap_phi_mux_s_phi_fu_814_p6 = score_3_fu_2490_p2;
    end else begin
        ap_phi_mux_s_phi_fu_814_p6 = s_reg_810;
    end
end

always @ (*) begin
    if (((icmp_ln229_reg_3308 == 1'd1) & (1'b1 == ap_CS_fsm_state43))) begin
        ap_phi_mux_sign_3_phi_fu_688_p4 = sign_2_fu_2022_p3;
    end else begin
        ap_phi_mux_sign_3_phi_fu_688_p4 = sign_3_reg_685;
    end
end

always @ (*) begin
    if (((icmp_ln233_reg_3475 == 1'd1) & (1'b1 == ap_CS_fsm_state66))) begin
        ap_phi_mux_sign_5_phi_fu_864_p4 = sign_4_fu_2522_p3;
    end else begin
        ap_phi_mux_sign_5_phi_fu_864_p4 = sign_5_reg_860;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) & (1'b0 == ap_block_state81) & ((icmp_ln263_reg_3262 == 1'd1) | (icmp_ln275_fu_2976_p2 == 1'd1)))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state71) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5) | ((1'b1 == ap_CS_fsm_state4) & (icmp_ln249_reg_3092 == 1'd0)))) begin
        gmem2_blk_n_AW = m_axi_gmem2_0_AWREADY;
    end else begin
        gmem2_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | (1'b1 == ap_CS_fsm_state78) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state12) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state10) | ((icmp_ln266_reg_3674 == 1'd1) & (icmp_ln263_reg_3262 == 1'd0) & (1'b1 == ap_CS_fsm_state81)) | ((1'b1 == ap_CS_fsm_state14) & (icmp_ln249_reg_3092 == 1'd0)))) begin
        gmem2_blk_n_B = m_axi_gmem2_0_BVALID;
    end else begin
        gmem2_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state76) | (1'b1 == ap_CS_fsm_state75) | (1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state73) | (1'b1 == ap_CS_fsm_state72) | (1'b1 == ap_CS_fsm_state9) | (1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state7) | (1'b1 == ap_CS_fsm_state6) | (1'b1 == ap_CS_fsm_state5))) begin
        gmem2_blk_n_W = m_axi_gmem2_0_WREADY;
    end else begin
        gmem2_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        grp_fu_1064_p0 = zext_ln267_fu_2893_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_1064_p0 = zext_ln251_fu_1276_p1;
    end else begin
        grp_fu_1064_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state71)) begin
        grp_fu_1064_p1 = zext_ln267_1_fu_2897_p1;
    end else if ((1'b1 == ap_CS_fsm_state5)) begin
        grp_fu_1064_p1 = zext_ln251_1_fu_1280_p1;
    end else begin
        grp_fu_1064_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state65)) begin
        grp_fu_1075_p0 = s_11_reg_749;
    end else if ((1'b1 == ap_CS_fsm_state46)) begin
        grp_fu_1075_p0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_n_6_out;
    end else if ((1'b1 == ap_CS_fsm_state41)) begin
        grp_fu_1075_p0 = s_4_reg_576;
    end else if ((1'b1 == ap_CS_fsm_state22)) begin
        grp_fu_1075_p0 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_p_2_out;
    end else begin
        grp_fu_1075_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state65) | (1'b1 == ap_CS_fsm_state41))) begin
        grp_fu_1075_p1 = k2;
    end else if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state22))) begin
        grp_fu_1075_p1 = k1;
    end else begin
        grp_fu_1075_p1 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        grp_fu_1081_p0 = zext_ln192_1_fu_2276_p1;
    end else if ((1'b1 == ap_CS_fsm_state27)) begin
        grp_fu_1081_p0 = zext_ln192_fu_1777_p1;
    end else begin
        grp_fu_1081_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state75) & (1'b0 == ap_block_state75_io))) begin
        m_axi_gmem2_0_AWADDR = gmem2_addr_9_reg_3729;
    end else if (((1'b1 == ap_CS_fsm_state74) & (1'b0 == ap_block_state74_io))) begin
        m_axi_gmem2_0_AWADDR = gmem2_addr_8_reg_3722;
    end else if (((1'b1 == ap_CS_fsm_state73) & (1'b0 == ap_block_state73_io))) begin
        m_axi_gmem2_0_AWADDR = gmem2_addr_7_reg_3715;
    end else if ((~((1'b1 == ap_block_state72_io) | (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state72))) begin
        m_axi_gmem2_0_AWADDR = gmem2_addr_6_reg_3708;
    end else if (((1'b1 == ap_CS_fsm_state71) & (m_axi_gmem2_0_AWREADY == 1'b1))) begin
        m_axi_gmem2_0_AWADDR = gmem2_addr_5_reg_3686;
    end else if (((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8_io))) begin
        m_axi_gmem2_0_AWADDR = gmem2_addr_4_reg_3184;
    end else if (((1'b1 == ap_CS_fsm_state7) & (1'b0 == ap_block_state7_io))) begin
        m_axi_gmem2_0_AWADDR = gmem2_addr_3_reg_3177;
    end else if ((~((1'b1 == ap_block_state6_io) | (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
        m_axi_gmem2_0_AWADDR = gmem2_addr_2_reg_3170;
    end else if (((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5_io))) begin
        m_axi_gmem2_0_AWADDR = gmem2_addr_1_reg_3148;
    end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln249_reg_3092 == 1'd0) & (1'b0 == ap_block_state4_io))) begin
        m_axi_gmem2_0_AWADDR = sext_ln251_fu_1166_p1;
    end else begin
        m_axi_gmem2_0_AWADDR = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state75) & (1'b0 == ap_block_state75_io)) | ((1'b1 == ap_CS_fsm_state74) & (1'b0 == ap_block_state74_io)) | ((1'b1 == ap_CS_fsm_state73) & (1'b0 == ap_block_state73_io)) | ((1'b1 == ap_CS_fsm_state71) & (m_axi_gmem2_0_AWREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8_io)) | ((1'b1 == ap_CS_fsm_state7) & (1'b0 == ap_block_state7_io)) | ((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5_io)) | ((1'b1 == ap_CS_fsm_state4) & (icmp_ln249_reg_3092 == 1'd0) & (1'b0 == ap_block_state4_io)) | (~((1'b1 == ap_block_state72_io) | (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state72)) | (~((1'b1 == ap_block_state6_io) | (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        m_axi_gmem2_0_AWVALID = 1'b1;
    end else begin
        m_axi_gmem2_0_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state81) & (ap_predicate_op669_writeresp_state81 == 1'b1) & (1'b0 == ap_block_state81)) | ((1'b1 == ap_CS_fsm_state80) & (m_axi_gmem2_0_BVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state79) & (m_axi_gmem2_0_BVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state78) & (m_axi_gmem2_0_BVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state77) & (m_axi_gmem2_0_BVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state14) & (icmp_ln249_reg_3092 == 1'd0) & (1'b0 == ap_block_state14)) | ((1'b1 == ap_CS_fsm_state13) & (m_axi_gmem2_0_BVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state12) & (m_axi_gmem2_0_BVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state11) & (m_axi_gmem2_0_BVALID == 1'b1)) | ((1'b1 == ap_CS_fsm_state10) & (m_axi_gmem2_0_BVALID == 1'b1)))) begin
        m_axi_gmem2_0_BREADY = 1'b1;
    end else begin
        m_axi_gmem2_0_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        m_axi_gmem2_0_WDATA = s_3_loc_fu_164;
    end else if ((1'b1 == ap_CS_fsm_state75)) begin
        m_axi_gmem2_0_WDATA = sign_reg_425;
    end else if ((1'b1 == ap_CS_fsm_state74)) begin
        m_axi_gmem2_0_WDATA = r2_reg_438;
    end else if ((1'b1 == ap_CS_fsm_state73)) begin
        m_axi_gmem2_0_WDATA = r1_reg_451;
    end else if (((1'b1 == ap_CS_fsm_state72) & (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_done == 1'b1))) begin
        m_axi_gmem2_0_WDATA = iter_fu_220;
    end else if ((1'b1 == ap_CS_fsm_state9)) begin
        m_axi_gmem2_0_WDATA = s_1_loc_fu_216;
    end else if (((1'b1 == ap_CS_fsm_state7) | ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state6)))) begin
        m_axi_gmem2_0_WDATA = 32'd4294967295;
    end else if (((1'b1 == ap_CS_fsm_state8) | (1'b1 == ap_CS_fsm_state5))) begin
        m_axi_gmem2_0_WDATA = 32'd0;
    end else begin
        m_axi_gmem2_0_WDATA = 'bx;
    end
end

always @ (*) begin
    if ((((1'b1 == ap_CS_fsm_state76) & (m_axi_gmem2_0_WREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state75) & (1'b0 == ap_block_state75_io)) | ((1'b1 == ap_CS_fsm_state74) & (1'b0 == ap_block_state74_io)) | ((1'b1 == ap_CS_fsm_state73) & (1'b0 == ap_block_state73_io)) | ((1'b1 == ap_CS_fsm_state9) & (m_axi_gmem2_0_WREADY == 1'b1)) | ((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8_io)) | ((1'b1 == ap_CS_fsm_state7) & (1'b0 == ap_block_state7_io)) | ((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5_io)) | (~((1'b1 == ap_block_state72_io) | (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state72)) | (~((1'b1 == ap_block_state6_io) | (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state6)))) begin
        m_axi_gmem2_0_WVALID = 1'b1;
    end else begin
        m_axi_gmem2_0_WVALID = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            ap_NS_fsm = ap_ST_fsm_state3;
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln249_reg_3092 == 1'd1) & (1'b0 == ap_block_state4_io))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else if (((1'b1 == ap_CS_fsm_state4) & (icmp_ln249_reg_3092 == 1'd0) & (1'b0 == ap_block_state4_io))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            if (((1'b1 == ap_CS_fsm_state5) & (1'b0 == ap_block_state5_io))) begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end
        end
        ap_ST_fsm_state6 : begin
            if ((~((1'b1 == ap_block_state6_io) | (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state6))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            if (((1'b1 == ap_CS_fsm_state7) & (1'b0 == ap_block_state7_io))) begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end
        end
        ap_ST_fsm_state8 : begin
            if (((1'b1 == ap_CS_fsm_state8) & (1'b0 == ap_block_state8_io))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            if (((1'b1 == ap_CS_fsm_state9) & (m_axi_gmem2_0_WREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end
        end
        ap_ST_fsm_state10 : begin
            if (((1'b1 == ap_CS_fsm_state10) & (m_axi_gmem2_0_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (m_axi_gmem2_0_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((1'b1 == ap_CS_fsm_state12) & (m_axi_gmem2_0_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            if (((1'b1 == ap_CS_fsm_state13) & (m_axi_gmem2_0_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end
        end
        ap_ST_fsm_state14 : begin
            if (((1'b1 == ap_CS_fsm_state14) & (1'b0 == ap_block_state14))) begin
                ap_NS_fsm = ap_ST_fsm_state15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state14;
            end
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            if (((icmp_ln263_fu_1449_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln130_fu_1459_p2 == 1'd0) & (icmp_ln225_fu_1390_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end else if (((icmp_ln263_fu_1449_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln130_fu_1459_p2 == 1'd1) & (icmp_ln225_fu_1390_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state67;
            end else if (((icmp_ln263_fu_1449_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state16) & (icmp_ln225_fu_1390_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end
        end
        ap_ST_fsm_state17 : begin
            ap_NS_fsm = ap_ST_fsm_state18;
        end
        ap_ST_fsm_state18 : begin
            if (((icmp_ln225_1_reg_3289 == 1'd1) & (1'b1 == ap_CS_fsm_state18))) begin
                ap_NS_fsm = ap_ST_fsm_state16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state19 : begin
            if (((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state19))) begin
                ap_NS_fsm = ap_ST_fsm_state20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state19;
            end
        end
        ap_ST_fsm_state20 : begin
            if (((icmp_ln229_fu_1550_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state20))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state21 : begin
            if (((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state21))) begin
                ap_NS_fsm = ap_ST_fsm_state22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state21;
            end
        end
        ap_ST_fsm_state22 : begin
            if (((1'b1 == ap_CS_fsm_state22) & (icmp_ln209_fu_1570_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state23;
            end
        end
        ap_ST_fsm_state23 : begin
            if (((icmp_ln130_1_fu_1580_p2 == 1'd0) & (cmp2_i140_i_i_reg_3205 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end else if (((icmp_ln130_1_fu_1580_p2 == 1'd1) & (cmp2_i140_i_i_reg_3205 == 1'd1) & (1'b1 == ap_CS_fsm_state23))) begin
                ap_NS_fsm = ap_ST_fsm_state24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state43;
            end
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            if (((1'b1 == ap_CS_fsm_state25) & (1'b0 == ap_block_state25_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state25;
            end
        end
        ap_ST_fsm_state26 : begin
            if (((icmp_ln153_fu_1762_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state26) & (icmp_ln193_fu_1707_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else if (((icmp_ln153_fu_1762_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state26) & (icmp_ln193_fu_1707_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state27;
            end
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            if (((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state31))) begin
                ap_NS_fsm = ap_ST_fsm_state32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state31;
            end
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            if (((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state34))) begin
                ap_NS_fsm = ap_ST_fsm_state35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state34;
            end
        end
        ap_ST_fsm_state35 : begin
            if (((icmp_ln164_fu_1841_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state35))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state36;
            end
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            if (((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state37))) begin
                ap_NS_fsm = ap_ST_fsm_state38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state37;
            end
        end
        ap_ST_fsm_state38 : begin
            if (((1'b1 == ap_CS_fsm_state38) & ((empty_49_fu_1895_p2 == 1'd0) | (1'd0 == and_ln172_fu_1877_p2)))) begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state39;
            end
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            if (((1'b1 == ap_CS_fsm_state41) & (1'b0 == ap_block_state41_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state41;
            end
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            if (((icmp_ln233_fu_2049_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state43))) begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state44;
            end
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            if (((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state45))) begin
                ap_NS_fsm = ap_ST_fsm_state46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state45;
            end
        end
        ap_ST_fsm_state46 : begin
            if (((icmp_ln209_1_fu_2069_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state46))) begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state47 : begin
            if (((icmp_ln130_2_fu_2079_p2 == 1'd0) & (cmp2_i140_i_i_reg_3205 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end else if (((icmp_ln130_2_fu_2079_p2 == 1'd1) & (cmp2_i140_i_i_reg_3205 == 1'd1) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            if (((1'b1 == ap_CS_fsm_state49) & (1'b0 == ap_block_state49_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state49;
            end
        end
        ap_ST_fsm_state50 : begin
            if (((icmp_ln153_1_fu_2261_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state50) & (icmp_ln193_1_fu_2206_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else if (((icmp_ln153_1_fu_2261_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state50) & (icmp_ln193_1_fu_2206_p2 == 1'd0))) begin
                ap_NS_fsm = ap_ST_fsm_state57;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state51;
            end
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state55 : begin
            if (((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state55))) begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            if (((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state58))) begin
                ap_NS_fsm = ap_ST_fsm_state59;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state58;
            end
        end
        ap_ST_fsm_state59 : begin
            if (((icmp_ln164_1_fu_2341_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state59))) begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state60;
            end
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            if (((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state61))) begin
                ap_NS_fsm = ap_ST_fsm_state62;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state61;
            end
        end
        ap_ST_fsm_state62 : begin
            if (((1'b1 == ap_CS_fsm_state62) & ((empty_53_fu_2394_p2 == 1'd0) | (1'd0 == and_ln172_1_fu_2376_p2)))) begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state63;
            end
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            if (((1'b1 == ap_CS_fsm_state65) & (1'b0 == ap_block_state65_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state66;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state65;
            end
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            if (((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state69))) begin
                ap_NS_fsm = ap_ST_fsm_state70;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state69;
            end
        end
        ap_ST_fsm_state70 : begin
            if (((icmp_ln266_fu_2656_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state70))) begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end
        end
        ap_ST_fsm_state71 : begin
            if (((1'b1 == ap_CS_fsm_state71) & (m_axi_gmem2_0_AWREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state71;
            end
        end
        ap_ST_fsm_state72 : begin
            if ((~((1'b1 == ap_block_state72_io) | (grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_done == 1'b0)) & (1'b1 == ap_CS_fsm_state72))) begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state72;
            end
        end
        ap_ST_fsm_state73 : begin
            if (((1'b1 == ap_CS_fsm_state73) & (1'b0 == ap_block_state73_io))) begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state73;
            end
        end
        ap_ST_fsm_state74 : begin
            if (((1'b1 == ap_CS_fsm_state74) & (1'b0 == ap_block_state74_io))) begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state74;
            end
        end
        ap_ST_fsm_state75 : begin
            if (((1'b1 == ap_CS_fsm_state75) & (1'b0 == ap_block_state75_io))) begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state75;
            end
        end
        ap_ST_fsm_state76 : begin
            if (((1'b1 == ap_CS_fsm_state76) & (m_axi_gmem2_0_WREADY == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state76;
            end
        end
        ap_ST_fsm_state77 : begin
            if (((1'b1 == ap_CS_fsm_state77) & (m_axi_gmem2_0_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state77;
            end
        end
        ap_ST_fsm_state78 : begin
            if (((1'b1 == ap_CS_fsm_state78) & (m_axi_gmem2_0_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end
        end
        ap_ST_fsm_state79 : begin
            if (((1'b1 == ap_CS_fsm_state79) & (m_axi_gmem2_0_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end
        end
        ap_ST_fsm_state80 : begin
            if (((1'b1 == ap_CS_fsm_state80) & (m_axi_gmem2_0_BVALID == 1'b1))) begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state80;
            end
        end
        ap_ST_fsm_state81 : begin
            if (((1'b1 == ap_CS_fsm_state81) & (1'b0 == ap_block_state81) & ((icmp_ln263_reg_3262 == 1'd1) | (icmp_ln275_fu_2976_p2 == 1'd1)))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else if (((icmp_ln263_reg_3262 == 1'd0) & (icmp_ln275_fu_2976_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state81) & (1'b0 == ap_block_state81))) begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state81;
            end
        end
        ap_ST_fsm_state82 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign M_e_we0_out = M_e_we0_local;

assign M_e_we1_out = M_e_we1_local;

assign R_1_fu_1688_p2 = (M_rows + ap_phi_mux_empty_46_phi_fu_537_p4);

assign R_2_fu_2187_p2 = (M_rows + ap_phi_mux_empty_50_phi_fu_710_p4);

assign R_fu_1377_p2 = (M_t_i + M_rows);

assign add_ln118_1_fu_1746_p2 = (p_shl14_fu_1726_p3 + p_shl15_fu_1738_p3);

assign add_ln118_2_fu_2245_p2 = (p_shl24_fu_2225_p3 + p_shl25_fu_2237_p3);

assign add_ln118_fu_1429_p2 = (p_shl_fu_1409_p3 + p_shl7_fu_1421_p3);

assign add_ln120_5_fu_2132_p2 = (p_shl22_fu_2112_p3 + p_shl23_fu_2124_p3);

assign add_ln120_fu_1633_p2 = (p_shl12_fu_1613_p3 + p_shl13_fu_1625_p3);

assign add_ln133_1_fu_1599_p2 = (trunc_ln118_2_reg_3251 + trunc_ln133_4_fu_1595_p1);

assign add_ln133_2_fu_2098_p2 = (trunc_ln118_2_reg_3251 + trunc_ln133_5_fu_2094_p1);

assign add_ln133_3_fu_1493_p2 = (p_shl8_fu_1473_p3 + p_shl9_fu_1485_p3);

assign add_ln133_fu_1507_p2 = (trunc_ln133_2_fu_1499_p1 + trunc_ln133_3_fu_1503_p1);

assign add_ln134_1_fu_1639_p2 = (add_ln120_fu_1633_p2 + trunc_ln133_4_fu_1595_p1);

assign add_ln134_2_fu_2138_p2 = (add_ln120_5_fu_2132_p2 + trunc_ln133_5_fu_2094_p1);

assign add_ln134_3_fu_2589_p2 = (p_shl10_fu_2569_p3 + p_shl11_fu_2581_p3);

assign add_ln134_fu_2599_p2 = (trunc_ln134_2_fu_2595_p1 + trunc_ln133_3_reg_3284);

assign add_ln136_1_fu_1668_p2 = (tmp_8_fu_1650_p3 + zext_ln136_1_fu_1664_p1);

assign add_ln136_2_fu_2167_p2 = (tmp_13_fu_2149_p3 + zext_ln136_2_fu_2163_p1);

assign add_ln136_fu_2634_p2 = (tmp_5_fu_2616_p3 + zext_ln136_fu_2630_p1);

assign add_ln148_1_fu_1675_p2 = (M_t_load_4_i_reg_474 + 32'd1);

assign add_ln148_2_fu_2174_p2 = (M_t_load_6_i_reg_651 + 32'd1);

assign add_ln148_fu_2641_p2 = (M_t_load_2_i_reg_380 + 32'd1);

assign add_ln173_1_fu_2432_p2 = (trunc_ln173_5_fu_2428_p1 + trunc_ln158_1_reg_3583);

assign add_ln173_2_fu_1923_p2 = (p_shl18_fu_1904_p3 + p_shl19_fu_1915_p3);

assign add_ln173_3_fu_2422_p2 = (p_shl28_fu_2403_p3 + p_shl29_fu_2414_p3);

assign add_ln173_fu_1933_p2 = (trunc_ln173_2_fu_1929_p1 + trunc_ln158_reg_3416);

assign add_ln174_1_fu_2481_p2 = (trunc_ln174_5_reg_3627 + trunc_ln158_1_reg_3583);

assign add_ln174_2_fu_1967_p2 = (p_shl20_fu_1947_p3 + p_shl21_fu_1959_p3);

assign add_ln174_3_fu_2466_p2 = (p_shl30_fu_2446_p3 + p_shl31_fu_2458_p3);

assign add_ln174_fu_1982_p2 = (trunc_ln174_2_reg_3459 + trunc_ln158_reg_3416);

assign add_ln177_1_fu_2322_p2 = (p_shl26_fu_2302_p3 + p_shl27_fu_2314_p3);

assign add_ln177_fu_1823_p2 = (p_shl16_fu_1803_p3 + p_shl17_fu_1815_p3);

assign add_ln192_1_fu_2255_p2 = (indvars_iv339_i_reg_738 + 32'd1);

assign add_ln192_2_fu_1697_p2 = ($signed(tripcount_iv_in_reg_545) + $signed(33'd8589934591));

assign add_ln192_3_fu_2196_p2 = ($signed(tripcount_iv11_in_reg_718) + $signed(33'd8589934591));

assign add_ln192_fu_1756_p2 = (indvars_iv309_i_reg_565 + 32'd1);

assign add_ln193_2_fu_2211_p2 = (i_2_reg_727 + 31'd1);

assign add_ln193_fu_1712_p2 = (i_1_reg_554 + 31'd1);

assign add_ln224_fu_1528_p2 = (indvars_iv357_i_reg_401 + 32'd1);

assign add_ln225_1_fu_2540_p2 = (j_reg_464 + 64'd1);

assign add_ln225_fu_1395_p2 = (i_reg_390 + 31'd1);

assign add_ln252_fu_1177_p2 = (debug_dram + 64'd4);

assign add_ln253_fu_1251_p2 = (debug_dram + 64'd8);

assign add_ln254_fu_1284_p2 = (debug_dram + 64'd12);

assign add_ln255_fu_1309_p2 = (debug_dram + 64'd16);

assign add_ln260_fu_2982_p2 = (iter_load_1_reg_3736 + 32'd1);

assign add_ln268_fu_2685_p2 = ($signed(sext_ln268_fu_2681_p1) + $signed(debug_dram));

assign add_ln269_1_fu_2784_p2 = ($signed(sext_ln269_fu_2780_p1) + $signed(debug_dram));

assign add_ln269_fu_2767_p2 = (base_reg_3678 + 32'd1);

assign add_ln270_1_fu_2826_p2 = ($signed(sext_ln270_fu_2822_p1) + $signed(debug_dram));

assign add_ln270_fu_2809_p2 = (base_reg_3678 + 32'd2);

assign add_ln271_1_fu_2868_p2 = ($signed(sext_ln271_fu_2864_p1) + $signed(debug_dram));

assign add_ln271_fu_2851_p2 = (base_reg_3678 + 32'd3);

assign add_ln272_1_fu_2918_p2 = ($signed(sext_ln272_fu_2914_p1) + $signed(debug_dram));

assign add_ln272_fu_2901_p2 = (base_reg_3678 + 32'd4);

assign add_ln275_1_fu_2970_p2 = (add_ln275_2_fu_2964_p2 + 32'd50);

assign add_ln275_2_fu_2964_p2 = (shl_ln275_fu_2952_p2 + shl_ln275_1_fu_2958_p2);

assign add_ln275_fu_2947_p2 = (M_rows + M_t_load_3_reg_884);

assign and_ln172_1_fu_2376_p2 = (xor_ln172_1_fu_2365_p2 & icmp_ln172_1_fu_2371_p2);

assign and_ln172_fu_1877_p2 = (xor_ln172_fu_1866_p2 & icmp_ln172_fu_1872_p2);

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state24 = ap_CS_fsm[32'd23];

assign ap_CS_fsm_state25 = ap_CS_fsm[32'd24];

assign ap_CS_fsm_state26 = ap_CS_fsm[32'd25];

assign ap_CS_fsm_state27 = ap_CS_fsm[32'd26];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state31 = ap_CS_fsm[32'd30];

assign ap_CS_fsm_state32 = ap_CS_fsm[32'd31];

assign ap_CS_fsm_state33 = ap_CS_fsm[32'd32];

assign ap_CS_fsm_state34 = ap_CS_fsm[32'd33];

assign ap_CS_fsm_state35 = ap_CS_fsm[32'd34];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state38 = ap_CS_fsm[32'd37];

assign ap_CS_fsm_state39 = ap_CS_fsm[32'd38];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state40 = ap_CS_fsm[32'd39];

assign ap_CS_fsm_state41 = ap_CS_fsm[32'd40];

assign ap_CS_fsm_state42 = ap_CS_fsm[32'd41];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state62 = ap_CS_fsm[32'd61];

assign ap_CS_fsm_state63 = ap_CS_fsm[32'd62];

assign ap_CS_fsm_state64 = ap_CS_fsm[32'd63];

assign ap_CS_fsm_state65 = ap_CS_fsm[32'd64];

assign ap_CS_fsm_state66 = ap_CS_fsm[32'd65];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state69 = ap_CS_fsm[32'd68];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state70 = ap_CS_fsm[32'd69];

assign ap_CS_fsm_state71 = ap_CS_fsm[32'd70];

assign ap_CS_fsm_state72 = ap_CS_fsm[32'd71];

assign ap_CS_fsm_state73 = ap_CS_fsm[32'd72];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

assign ap_NS_fsm_state30 = ap_NS_fsm[32'd29];

assign ap_NS_fsm_state54 = ap_NS_fsm[32'd53];

always @ (*) begin
    ap_block_state14 = ((icmp_ln249_reg_3092 == 1'd0) & (m_axi_gmem2_0_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state25_on_subcall_done = ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_ap_done == 1'b0) & (icmp_ln130_1_reg_3321 == 1'd1));
end

always @ (*) begin
    ap_block_state41_on_subcall_done = ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_ap_done == 1'b0) & (ap_predicate_op385_call_state41 == 1'b1));
end

always @ (*) begin
    ap_block_state49_on_subcall_done = ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_ap_done == 1'b0) & (icmp_ln130_2_reg_3489 == 1'd1));
end

always @ (*) begin
    ap_block_state4_io = ((icmp_ln249_reg_3092 == 1'd0) & (m_axi_gmem2_0_AWREADY == 1'b0));
end

always @ (*) begin
    ap_block_state5_io = ((m_axi_gmem2_0_WREADY == 1'b0) | (m_axi_gmem2_0_AWREADY == 1'b0));
end

always @ (*) begin
    ap_block_state65_on_subcall_done = ((grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_ap_done == 1'b0) & (ap_predicate_op533_call_state65 == 1'b1));
end

always @ (*) begin
    ap_block_state6_io = ((m_axi_gmem2_0_WREADY == 1'b0) | (m_axi_gmem2_0_AWREADY == 1'b0));
end

always @ (*) begin
    ap_block_state72_io = ((m_axi_gmem2_0_WREADY == 1'b0) | (m_axi_gmem2_0_AWREADY == 1'b0));
end

always @ (*) begin
    ap_block_state73_io = ((m_axi_gmem2_0_WREADY == 1'b0) | (m_axi_gmem2_0_AWREADY == 1'b0));
end

always @ (*) begin
    ap_block_state74_io = ((m_axi_gmem2_0_WREADY == 1'b0) | (m_axi_gmem2_0_AWREADY == 1'b0));
end

always @ (*) begin
    ap_block_state75_io = ((m_axi_gmem2_0_WREADY == 1'b0) | (m_axi_gmem2_0_AWREADY == 1'b0));
end

always @ (*) begin
    ap_block_state7_io = ((m_axi_gmem2_0_WREADY == 1'b0) | (m_axi_gmem2_0_AWREADY == 1'b0));
end

always @ (*) begin
    ap_block_state81 = ((ap_predicate_op669_writeresp_state81 == 1'b1) & (m_axi_gmem2_0_BVALID == 1'b0));
end

always @ (*) begin
    ap_block_state8_io = ((m_axi_gmem2_0_WREADY == 1'b0) | (m_axi_gmem2_0_AWREADY == 1'b0));
end

always @ (*) begin
    ap_predicate_op385_call_state41 = ((empty_49_reg_3450 == 1'd1) & (icmp_ln153_reg_3385 == 1'd0) & (1'd1 == and_ln172_reg_3446));
end

always @ (*) begin
    ap_predicate_op533_call_state65 = ((empty_53_reg_3618 == 1'd1) & (icmp_ln153_1_reg_3553 == 1'd0) & (1'd1 == and_ln172_1_reg_3614));
end

always @ (*) begin
    ap_predicate_op669_writeresp_state81 = ((icmp_ln266_reg_3674 == 1'd1) & (icmp_ln263_reg_3262 == 1'd0));
end

assign base_fu_2667_p2 = (shl_ln267_fu_2661_p2 + rec_idx_1_fu_224);

assign best_score_2_fu_2031_p3 = ((icmp_ln231_fu_1995_p2[0:0] == 1'b1) ? s_10_reg_638 : best_score_1_reg_486);

assign best_score_4_fu_2531_p3 = ((icmp_ln235_fu_2495_p2[0:0] == 1'b1) ? ap_phi_mux_s_phi_fu_814_p6 : best_score_3_reg_696);

assign cmp2_i140_i_i_fu_1342_p0 = k2;

assign cmp2_i140_i_i_fu_1342_p2 = ((cmp2_i140_i_i_fu_1342_p0 != 32'd0) ? 1'b1 : 1'b0);

assign cmp34_i_i_fu_2609_p2 = ((sign_reg_425 != 32'd4294967295) ? 1'b1 : 1'b0);

assign colt_1_fu_2289_p2 = (M_cols + t_old_1_reg_3557);

assign colt_fu_1790_p2 = (M_cols + t_old_reg_3389);

assign empty_43_fu_1223_p2 = (($signed(total_cols_fu_1203_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign empty_44_fu_1237_p2 = (($signed(total_rows_fu_1213_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign empty_45_fu_1351_p2 = (($signed(M_cols) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign empty_47_fu_1883_p2 = ((ap_phi_mux_move_type_2_phi_fu_592_p4 == 32'd4294967295) ? 1'b1 : 1'b0);

assign empty_48_fu_1889_p2 = ((ap_phi_mux_move_type_2_phi_fu_592_p4 == 32'd1) ? 1'b1 : 1'b0);

assign empty_49_fu_1895_p2 = (empty_48_fu_1889_p2 | empty_47_fu_1883_p2);

assign empty_51_fu_2382_p2 = ((ap_phi_mux_move_type_phi_fu_765_p4 == 32'd4294967295) ? 1'b1 : 1'b0);

assign empty_52_fu_2388_p2 = ((ap_phi_mux_move_type_phi_fu_765_p4 == 32'd1) ? 1'b1 : 1'b0);

assign empty_53_fu_2394_p2 = (empty_52_fu_2388_p2 | empty_51_fu_2382_p2);

assign empty_54_fu_2724_p1 = total_rows_1_fu_2719_p2[30:0];

assign empty_55_fu_2728_p2 = (($signed(total_cols_1_fu_2710_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign empty_56_fu_2742_p2 = (($signed(total_rows_1_fu_2719_p2) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign empty_fu_1219_p1 = total_rows_fu_1213_p2[30:0];

assign grp_fu_1081_p1 = zext_ln260_reg_3212;

assign grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_start = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_111_fu_1055_ap_start_reg;

assign grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_start = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_93_1_fu_895_ap_start_reg;

assign grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_ap_start = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_ap_start_reg;

assign grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_ap_start = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_ap_start_reg;

assign grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_ap_start = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_ap_start_reg;

assign grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_start = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_110_fu_1043_ap_start_reg;

assign grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_ap_start = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_15_fu_989_ap_start_reg;

assign grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_ap_start = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_136_1_fu_925_ap_start_reg;

assign grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_ap_start = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_ap_start_reg;

assign grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_ap_start = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_ap_start_reg;

assign grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_ap_start = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_28_fu_1021_ap_start_reg;

assign grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_ap_start = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_164_2_fu_957_ap_start_reg;

assign grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_ap_start = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_39_fu_1032_ap_start_reg;

assign grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_ap_start = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_175_3_fu_968_ap_start_reg;

assign grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_ap_start = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_16_fu_999_ap_start_reg;

assign grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_ap_start = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_193_2_VITIS_LOOP_116_1_fu_935_ap_start_reg;

assign icmp_ln130_1_fu_1580_p2 = (($signed(M_t_load_4_i_reg_474) < $signed(M_t_capacity)) ? 1'b1 : 1'b0);

assign icmp_ln130_2_fu_2079_p2 = (($signed(M_t_load_6_i_reg_651) < $signed(M_t_capacity)) ? 1'b1 : 1'b0);

assign icmp_ln130_fu_1459_p2 = (($signed(M_t_load_2_i_reg_380) < $signed(M_t_capacity)) ? 1'b1 : 1'b0);

assign icmp_ln134_fu_2550_p2 = ((sign_reg_425 == 32'd1) ? 1'b1 : 1'b0);

assign icmp_ln153_1_fu_2261_p2 = (($signed(empty_50_reg_707) < $signed(32'd1)) ? 1'b1 : 1'b0);

assign icmp_ln153_fu_1762_p2 = (($signed(empty_46_reg_534) < $signed(32'd1)) ? 1'b1 : 1'b0);

assign icmp_ln164_1_fu_2341_p2 = (($signed(r_4_reg_3596) > $signed(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_row1_3_ce_out)) ? 1'b1 : 1'b0);

assign icmp_ln164_fu_1841_p2 = (($signed(r_fu_1836_p2) > $signed(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_row1_ce_out)) ? 1'b1 : 1'b0);

assign icmp_ln172_1_fu_2371_p2 = (($signed(ap_phi_mux_row2_phi_fu_776_p4) > $signed(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_row1_3_ce_out)) ? 1'b1 : 1'b0);

assign icmp_ln172_fu_1872_p2 = (($signed(ap_phi_mux_row2_2_phi_fu_603_p4) > $signed(grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_row1_ce_out)) ? 1'b1 : 1'b0);

assign icmp_ln193_1_fu_2206_p2 = (($signed(zext_ln193_1_fu_2202_p1) < $signed(R_2_reg_3514)) ? 1'b1 : 1'b0);

assign icmp_ln193_fu_1707_p2 = (($signed(zext_ln193_fu_1703_p1) < $signed(R_1_reg_3346)) ? 1'b1 : 1'b0);

assign icmp_ln209_1_fu_2069_p2 = (($signed(tmp_12_fu_2059_p4) < $signed(31'd1)) ? 1'b1 : 1'b0);

assign icmp_ln209_fu_1570_p2 = (($signed(tmp_7_fu_1560_p4) < $signed(31'd1)) ? 1'b1 : 1'b0);

assign icmp_ln225_1_fu_1518_p2 = ((j_reg_464 == sext_ln224_reg_3227) ? 1'b1 : 1'b0);

assign icmp_ln225_fu_1390_p2 = (($signed(zext_ln225_1_fu_1386_p1) < $signed(R_reg_3222)) ? 1'b1 : 1'b0);

assign icmp_ln229_fu_1550_p2 = (($signed(tmp_4_fu_1540_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln231_fu_1995_p2 = (($signed(s_10_reg_638) > $signed(best_score_1_reg_486)) ? 1'b1 : 1'b0);

assign icmp_ln233_fu_2049_p2 = (($signed(tmp_11_fu_2040_p4) > $signed(31'd0)) ? 1'b1 : 1'b0);

assign icmp_ln235_fu_2495_p2 = (($signed(ap_phi_mux_s_phi_fu_814_p6) > $signed(best_score_3_reg_696)) ? 1'b1 : 1'b0);

assign icmp_ln245_fu_1105_p2 = (($signed(debug_capacity) > $signed(32'd0)) ? 1'b1 : 1'b0);

assign icmp_ln249_fu_1132_p2 = ((rec_capacity_reg_3086 == 29'd0) ? 1'b1 : 1'b0);

assign icmp_ln263_fu_1449_p2 = (($signed(tmp_fu_1439_p4) < $signed(31'd1)) ? 1'b1 : 1'b0);

assign icmp_ln266_fu_2656_p2 = (($signed(rec_idx_1_fu_224) < $signed(zext_ln245_reg_3119)) ? 1'b1 : 1'b0);

assign icmp_ln275_fu_2976_p2 = (($signed(iter_fu_220) > $signed(add_ln275_1_fu_2970_p2)) ? 1'b1 : 1'b0);

assign m_axi_gmem2_0_ARADDR = 64'd0;

assign m_axi_gmem2_0_ARBURST = 2'd0;

assign m_axi_gmem2_0_ARCACHE = 4'd0;

assign m_axi_gmem2_0_ARID = 1'd0;

assign m_axi_gmem2_0_ARLEN = 32'd0;

assign m_axi_gmem2_0_ARLOCK = 2'd0;

assign m_axi_gmem2_0_ARPROT = 3'd0;

assign m_axi_gmem2_0_ARQOS = 4'd0;

assign m_axi_gmem2_0_ARREGION = 4'd0;

assign m_axi_gmem2_0_ARSIZE = 3'd0;

assign m_axi_gmem2_0_ARUSER = 1'd0;

assign m_axi_gmem2_0_ARVALID = 1'b0;

assign m_axi_gmem2_0_AWBURST = 2'd0;

assign m_axi_gmem2_0_AWCACHE = 4'd0;

assign m_axi_gmem2_0_AWID = 1'd0;

assign m_axi_gmem2_0_AWLEN = 64'd1;

assign m_axi_gmem2_0_AWLOCK = 2'd0;

assign m_axi_gmem2_0_AWPROT = 3'd0;

assign m_axi_gmem2_0_AWQOS = 4'd0;

assign m_axi_gmem2_0_AWREGION = 4'd0;

assign m_axi_gmem2_0_AWSIZE = 3'd0;

assign m_axi_gmem2_0_AWUSER = 1'd0;

assign m_axi_gmem2_0_RREADY = 1'b0;

assign m_axi_gmem2_0_WID = 1'd0;

assign m_axi_gmem2_0_WLAST = 1'b0;

assign m_axi_gmem2_0_WSTRB = 4'd15;

assign m_axi_gmem2_0_WUSER = 1'd0;

assign mul_fu_1070_p0 = mul_fu_1070_p00;

assign mul_fu_1070_p00 = debug_capacity;

assign mul_fu_1070_p1 = 64'd6871947674;

assign new_col_2_fu_2084_p2 = (M_cols + M_t_load_6_i_reg_651);

assign new_col_3_fu_1464_p2 = (M_cols + M_t_load_2_i_reg_380);

assign new_col_fu_1585_p2 = (M_cols + M_t_load_4_i_reg_474);

assign new_row_1_fu_1590_p2 = (trunc_ln130_1_fu_1576_p1 + trunc_ln249_1_reg_3135);

assign new_row_2_fu_2089_p2 = (trunc_ln130_2_fu_2075_p1 + trunc_ln249_1_reg_3135);

assign new_row_fu_2546_p2 = (trunc_ln130_reg_3266 + trunc_ln249_1_reg_3135);

assign p_shl10_fu_2569_p3 = {{trunc_ln134_fu_2565_p1}, {8'd0}};

assign p_shl11_fu_2581_p3 = {{trunc_ln134_1_fu_2577_p1}, {6'd0}};

assign p_shl12_fu_1613_p3 = {{trunc_ln120_fu_1609_p1}, {8'd0}};

assign p_shl13_fu_1625_p3 = {{trunc_ln120_3_fu_1621_p1}, {6'd0}};

assign p_shl14_fu_1726_p3 = {{trunc_ln118_3_fu_1722_p1}, {8'd0}};

assign p_shl15_fu_1738_p3 = {{trunc_ln118_4_fu_1734_p1}, {6'd0}};

assign p_shl16_fu_1803_p3 = {{trunc_ln177_fu_1799_p1}, {8'd0}};

assign p_shl17_fu_1815_p3 = {{trunc_ln177_1_fu_1811_p1}, {6'd0}};

assign p_shl18_fu_1904_p3 = {{trunc_ln173_fu_1901_p1}, {8'd0}};

assign p_shl19_fu_1915_p3 = {{trunc_ln173_1_fu_1912_p1}, {6'd0}};

assign p_shl20_fu_1947_p3 = {{trunc_ln174_fu_1943_p1}, {8'd0}};

assign p_shl21_fu_1959_p3 = {{trunc_ln174_1_fu_1955_p1}, {6'd0}};

assign p_shl22_fu_2112_p3 = {{trunc_ln120_4_fu_2108_p1}, {8'd0}};

assign p_shl23_fu_2124_p3 = {{trunc_ln120_5_fu_2120_p1}, {6'd0}};

assign p_shl24_fu_2225_p3 = {{trunc_ln118_6_fu_2221_p1}, {8'd0}};

assign p_shl25_fu_2237_p3 = {{trunc_ln118_7_fu_2233_p1}, {6'd0}};

assign p_shl26_fu_2302_p3 = {{trunc_ln177_3_fu_2298_p1}, {8'd0}};

assign p_shl27_fu_2314_p3 = {{trunc_ln177_4_fu_2310_p1}, {6'd0}};

assign p_shl28_fu_2403_p3 = {{trunc_ln173_3_fu_2400_p1}, {8'd0}};

assign p_shl29_fu_2414_p3 = {{trunc_ln173_4_fu_2411_p1}, {6'd0}};

assign p_shl30_fu_2446_p3 = {{trunc_ln174_3_fu_2442_p1}, {8'd0}};

assign p_shl31_fu_2458_p3 = {{trunc_ln174_4_fu_2454_p1}, {6'd0}};

assign p_shl7_fu_1421_p3 = {{trunc_ln118_1_fu_1417_p1}, {6'd0}};

assign p_shl8_fu_1473_p3 = {{trunc_ln133_fu_1469_p1}, {8'd0}};

assign p_shl9_fu_1485_p3 = {{trunc_ln133_1_fu_1481_p1}, {6'd0}};

assign p_shl_fu_1409_p3 = {{trunc_ln118_fu_1405_p1}, {8'd0}};

assign r1_2_fu_2001_p3 = ((icmp_ln231_fu_1995_p2[0:0] == 1'b1) ? zext_ln225_1_reg_3232 : r1_1_reg_522);

assign r1_4_fu_2501_p3 = ((icmp_ln235_fu_2495_p2[0:0] == 1'b1) ? zext_ln225_1_reg_3232 : r1_3_reg_663);

assign r2_2_fu_2013_p3 = ((icmp_ln231_fu_1995_p2[0:0] == 1'b1) ? trunc_ln231_fu_2009_p1 : r2_1_reg_510);

assign r2_4_fu_2513_p3 = ((icmp_ln235_fu_2495_p2[0:0] == 1'b1) ? trunc_ln235_fu_2509_p1 : r2_3_reg_674);

assign r_4_fu_2332_p2 = ($signed(rowt_1_fu_2284_p2) + $signed(32'd4294967295));

assign r_fu_1836_p2 = ($signed(rowt_reg_3405) + $signed(32'd4294967295));

assign rec_capacity_fu_1125_p3 = ((icmp_ln245_reg_3081[0:0] == 1'b1) ? trunc_ln_fu_1115_p4 : 29'd0);

assign rec_idx_2_fu_2756_p2 = (rec_idx_1_fu_224 + 32'd1);

assign rowt_1_fu_2284_p2 = (M_rows + t_old_1_reg_3557);

assign rowt_fu_1785_p2 = (M_rows + t_old_reg_3389);

assign score_1_fu_1991_p2 = (mul_ln215_reg_3465 + score_reg_3315);

assign score_3_fu_2490_p2 = (mul_ln215_1_reg_3633 + score_2_reg_3483);

assign select_ln134_fu_2556_p3 = ((icmp_ln134_fu_2550_p2[0:0] == 1'b1) ? 32'd1 : 32'd4294967295);

assign sext_ln192_1_fu_1774_p1 = add_ln192_2_reg_3356;

assign sext_ln192_2_fu_2192_p1 = R_2_fu_2187_p2;

assign sext_ln192_3_fu_2273_p1 = add_ln192_3_reg_3524;

assign sext_ln192_fu_1693_p1 = R_1_fu_1688_p2;

assign sext_ln224_fu_1382_p1 = R_fu_1377_p2;

assign sext_ln251_fu_1166_p1 = $signed(trunc_ln4_fu_1156_p4);

assign sext_ln252_fu_1193_p1 = $signed(trunc_ln5_fu_1183_p4);

assign sext_ln253_fu_1266_p1 = $signed(trunc_ln6_fu_1256_p4);

assign sext_ln254_fu_1299_p1 = $signed(trunc_ln7_fu_1289_p4);

assign sext_ln255_fu_1324_p1 = $signed(trunc_ln8_fu_1314_p4);

assign sext_ln268_1_fu_2700_p1 = $signed(trunc_ln1_fu_2690_p4);

assign sext_ln268_fu_2681_p1 = $signed(shl_ln_fu_2673_p3);

assign sext_ln269_1_fu_2799_p1 = $signed(trunc_ln2_fu_2789_p4);

assign sext_ln269_fu_2780_p1 = $signed(shl_ln1_fu_2772_p3);

assign sext_ln270_1_fu_2841_p1 = $signed(trunc_ln3_fu_2831_p4);

assign sext_ln270_fu_2822_p1 = $signed(shl_ln2_fu_2814_p3);

assign sext_ln271_1_fu_2883_p1 = $signed(trunc_ln9_fu_2873_p4);

assign sext_ln271_fu_2864_p1 = $signed(shl_ln3_fu_2856_p3);

assign sext_ln272_1_fu_2933_p1 = $signed(trunc_ln10_fu_2923_p4);

assign sext_ln272_fu_2914_p1 = $signed(shl_ln4_fu_2906_p3);

assign shl_ln1_fu_2772_p3 = {{add_ln269_fu_2767_p2}, {2'd0}};

assign shl_ln267_fu_2661_p2 = rec_idx_1_fu_224 << 32'd2;

assign shl_ln275_1_fu_2958_p2 = add_ln275_fu_2947_p2 << 32'd1;

assign shl_ln275_fu_2952_p2 = add_ln275_fu_2947_p2 << 32'd3;

assign shl_ln2_fu_2814_p3 = {{add_ln270_fu_2809_p2}, {2'd0}};

assign shl_ln3_fu_2856_p3 = {{add_ln271_fu_2851_p2}, {2'd0}};

assign shl_ln4_fu_2906_p3 = {{add_ln272_fu_2901_p2}, {2'd0}};

assign shl_ln_fu_2673_p3 = {{base_fu_2667_p2}, {2'd0}};

assign sign_2_fu_2022_p3 = ((icmp_ln231_fu_1995_p2[0:0] == 1'b1) ? 32'd1 : sign_1_reg_498);

assign sign_4_fu_2522_p3 = ((icmp_ln235_fu_2495_p2[0:0] == 1'b1) ? 32'd4294967295 : sign_3_reg_685);

assign smax1_fu_1243_p3 = ((empty_44_fu_1237_p2[0:0] == 1'b1) ? empty_fu_1219_p1 : 31'd0);

assign smax21_fu_2734_p3 = ((empty_55_fu_2728_p2[0:0] == 1'b1) ? trunc_ln102_1_fu_2715_p1 : 31'd0);

assign smax22_fu_2748_p3 = ((empty_56_fu_2742_p2[0:0] == 1'b1) ? empty_54_fu_2724_p1 : 31'd0);

assign smax3_fu_1356_p3 = ((empty_45_fu_1351_p2[0:0] == 1'b1) ? trunc_ln249_reg_3127 : 31'd0);

assign smax_fu_1229_p3 = ((empty_43_fu_1223_p2[0:0] == 1'b1) ? trunc_ln102_fu_1209_p1 : 31'd0);

assign t_old_1_fu_2267_p2 = ($signed(empty_50_reg_707) + $signed(32'd4294967295));

assign t_old_fu_1768_p2 = ($signed(empty_46_reg_534) + $signed(32'd4294967295));

assign tmp_10_fu_1859_p3 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_row1_ce_out[32'd31];

assign tmp_11_fu_2040_p4 = {{grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_n_out[31:1]}};

assign tmp_12_fu_2059_p1 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_14_fu_979_n_6_out;

assign tmp_12_fu_2059_p4 = {{tmp_12_fu_2059_p1[31:1]}};

assign tmp_13_fu_2149_p3 = {{new_row_2_reg_3498}, {8'd0}};

assign tmp_14_fu_2156_p3 = {{new_row_2_reg_3498}, {6'd0}};

assign tmp_15_fu_2358_p3 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_row1_3_ce_out[32'd31];

assign tmp_4_fu_1540_p4 = {{grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_1_fu_904_p_out[31:1]}};

assign tmp_5_fu_2616_p3 = {{new_row_reg_3643}, {8'd0}};

assign tmp_6_fu_2623_p3 = {{new_row_reg_3643}, {6'd0}};

assign tmp_7_fu_1560_p1 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_116_13_fu_915_p_2_out;

assign tmp_7_fu_1560_p4 = {{tmp_7_fu_1560_p1[31:1]}};

assign tmp_8_fu_1650_p3 = {{new_row_1_reg_3330}, {8'd0}};

assign tmp_9_fu_1657_p3 = {{new_row_1_reg_3330}, {6'd0}};

assign tmp_fu_1439_p4 = {{best_score_reg_413[31:1]}};

assign total_cols_1_fu_2710_p2 = (M_cols + M_t_load_3_reg_884);

assign total_cols_fu_1203_p2 = (M_t_i + M_cols);

assign total_rows_1_fu_2719_p2 = (M_rows + M_t_load_3_reg_884);

assign total_rows_fu_1213_p2 = (M_rows + M_t_i);

assign trunc_ln102_1_fu_2715_p1 = total_cols_1_fu_2710_p2[30:0];

assign trunc_ln102_fu_1209_p1 = total_cols_fu_1203_p2[30:0];

assign trunc_ln10_fu_2923_p4 = {{add_ln272_1_fu_2918_p2[63:2]}};

assign trunc_ln118_1_fu_1417_p1 = i_reg_390[28:0];

assign trunc_ln118_2_fu_1435_p1 = add_ln118_fu_1429_p2[16:0];

assign trunc_ln118_3_fu_1722_p1 = i_1_reg_554[26:0];

assign trunc_ln118_4_fu_1734_p1 = i_1_reg_554[28:0];

assign trunc_ln118_5_fu_1752_p1 = add_ln118_1_fu_1746_p2[16:0];

assign trunc_ln118_6_fu_2221_p1 = i_2_reg_727[26:0];

assign trunc_ln118_7_fu_2233_p1 = i_2_reg_727[28:0];

assign trunc_ln118_8_fu_2251_p1 = add_ln118_2_fu_2245_p2[16:0];

assign trunc_ln118_fu_1405_p1 = i_reg_390[26:0];

assign trunc_ln120_3_fu_1621_p1 = j_reg_464[10:0];

assign trunc_ln120_4_fu_2108_p1 = j_reg_464[8:0];

assign trunc_ln120_5_fu_2120_p1 = j_reg_464[10:0];

assign trunc_ln120_fu_1609_p1 = j_reg_464[8:0];

assign trunc_ln130_1_fu_1576_p1 = M_t_load_4_i_reg_474[8:0];

assign trunc_ln130_2_fu_2075_p1 = M_t_load_6_i_reg_651[8:0];

assign trunc_ln130_fu_1455_p1 = M_t_load_2_i_reg_380[8:0];

assign trunc_ln133_1_fu_1481_p1 = r1_reg_451[28:0];

assign trunc_ln133_2_fu_1499_p1 = add_ln133_3_fu_1493_p2[16:0];

assign trunc_ln133_3_fu_1503_p1 = new_col_3_fu_1464_p2[16:0];

assign trunc_ln133_4_fu_1595_p1 = new_col_fu_1585_p2[16:0];

assign trunc_ln133_5_fu_2094_p1 = new_col_2_fu_2084_p2[16:0];

assign trunc_ln133_fu_1469_p1 = r1_reg_451[26:0];

assign trunc_ln134_1_fu_2577_p1 = r2_reg_438[28:0];

assign trunc_ln134_2_fu_2595_p1 = add_ln134_3_fu_2589_p2[16:0];

assign trunc_ln134_fu_2565_p1 = r2_reg_438[26:0];

assign trunc_ln157_1_fu_2354_p1 = ap_phi_mux_move_type_phi_fu_765_p4[1:0];

assign trunc_ln157_fu_1855_p1 = ap_phi_mux_move_type_2_phi_fu_592_p4[1:0];

assign trunc_ln158_1_fu_2293_p1 = colt_1_fu_2289_p2[16:0];

assign trunc_ln158_fu_1794_p1 = colt_fu_1790_p2[16:0];

assign trunc_ln173_1_fu_1912_p1 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_row1_ce_out[28:0];

assign trunc_ln173_2_fu_1929_p1 = add_ln173_2_fu_1923_p2[16:0];

assign trunc_ln173_3_fu_2400_p1 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_row1_3_ce_out[26:0];

assign trunc_ln173_4_fu_2411_p1 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_17_fu_1012_row1_3_ce_out[28:0];

assign trunc_ln173_5_fu_2428_p1 = add_ln173_3_fu_2422_p2[16:0];

assign trunc_ln173_fu_1901_p1 = grp_greedy_potential_reduce_with_debug_Pipeline_VITIS_LOOP_158_1_fu_948_row1_ce_out[26:0];

assign trunc_ln174_1_fu_1955_p1 = ap_phi_mux_row2_2_phi_fu_603_p4[28:0];

assign trunc_ln174_2_fu_1973_p1 = add_ln174_2_fu_1967_p2[16:0];

assign trunc_ln174_3_fu_2442_p1 = ap_phi_mux_row2_phi_fu_776_p4[26:0];

assign trunc_ln174_4_fu_2454_p1 = ap_phi_mux_row2_phi_fu_776_p4[28:0];

assign trunc_ln174_5_fu_2472_p1 = add_ln174_3_fu_2466_p2[16:0];

assign trunc_ln174_fu_1943_p1 = ap_phi_mux_row2_2_phi_fu_603_p4[26:0];

assign trunc_ln177_1_fu_1811_p1 = rowt_fu_1785_p2[28:0];

assign trunc_ln177_2_fu_1829_p1 = add_ln177_fu_1823_p2[16:0];

assign trunc_ln177_3_fu_2298_p1 = rowt_1_fu_2284_p2[26:0];

assign trunc_ln177_4_fu_2310_p1 = rowt_1_fu_2284_p2[28:0];

assign trunc_ln177_5_fu_2328_p1 = add_ln177_1_fu_2322_p2[16:0];

assign trunc_ln177_fu_1799_p1 = rowt_fu_1785_p2[26:0];

assign trunc_ln193_1_fu_2217_p1 = indvars_iv339_i_reg_738[30:0];

assign trunc_ln193_fu_1718_p1 = indvars_iv309_i_reg_565[30:0];

assign trunc_ln1_fu_2690_p4 = {{add_ln268_fu_2685_p2[63:2]}};

assign trunc_ln225_fu_1523_p1 = j_reg_464[16:0];

assign trunc_ln231_fu_2009_p1 = j_reg_464[31:0];

assign trunc_ln235_fu_2509_p1 = j_reg_464[31:0];

assign trunc_ln249_1_fu_1152_p1 = M_rows[8:0];

assign trunc_ln249_fu_1144_p1 = M_cols[30:0];

assign trunc_ln2_fu_2789_p4 = {{add_ln269_1_fu_2784_p2[63:2]}};

assign trunc_ln3_fu_2831_p4 = {{add_ln270_1_fu_2826_p2[63:2]}};

assign trunc_ln4_fu_1156_p4 = {{debug_dram[63:2]}};

assign trunc_ln5_fu_1183_p4 = {{add_ln252_fu_1177_p2[63:2]}};

assign trunc_ln6_fu_1256_p4 = {{add_ln253_fu_1251_p2[63:2]}};

assign trunc_ln7_fu_1289_p4 = {{add_ln254_fu_1284_p2[63:2]}};

assign trunc_ln8_fu_1314_p4 = {{add_ln255_fu_1309_p2[63:2]}};

assign trunc_ln9_fu_2873_p4 = {{add_ln271_1_fu_2868_p2[63:2]}};

assign trunc_ln_fu_1115_p4 = {{mul_fu_1070_p2[63:35]}};

assign xor_ln172_1_fu_2365_p2 = (tmp_15_fu_2358_p3 ^ 1'd1);

assign xor_ln172_fu_1866_p2 = (tmp_10_fu_1859_p3 ^ 1'd1);

assign zext_ln133_1_fu_1604_p1 = add_ln133_1_fu_1599_p2;

assign zext_ln133_2_fu_2103_p1 = add_ln133_2_fu_2098_p2;

assign zext_ln133_fu_1513_p1 = add_ln133_fu_1507_p2;

assign zext_ln134_1_fu_1645_p1 = add_ln134_1_fu_1639_p2;

assign zext_ln134_2_fu_2144_p1 = add_ln134_2_fu_2138_p2;

assign zext_ln134_fu_2604_p1 = add_ln134_fu_2599_p2;

assign zext_ln136_1_fu_1664_p1 = tmp_9_fu_1657_p3;

assign zext_ln136_2_fu_2163_p1 = tmp_14_fu_2156_p3;

assign zext_ln136_fu_2630_p1 = tmp_6_fu_2623_p3;

assign zext_ln173_1_fu_2437_p1 = add_ln173_1_fu_2432_p2;

assign zext_ln173_fu_1938_p1 = add_ln173_fu_1933_p2;

assign zext_ln174_1_fu_2485_p1 = add_ln174_1_fu_2481_p2;

assign zext_ln174_fu_1986_p1 = add_ln174_fu_1982_p2;

assign zext_ln192_1_fu_2276_p1 = $unsigned(sext_ln192_3_fu_2273_p1);

assign zext_ln192_fu_1777_p1 = $unsigned(sext_ln192_1_fu_1774_p1);

assign zext_ln193_1_fu_2202_p1 = i_2_reg_727;

assign zext_ln193_fu_1703_p1 = i_1_reg_554;

assign zext_ln225_1_fu_1386_p1 = i_reg_390;

assign zext_ln225_fu_1401_p1 = indvars_iv357_i_reg_401;

assign zext_ln245_fu_1137_p1 = rec_capacity_reg_3086;

assign zext_ln246_fu_1338_p1 = ap_phi_mux_rec_idx_phi_fu_372_p4;

assign zext_ln251_1_fu_1280_p1 = smax1_reg_3165;

assign zext_ln251_fu_1276_p1 = smax_reg_3160;

assign zext_ln260_fu_1363_p1 = smax3_fu_1356_p3;

assign zext_ln267_1_fu_2897_p1 = smax22_reg_3703;

assign zext_ln267_fu_2893_p1 = smax21_reg_3698;

always @ (posedge ap_clk) begin
    zext_ln245_reg_3119[31:29] <= 3'b000;
    zext_ln260_reg_3212[94:31] <= 64'b0000000000000000000000000000000000000000000000000000000000000000;
    zext_ln225_1_reg_3232[31] <= 1'b0;
    trunc_ln118_2_reg_3251[5:0] <= 6'b000000;
    trunc_ln133_2_reg_3279[5:0] <= 6'b000000;
    add_ln120_reg_3336[5:0] <= 6'b000000;
    add_ln136_1_reg_3341[5:0] <= 6'b000000;
    trunc_ln118_5_reg_3375[5:0] <= 6'b000000;
    trunc_ln177_2_reg_3424[5:0] <= 6'b000000;
    trunc_ln173_2_reg_3454[5:0] <= 6'b000000;
    trunc_ln174_2_reg_3459[5:0] <= 6'b000000;
    add_ln120_5_reg_3504[5:0] <= 6'b000000;
    add_ln136_2_reg_3509[5:0] <= 6'b000000;
    trunc_ln118_8_reg_3543[5:0] <= 6'b000000;
    trunc_ln177_5_reg_3591[5:0] <= 6'b000000;
    trunc_ln173_5_reg_3622[5:0] <= 6'b000000;
    trunc_ln174_5_reg_3627[5:0] <= 6'b000000;
    trunc_ln134_2_reg_3654[5:0] <= 6'b000000;
    add_ln136_reg_3664[5:0] <= 6'b000000;
end

endmodule //fmm_reduce_kernel_greedy_potential_reduce_with_debug
