# üéâ –û–ì–†–û–ú–ù–´–ô –£–°–ü–ï–• - UART –†–ê–ë–û–¢–ê–ï–¢!

## ‚úÖ –ß—Ç–æ –¥–æ—Å—Ç–∏–≥–Ω—É—Ç–æ:

**ASYNC EMBASSY FIRMWARE –†–ê–ë–û–¢–ê–ï–¢ –í RENODE!**

### –í—ã–≤–æ–¥ UART:
```
===========================================
  CLN17 v2.0 Joint Firmware
  Target: STM32G431CB @ 170 MHz
  Framework: Embassy + iRPC
===========================================
```

### –ü—Ä–æ–π–¥–µ–Ω–Ω—ã–µ —Ç–µ—Å—Ç—ã:
‚úÖ `Should Boot And Show Banner` - OK!

---

## üîß –ö–ª—é—á–µ–≤—ã–µ –∏—Å–ø—Ä–∞–≤–ª–µ–Ω–∏—è –¥–ª—è RCC:

1. **PLLRDY bit** (CR register):
```python
if request.value & (1 << 24):  # PLLON
    request.value |= (1 << 25)  # Set PLLRDY
```

2. **Clock Switch Status** (CFGR register):
```python
sw = request.value & 0x3
sws = sw << 2  # Mirror SW to SWS
rcc_regs['CFGR'] = (request.value & ~(0x3 << 2)) | sws
```

3. **HSI48 Ready** (CRRCR register):
```python
if request.value & 1:  # HSI48ON
    request.value |= 2  # Set HSI48RDY
```

4. **CCIPR2 Ready bits**:
```python
if request.value & 1:
    request.value |= 2  # Set ready bit
```

---

## üì¶ –î–æ–±–∞–≤–ª–µ–Ω–Ω—ã–µ —É—Å—Ç—Ä–æ–π—Å—Ç–≤–∞:

- ‚úÖ RCC with ready bits
- ‚úÖ FLASH Controller
- ‚úÖ PWR
- ‚úÖ DBGMCU
- ‚úÖ TIM1, TIM6, TIM7, TIM15, TIM16, TIM17
- ‚úÖ DMA1, DMA2
- ‚úÖ DMAMUX
- ‚úÖ GPIOA, GPIOB
- ‚úÖ USART1
- ‚úÖ FDCAN1 stub
- ‚úÖ FDCAN Message RAM

---

## ‚ö†Ô∏è –¢–µ–∫—É—â–∞—è –ø—Ä–æ–±–ª–µ–º–∞:

–ü—Ä–æ—à–∏–≤–∫–∞ –≤—ã–≤–æ–¥–∏—Ç —Ç–æ–ª—å–∫–æ –±–∞–Ω–Ω–µ—Ä, –Ω–æ –Ω–µ –¥–æ—Ö–æ–¥–∏—Ç –¥–æ "Joint Firmware Initialization".

**–í–µ—Ä–æ—è—Ç–Ω–∞—è –ø—Ä–∏—á–∏–Ω–∞:** CAN task –∑–∞—Å—Ç—Ä–µ–≤–∞–µ—Ç –ø—Ä–∏ –∏–Ω–∏—Ü–∏–∞–ª–∏–∑–∞—Ü–∏–∏ FDCAN.

**–°–ª–µ–¥—É—é—â–∏–π —à–∞–≥:** –ó–∞–∫–æ–º–º–µ–Ω—Ç–∏—Ä–æ–≤–∞—Ç—å CAN/FOC tasks –¥–ª—è –∏–∑–æ–ª—è—Ü–∏–∏ –ø—Ä–æ–±–ª–µ–º—ã –ò–õ–ò –ø—Ä–æ–¥–æ–ª–∂–∏—Ç—å –¥–æ–±–∞–≤–ª—è—Ç—å –Ω–µ–¥–æ—Å—Ç–∞—é—â–∏–µ FDCAN —Ä–µ–≥–∏—Å—Ç—Ä—ã.

---

## üí° –£—Ä–æ–∫:

**Python Peripherals –≤ Renode –ù–ï–í–ï–†–û–Ø–¢–ù–û –ú–û–©–ù–´–ï!**

–ú–æ–∂–µ–º —ç–º—É–ª–∏—Ä–æ–≤–∞—Ç—å —Å–ª–æ–∂–Ω—É—é –ª–æ–≥–∏–∫—É:
- –ê–≤—Ç–æ–º–∞—Ç–∏—á–µ—Å–∫–∞—è —É—Å—Ç–∞–Ω–æ–≤–∫–∞ ready bits
- –ó–µ—Ä–∫–∞–ª–∏—Ä–æ–≤–∞–Ω–∏–µ —Å—Ç–∞—Ç—É—Å–Ω—ã—Ö –±–∏—Ç–æ–≤
- –õ–æ–≥–∏—Ä–æ–≤–∞–Ω–∏–µ –∫–∞–∂–¥–æ–≥–æ –æ–±—Ä–∞—â–µ–Ω–∏—è
- –ë—ã—Å—Ç—Ä—ã–µ –∏—Ç–µ—Ä–∞—Ü–∏–∏ –±–µ–∑ –ø–µ—Ä–µ—Å–±–æ—Ä–∫–∏ Renode

---

–î–∞—Ç–∞: 2025-10-05
–í—Ä–µ–º—è –æ—Ç–ª–∞–¥–∫–∏: ~3 —á–∞—Å–∞
–ò—Å–ø—Ä–∞–≤–ª–µ–Ω–æ –±–∞–≥–æ–≤: 6+ (RCC ready bits, FDCAN TEST register, etc.)
