ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 1


   1              		.cpu cortex-m4
   2              		.arch armv7e-m
   3              		.fpu fpv4-sp-d16
   4              		.eabi_attribute 27, 1
   5              		.eabi_attribute 28, 1
   6              		.eabi_attribute 20, 1
   7              		.eabi_attribute 21, 1
   8              		.eabi_attribute 23, 3
   9              		.eabi_attribute 24, 1
  10              		.eabi_attribute 25, 1
  11              		.eabi_attribute 26, 1
  12              		.eabi_attribute 30, 1
  13              		.eabi_attribute 34, 1
  14              		.eabi_attribute 18, 4
  15              		.file	"y_lora.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.file 1 "FML/Src/y_lora.c"
  20              		.section	.text.memcpy1,"ax",%progbits
  21              		.align	1
  22              		.syntax unified
  23              		.thumb
  24              		.thumb_func
  26              	memcpy1:
  27              	.LVL0:
  28              	.LFB288:
   1:FML/Src/y_lora.c **** /// -----------------------------------------------------------------------------------------------
   2:FML/Src/y_lora.c **** ///
   3:FML/Src/y_lora.c **** /// MIT License
   4:FML/Src/y_lora.c **** ///
   5:FML/Src/y_lora.c **** /// Permission is hereby granted, free of charge, to any person obtaining a copy
   6:FML/Src/y_lora.c **** /// of this software and associated documentation files (the "Software"), to deal
   7:FML/Src/y_lora.c **** /// in the Software without restriction, including without limitation the rights
   8:FML/Src/y_lora.c **** /// to use, copy, modify, merge, publish, distribute, sublicense, and/or sell
   9:FML/Src/y_lora.c **** /// copies of the Software, and to permit persons to whom the Software is
  10:FML/Src/y_lora.c **** /// furnished to do so, subject to the following conditions:
  11:FML/Src/y_lora.c **** ///
  12:FML/Src/y_lora.c **** /// The above copyright notice and this permission notice shall be included in all
  13:FML/Src/y_lora.c **** /// copies or substantial portions of the Software.
  14:FML/Src/y_lora.c **** ///
  15:FML/Src/y_lora.c **** /// THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND, EXPRESS OR
  16:FML/Src/y_lora.c **** /// IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,
  17:FML/Src/y_lora.c **** /// FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT. IN NO EVENT SHALL THE
  18:FML/Src/y_lora.c **** /// AUTHORS OR COPYRIGHT HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER
  19:FML/Src/y_lora.c **** /// LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING FROM,
  20:FML/Src/y_lora.c **** /// OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR OTHER DEALINGS IN THE
  21:FML/Src/y_lora.c **** /// SOFTWARE.
  22:FML/Src/y_lora.c **** ///
  23:FML/Src/y_lora.c **** /// Copyright (c) 2022 ycz. All rights reserved.
  24:FML/Src/y_lora.c **** ///
  25:FML/Src/y_lora.c **** /// Created by ycz on 2022/9/12.
  26:FML/Src/y_lora.c **** ///
  27:FML/Src/y_lora.c **** /// @brief
  28:FML/Src/y_lora.c **** ///     y_lora ÊòØ sx127x lora ËäØÁâáÁ≥ªÂàóÁöÑ‰∏ÄÁßçÈ©±Âä®Á®ãÂ∫è„ÄÇ
  29:FML/Src/y_lora.c **** ///
  30:FML/Src/y_lora.c **** /// -----------------------------------------------------------------------------------------------
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 2


  31:FML/Src/y_lora.c **** 
  32:FML/Src/y_lora.c **** 
  33:FML/Src/y_lora.c **** 
  34:FML/Src/y_lora.c **** /// -----------------------------------------------------------------------------------------------
  35:FML/Src/y_lora.c **** /// Â§¥Êñá‰ª∂
  36:FML/Src/y_lora.c **** /// -----------------------------------------------------------------------------------------------
  37:FML/Src/y_lora.c **** 
  38:FML/Src/y_lora.c **** #include "y_lora.h"
  39:FML/Src/y_lora.c **** 
  40:FML/Src/y_lora.c **** #include <math.h>
  41:FML/Src/y_lora.c **** #include <string.h>
  42:FML/Src/y_lora.c **** #include <stdlib.h>
  43:FML/Src/y_lora.c **** #include "y_lora_Regs_Fsk.h"
  44:FML/Src/y_lora.c **** #include "y_lora_Regs_LoRa.h"
  45:FML/Src/y_lora.c **** //#include "y_log.h"
  46:FML/Src/y_lora.c **** #include "spi.h"
  47:FML/Src/y_lora.c **** #include "shell_port.h"
  48:FML/Src/y_lora.c **** 
  49:FML/Src/y_lora.c **** 
  50:FML/Src/y_lora.c **** 
  51:FML/Src/y_lora.c **** /// -----------------------------------------------------------------------------------------------
  52:FML/Src/y_lora.c **** /// ÂÆèÂÆö‰πâ
  53:FML/Src/y_lora.c **** /// -----------------------------------------------------------------------------------------------
  54:FML/Src/y_lora.c **** 
  55:FML/Src/y_lora.c **** #define RSSI_OFFSET_LF (-164)  ///< Â∏∏ÈáèÂÄºÈúÄË¶ÅËÆ°ÁÆóRSSIÂÄº
  56:FML/Src/y_lora.c **** #define RSSI_OFFSET_HF (-157)  ///< Â∏∏ÈáèÂÄºÈúÄË¶ÅËÆ°ÁÆóRSSIÂÄº
  57:FML/Src/y_lora.c **** 
  58:FML/Src/y_lora.c **** 
  59:FML/Src/y_lora.c **** 
  60:FML/Src/y_lora.c **** /// -----------------------------------------------------------------------------------------------
  61:FML/Src/y_lora.c **** /// ÁªìÊûÑ‰Ωì
  62:FML/Src/y_lora.c **** /// -----------------------------------------------------------------------------------------------
  63:FML/Src/y_lora.c **** 
  64:FML/Src/y_lora.c **** /// Êó†Á∫øÁîµÂØÑÂ≠òÂô®ÂÆö‰πâ
  65:FML/Src/y_lora.c **** typedef struct {
  66:FML/Src/y_lora.c ****     RadioModem_e Modem;
  67:FML/Src/y_lora.c ****     uint8_t      Addr;
  68:FML/Src/y_lora.c ****     uint8_t      Value;
  69:FML/Src/y_lora.c **** } RadioRegisters_t;
  70:FML/Src/y_lora.c **** 
  71:FML/Src/y_lora.c **** /// FSK Â∏¶ÂÆΩÂÆö‰πâ
  72:FML/Src/y_lora.c **** typedef struct {
  73:FML/Src/y_lora.c ****     uint32_t bandwidth;
  74:FML/Src/y_lora.c ****     uint8_t  RegValue;
  75:FML/Src/y_lora.c **** } FskBandwidth_t;
  76:FML/Src/y_lora.c **** 
  77:FML/Src/y_lora.c **** 
  78:FML/Src/y_lora.c **** 
  79:FML/Src/y_lora.c **** /// -----------------------------------------------------------------------------------------------
  80:FML/Src/y_lora.c **** /// ÁßÅÊúâÂÖ®Â±ÄÂ∏∏Èáè
  81:FML/Src/y_lora.c **** /// -----------------------------------------------------------------------------------------------
  82:FML/Src/y_lora.c **** 
  83:FML/Src/y_lora.c **** LORA_st *lora_dev = NULL;
  84:FML/Src/y_lora.c **** 
  85:FML/Src/y_lora.c **** typedef struct jt_lora_Seting_params{
  86:FML/Src/y_lora.c ****     uint32_t Freq ;
  87:FML/Src/y_lora.c ****     uint8_t Power;
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 3


  88:FML/Src/y_lora.c ****     uint8_t Bandwidth;
  89:FML/Src/y_lora.c ****     uint8_t Datarate;
  90:FML/Src/y_lora.c ****     uint8_t Coderate;
  91:FML/Src/y_lora.c **** };
  92:FML/Src/y_lora.c **** struct jt_lora_Seting_params jt_lora_params = {
  93:FML/Src/y_lora.c ****         .Freq = 437000000,
  94:FML/Src/y_lora.c ****         .Power = 20,
  95:FML/Src/y_lora.c ****         .Bandwidth = 2,
  96:FML/Src/y_lora.c ****         .Datarate = 8,
  97:FML/Src/y_lora.c ****         .Coderate = 1,
  98:FML/Src/y_lora.c **** };
  99:FML/Src/y_lora.c **** static const FskBandwidth_t FskBandwidths[] = {
 100:FML/Src/y_lora.c ****         {2600, 0x17},    ///< Âç†‰Ωç
 101:FML/Src/y_lora.c ****         {3100, 0x0F},    ///< Âç†‰Ωç
 102:FML/Src/y_lora.c ****         {3900, 0x07},    ///< Âç†‰Ωç
 103:FML/Src/y_lora.c ****         {5200, 0x16},    ///< Âç†‰Ωç
 104:FML/Src/y_lora.c ****         {6300, 0x0E},    ///< Âç†‰Ωç
 105:FML/Src/y_lora.c ****         {7800, 0x06},    ///< Âç†‰Ωç
 106:FML/Src/y_lora.c ****         {10400, 0x15},   ///< Âç†‰Ωç
 107:FML/Src/y_lora.c ****         {12500, 0x0D},   ///< Âç†‰Ωç
 108:FML/Src/y_lora.c ****         {15600, 0x05},   ///< Âç†‰Ωç
 109:FML/Src/y_lora.c ****         {20800, 0x14},   ///< Âç†‰Ωç
 110:FML/Src/y_lora.c ****         {25000, 0x0C},   ///< Âç†‰Ωç
 111:FML/Src/y_lora.c ****         {31300, 0x04},   ///< Âç†‰Ωç
 112:FML/Src/y_lora.c ****         {41700, 0x13},   ///< Âç†‰Ωç
 113:FML/Src/y_lora.c ****         {50000, 0x0B},   ///< Âç†‰Ωç
 114:FML/Src/y_lora.c ****         {62500, 0x03},   ///< Âç†‰Ωç
 115:FML/Src/y_lora.c ****         {83333, 0x12},   ///< Âç†‰Ωç
 116:FML/Src/y_lora.c ****         {100000, 0x0A},  ///< Âç†‰Ωç
 117:FML/Src/y_lora.c ****         {125000, 0x02},  ///< Âç†‰Ωç
 118:FML/Src/y_lora.c ****         {166700, 0x11},  ///< Âç†‰Ωç
 119:FML/Src/y_lora.c ****         {200000, 0x09},  ///< Âç†‰Ωç
 120:FML/Src/y_lora.c ****         {250000, 0x01},  ///< Âç†‰Ωç
 121:FML/Src/y_lora.c ****         {300000, 0x00},  ///<  Invalid Bandwidth
 122:FML/Src/y_lora.c **** };                       ///< È¢ÑÂÖàËÆ°ÁÆóÁöÑ FSK Â∏¶ÂÆΩÂØÑÂ≠òÂô®ÂÄº
 123:FML/Src/y_lora.c **** static const RadioRegisters_t RadioRegsInit[] = {
 124:FML/Src/y_lora.c ****         {MODEM_FSK, REG_LNA, 0x23},
 125:FML/Src/y_lora.c ****         {MODEM_FSK, REG_RXCONFIG, 0x1E},
 126:FML/Src/y_lora.c ****         {MODEM_FSK, REG_RSSICONFIG, 0xD2},
 127:FML/Src/y_lora.c ****         {MODEM_FSK, REG_AFCFEI, 0x01},
 128:FML/Src/y_lora.c ****         {MODEM_FSK, REG_PREAMBLEDETECT, 0xAA},
 129:FML/Src/y_lora.c ****         {MODEM_FSK, REG_OSC, 0x07},
 130:FML/Src/y_lora.c ****         {MODEM_FSK, REG_SYNCCONFIG, 0x12},
 131:FML/Src/y_lora.c ****         {MODEM_FSK, REG_SYNCVALUE1, 0xC1},
 132:FML/Src/y_lora.c ****         {MODEM_FSK, REG_SYNCVALUE2, 0x94},
 133:FML/Src/y_lora.c ****         {MODEM_FSK, REG_SYNCVALUE3, 0xC1},
 134:FML/Src/y_lora.c ****         {MODEM_FSK, REG_PACKETCONFIG1, 0xD8},
 135:FML/Src/y_lora.c ****         {MODEM_FSK, REG_FIFOTHRESH, 0x8F},
 136:FML/Src/y_lora.c ****         {MODEM_FSK, REG_IMAGECAL, 0x02},
 137:FML/Src/y_lora.c ****         {MODEM_FSK, REG_DIOMAPPING1, 0x00},
 138:FML/Src/y_lora.c ****         {MODEM_FSK, REG_DIOMAPPING2, 0x30},
 139:FML/Src/y_lora.c ****         {MODEM_LORA, REG_LR_PAYLOADMAXLENGTH, 0xFF},
 140:FML/Src/y_lora.c **** };  ///< Êó†Á∫øÁîµÁ°¨‰ª∂ÂØÑÂ≠òÂô®ÂàùÂßãÂåñ
 141:FML/Src/y_lora.c **** 
 142:FML/Src/y_lora.c **** 
 143:FML/Src/y_lora.c **** 
 144:FML/Src/y_lora.c **** /// -----------------------------------------------------------------------------------------------
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 4


 145:FML/Src/y_lora.c **** /// ÁßÅÊúâÂáΩÊï∞
 146:FML/Src/y_lora.c **** /// -----------------------------------------------------------------------------------------------
 147:FML/Src/y_lora.c **** 
 148:FML/Src/y_lora.c **** /// @brief   Â§çÂà∂Êï∞ÊçÆÂà∞ÊåáÂÆöÂú∞ÂùÄ
 149:FML/Src/y_lora.c **** /// @param   [in] dst                      ÁõÆÁöÑÂú∞ÂùÄ
 150:FML/Src/y_lora.c **** /// @param   [in] src                      Ê∫êÂú∞ÂùÄ
 151:FML/Src/y_lora.c **** /// @param   [in] size                     Êï∞ÊçÆÂ§ßÂ∞è
 152:FML/Src/y_lora.c **** static void memcpy1(uint8_t *dst, const uint8_t *src, uint16_t size) {
  29              		.loc 1 152 70 view -0
  30              		.cfi_startproc
  31              		@ args = 0, pretend = 0, frame = 0
  32              		@ frame_needed = 0, uses_anonymous_args = 0
  33              		@ link register save eliminated.
 153:FML/Src/y_lora.c ****     while (size--) {
  34              		.loc 1 153 5 view .LVU1
  35              		.loc 1 153 11 is_stmt 0 view .LVU2
  36 0000 04E0     		b	.L2
  37              	.LVL1:
  38              	.L3:
 154:FML/Src/y_lora.c ****         *dst++ = *src++;
  39              		.loc 1 154 9 is_stmt 1 view .LVU3
  40              		.loc 1 154 18 is_stmt 0 view .LVU4
  41 0002 11F8012B 		ldrb	r2, [r1], #1	@ zero_extendqisi2
  42              	.LVL2:
  43              		.loc 1 154 16 view .LVU5
  44 0006 00F8012B 		strb	r2, [r0], #1
  45              	.LVL3:
 153:FML/Src/y_lora.c ****     while (size--) {
  46              		.loc 1 153 16 view .LVU6
  47 000a 1A46     		mov	r2, r3
  48              	.LVL4:
  49              	.L2:
 153:FML/Src/y_lora.c ****     while (size--) {
  50              		.loc 1 153 12 is_stmt 1 view .LVU7
 153:FML/Src/y_lora.c ****     while (size--) {
  51              		.loc 1 153 16 is_stmt 0 view .LVU8
  52 000c 531E     		subs	r3, r2, #1
  53 000e 9BB2     		uxth	r3, r3
  54              	.LVL5:
 153:FML/Src/y_lora.c ****     while (size--) {
  55              		.loc 1 153 12 view .LVU9
  56 0010 002A     		cmp	r2, #0
  57 0012 F6D1     		bne	.L3
 155:FML/Src/y_lora.c ****     }
 156:FML/Src/y_lora.c **** }
  58              		.loc 1 156 1 view .LVU10
  59 0014 7047     		bx	lr
  60              		.cfi_endproc
  61              	.LFE288:
  63              		.section	.text._y_lora_get_Fsk_bandwidth_addr,"ax",%progbits
  64              		.align	1
  65              		.syntax unified
  66              		.thumb
  67              		.thumb_func
  69              	_y_lora_get_Fsk_bandwidth_addr:
  70              	.LVL6:
  71              	.LFB289:
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 5


 157:FML/Src/y_lora.c **** 
 158:FML/Src/y_lora.c **** /// @brief   ËøîÂõûÂ∑≤Áü•ÁöÑ FSK Â∏¶ÂÆΩÂØÑÂ≠òÂô®ÂÄº
 159:FML/Src/y_lora.c **** /// @param   [in] bandwidth                ‰ª• Hz ‰∏∫Âçï‰ΩçÁöÑÂ∏¶ÂÆΩÂÄº
 160:FML/Src/y_lora.c **** /// @return  Â∏¶ÂÆΩÂØÑÂ≠òÂô®ÂÄº„ÄÇ
 161:FML/Src/y_lora.c **** static uint8_t _y_lora_get_Fsk_bandwidth_addr(uint32_t bandwidth) {
  72              		.loc 1 161 67 is_stmt 1 view -0
  73              		.cfi_startproc
  74              		@ args = 0, pretend = 0, frame = 0
  75              		@ frame_needed = 0, uses_anonymous_args = 0
  76              		@ link register save eliminated.
 162:FML/Src/y_lora.c **** 
 163:FML/Src/y_lora.c ****     for (uint32_t i = 0; i < (sizeof(FskBandwidths) / sizeof(FskBandwidth_t)) - 1; i++) {
  77              		.loc 1 163 5 view .LVU12
  78              	.LBB2:
  79              		.loc 1 163 10 view .LVU13
  80              		.loc 1 163 19 is_stmt 0 view .LVU14
  81 0000 0023     		movs	r3, #0
  82              		.loc 1 163 5 view .LVU15
  83 0002 00E0     		b	.L5
  84              	.LVL7:
  85              	.L6:
  86              		.loc 1 163 85 is_stmt 1 discriminator 2 view .LVU16
  87 0004 0133     		adds	r3, r3, #1
  88              	.LVL8:
  89              	.L5:
  90              		.loc 1 163 28 discriminator 1 view .LVU17
  91 0006 142B     		cmp	r3, #20
  92 0008 0ED8     		bhi	.L9
 164:FML/Src/y_lora.c ****         if ((bandwidth >= FskBandwidths[i].bandwidth) && (bandwidth < FskBandwidths[i + 1].bandwidt
  93              		.loc 1 164 9 view .LVU18
  94              		.loc 1 164 43 is_stmt 0 view .LVU19
  95 000a 084A     		ldr	r2, .L10
  96 000c 52F83320 		ldr	r2, [r2, r3, lsl #3]
  97              		.loc 1 164 12 view .LVU20
  98 0010 8242     		cmp	r2, r0
  99 0012 F7D8     		bhi	.L6
 100              		.loc 1 164 87 discriminator 1 view .LVU21
 101 0014 5A1C     		adds	r2, r3, #1
 102              		.loc 1 164 91 discriminator 1 view .LVU22
 103 0016 0549     		ldr	r1, .L10
 104 0018 51F83220 		ldr	r2, [r1, r2, lsl #3]
 105              		.loc 1 164 55 discriminator 1 view .LVU23
 106 001c 8242     		cmp	r2, r0
 107 001e F1D9     		bls	.L6
 165:FML/Src/y_lora.c ****             return FskBandwidths[i].RegValue;
 108              		.loc 1 165 13 is_stmt 1 view .LVU24
 109              		.loc 1 165 36 is_stmt 0 view .LVU25
 110 0020 01EBC303 		add	r3, r1, r3, lsl #3
 111              	.LVL9:
 112              		.loc 1 165 36 view .LVU26
 113 0024 1879     		ldrb	r0, [r3, #4]	@ zero_extendqisi2
 114              	.LVL10:
 115              		.loc 1 165 36 view .LVU27
 116 0026 7047     		bx	lr
 117              	.LVL11:
 118              	.L9:
 119              		.loc 1 165 36 view .LVU28
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 6


 120              	.LBE2:
 166:FML/Src/y_lora.c ****         }
 167:FML/Src/y_lora.c ****     }
 168:FML/Src/y_lora.c **** 
 169:FML/Src/y_lora.c ****     //YLOGE("Fsk bandwidth reg value not found");
 170:FML/Src/y_lora.c ****     return FskBandwidths[21].RegValue;
 121              		.loc 1 170 29 view .LVU29
 122 0028 0020     		movs	r0, #0
 123              	.LVL12:
 171:FML/Src/y_lora.c **** }
 124              		.loc 1 171 1 view .LVU30
 125 002a 7047     		bx	lr
 126              	.L11:
 127              		.align	2
 128              	.L10:
 129 002c 00000000 		.word	FskBandwidths
 130              		.cfi_endproc
 131              	.LFE289:
 133              		.section	.text.Dummy_Callback,"ax",%progbits
 134              		.align	1
 135              		.global	Dummy_Callback
 136              		.syntax unified
 137              		.thumb
 138              		.thumb_func
 140              	Dummy_Callback:
 141              	.LFB298:
 172:FML/Src/y_lora.c **** 
 173:FML/Src/y_lora.c **** /// @brief    ËÆæÁΩÆ SX1276 Êìç‰ΩúÊ®°Âºè
 174:FML/Src/y_lora.c **** /// @param    [in] lora                    lora Âè•ÊüÑ
 175:FML/Src/y_lora.c **** /// @param    [in] opMode                  Êñ∞ÁöÑÊ®°Âºè
 176:FML/Src/y_lora.c **** static void _y_lora_set_op_mode(LORA_st *lora, uint8_t opMode) {
 177:FML/Src/y_lora.c **** 
 178:FML/Src/y_lora.c ****     // Êñ≠Ë®Ä
 179:FML/Src/y_lora.c ****     if (lora == NULL) {
 180:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 181:FML/Src/y_lora.c ****         return;
 182:FML/Src/y_lora.c ****     }
 183:FML/Src/y_lora.c **** 
 184:FML/Src/y_lora.c ****     y_lora_write(lora, REG_OPMODE, (y_lora_read(lora, REG_OPMODE) & RF_OPMODE_MASK) | opMode);
 185:FML/Src/y_lora.c **** }
 186:FML/Src/y_lora.c **** 
 187:FML/Src/y_lora.c **** /// @brief    ÂØπ LF Âíå HF È¢ëÊÆµÊâßË°å Rx ÈìæÊ†°ÂáÜ ÂøÖÈ°ªÂú®ÈáçÁΩÆÂêéÁ´ãÂç≥Ë∞ÉÁî®Ôºå‰ª•‰æøÊâÄÊúâ
 188:FML/Src/y_lora.c **** /// @param    [in] lora                    lora Âè•ÊüÑ
 189:FML/Src/y_lora.c **** static void _y_lora_rx_chain_calibration(LORA_st *lora) {
 190:FML/Src/y_lora.c **** 
 191:FML/Src/y_lora.c ****     // Êñ≠Ë®Ä
 192:FML/Src/y_lora.c ****     if (lora == NULL) {
 193:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 194:FML/Src/y_lora.c ****         return;
 195:FML/Src/y_lora.c ****     }
 196:FML/Src/y_lora.c **** 
 197:FML/Src/y_lora.c ****     // save context
 198:FML/Src/y_lora.c ****     uint8_t  regPaConfigInitVal = y_lora_read(lora, REG_PACONFIG);
 199:FML/Src/y_lora.c ****     uint32_t initialFreq =
 200:FML/Src/y_lora.c ****             (uint32_t) ((double) (((uint32_t) y_lora_read(lora, REG_FRFMSB) << 16) | ((uint32_t) y_
 201:FML/Src/y_lora.c ****                         * (double) LORA_FREQ_STEP);
 202:FML/Src/y_lora.c **** 
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 7


 203:FML/Src/y_lora.c ****     // Cut the PA just in case, RFO output, power = -1 dBm
 204:FML/Src/y_lora.c ****     y_lora_write(lora, REG_PACONFIG, 0x00);
 205:FML/Src/y_lora.c **** 
 206:FML/Src/y_lora.c ****     // Launch Rx chain calibration for LF band
 207:FML/Src/y_lora.c ****     y_lora_write(lora, REG_IMAGECAL, (y_lora_read(lora, REG_IMAGECAL) & RF_IMAGECAL_IMAGECAL_MASK) 
 208:FML/Src/y_lora.c ****     while ((y_lora_read(lora, REG_IMAGECAL) & RF_IMAGECAL_IMAGECAL_RUNNING) == RF_IMAGECAL_IMAGECAL
 209:FML/Src/y_lora.c **** 
 210:FML/Src/y_lora.c ****     // Sets a Frequency in HF band
 211:FML/Src/y_lora.c ****     y_lora_set_channel(lora, 868000000);
 212:FML/Src/y_lora.c **** 
 213:FML/Src/y_lora.c ****     // Launch Rx chain calibration for HF band
 214:FML/Src/y_lora.c ****     y_lora_write(lora, REG_IMAGECAL, (y_lora_read(lora, REG_IMAGECAL) & RF_IMAGECAL_IMAGECAL_MASK) 
 215:FML/Src/y_lora.c ****     while ((y_lora_read(lora, REG_IMAGECAL) & RF_IMAGECAL_IMAGECAL_RUNNING) == RF_IMAGECAL_IMAGECAL
 216:FML/Src/y_lora.c **** 
 217:FML/Src/y_lora.c ****     // Restore context
 218:FML/Src/y_lora.c ****     y_lora_write(lora, REG_PACONFIG, regPaConfigInitVal);
 219:FML/Src/y_lora.c ****     y_lora_set_channel(lora, initialFreq);
 220:FML/Src/y_lora.c **** }
 221:FML/Src/y_lora.c **** 
 222:FML/Src/y_lora.c **** /// @brief    ËØªÂèñ FIFO ÁöÑÂÜÖÂÆπ
 223:FML/Src/y_lora.c **** /// @param    [in] lora                    lora Âè•ÊüÑ
 224:FML/Src/y_lora.c **** /// @param    [in] buffer                  Êï∞ÊçÆ buf ÊåáÈíà
 225:FML/Src/y_lora.c **** /// @param    [in] size                    Êï∞ÊçÆÂ§ßÂ∞è
 226:FML/Src/y_lora.c **** static void _y_lora_read_fifo(LORA_st *lora, uint8_t *buffer, uint8_t size) {
 227:FML/Src/y_lora.c ****     y_lora_read_buf(lora, 0, buffer, size);
 228:FML/Src/y_lora.c **** }
 229:FML/Src/y_lora.c **** 
 230:FML/Src/y_lora.c **** /// @brief    Â∞ÜÁºìÂÜ≤Âå∫ÂÜÖÂÆπÂÜôÂÖ• FIFO
 231:FML/Src/y_lora.c **** /// @param    [in] lora                    lora Âè•ÊüÑ
 232:FML/Src/y_lora.c **** /// @param    [in] buffer                  Êï∞ÊçÆ buf ÊåáÈíà
 233:FML/Src/y_lora.c **** /// @param    [in] size                    Êï∞ÊçÆÂ§ßÂ∞è
 234:FML/Src/y_lora.c **** static void _y_lora_write_fifo(LORA_st *lora, uint8_t *buffer, uint8_t size) {
 235:FML/Src/y_lora.c ****     y_lora_write_buf(lora, 0, buffer, size);
 236:FML/Src/y_lora.c **** }
 237:FML/Src/y_lora.c **** 
 238:FML/Src/y_lora.c **** /// @brief    ËÆæÁΩÆ tx Ë∂ÖÊó∂Êó∂Èó¥
 239:FML/Src/y_lora.c **** /// @param    [in] lora                    lora Âè•ÊüÑ
 240:FML/Src/y_lora.c **** /// @param    [in] timeout                 ‰º†ËæìË∂ÖÊó∂Êó∂Èó¥ ms, 0=ËøûÁª≠
 241:FML/Src/y_lora.c **** static void _y_lora_set_tx_tiomeout(LORA_st *lora, uint32_t timeout) {
 242:FML/Src/y_lora.c **** 
 243:FML/Src/y_lora.c ****     // // Êñ≠Ë®Ä
 244:FML/Src/y_lora.c ****     // if (lora == NULL) {
 245:FML/Src/y_lora.c ****     //     //YLOGE("lora is NULL");
 246:FML/Src/y_lora.c ****     //     return;
 247:FML/Src/y_lora.c ****     // }
 248:FML/Src/y_lora.c **** 
 249:FML/Src/y_lora.c ****     // //osTimerStop(lora->rx_timer);
 250:FML/Src/y_lora.c **** 
 251:FML/Src/y_lora.c ****     // switch (lora->setting.Modem) {
 252:FML/Src/y_lora.c **** 
 253:FML/Src/y_lora.c ****     //     case MODEM_FSK: {
 254:FML/Src/y_lora.c ****     //         // DIO0 = PacketSent
 255:FML/Src/y_lora.c ****     //         // DIO1 = FifoEmpty
 256:FML/Src/y_lora.c ****     //         // DIO2 = FifoFull
 257:FML/Src/y_lora.c ****     //         // DIO3 = FifoEmpty
 258:FML/Src/y_lora.c ****     //         // DIO4 = LowBat
 259:FML/Src/y_lora.c ****     //         // DIO5 = ModeReady
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 8


 260:FML/Src/y_lora.c ****     //         y_lora_write(lora,
 261:FML/Src/y_lora.c ****     //                      REG_DIOMAPPING1,
 262:FML/Src/y_lora.c ****     //                      (y_lora_read(lora, REG_DIOMAPPING1) & RF_DIOMAPPING1_DIO0_MASK & RF_DIO
 263:FML/Src/y_lora.c **** 
 264:FML/Src/y_lora.c ****     //         y_lora_write(lora, REG_DIOMAPPING2, (y_lora_read(lora, REG_DIOMAPPING2) & RF_DIOMAPP
 265:FML/Src/y_lora.c ****     //         lora->setting.FskPacketHandler.FifoThresh = y_lora_read(lora, REG_FIFOTHRESH) & 0x3F
 266:FML/Src/y_lora.c ****     //     } break;
 267:FML/Src/y_lora.c **** 
 268:FML/Src/y_lora.c ****     //     case MODEM_LORA: {
 269:FML/Src/y_lora.c ****     //         if (lora->setting.LoRa.FreqHopOn == true) {
 270:FML/Src/y_lora.c ****     //             y_lora_write(lora,
 271:FML/Src/y_lora.c ****     //                          REG_LR_IRQFLAGSMASK,
 272:FML/Src/y_lora.c ****     //                          RFLR_IRQFLAGS_RXTIMEOUT | RFLR_IRQFLAGS_RXDONE | RFLR_IRQFLAGS_PAYL
 273:FML/Src/y_lora.c ****     //                                  | RFLR_IRQFLAGS_CADDETECTED);
 274:FML/Src/y_lora.c **** 
 275:FML/Src/y_lora.c ****     //             // DIO0=TxDone, DIO2=FhssChangeChannel
 276:FML/Src/y_lora.c ****     //             y_lora_write(lora,
 277:FML/Src/y_lora.c ****     //                          REG_DIOMAPPING1,
 278:FML/Src/y_lora.c ****     //                          (y_lora_read(lora, REG_DIOMAPPING1) & RFLR_DIOMAPPING1_DIO0_MASK & 
 279:FML/Src/y_lora.c ****     //         } else {
 280:FML/Src/y_lora.c ****     //             y_lora_write(lora,
 281:FML/Src/y_lora.c ****     //                          REG_LR_IRQFLAGSMASK,
 282:FML/Src/y_lora.c ****     //                          RFLR_IRQFLAGS_RXTIMEOUT | RFLR_IRQFLAGS_RXDONE | RFLR_IRQFLAGS_PAYL
 283:FML/Src/y_lora.c ****     //                                  | RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL | RFLR_IRQFLAGS_CADDETEC
 284:FML/Src/y_lora.c **** 
 285:FML/Src/y_lora.c ****     //             // DIO0=TxDone
 286:FML/Src/y_lora.c ****     //             y_lora_write(lora, REG_DIOMAPPING1, (y_lora_read(lora, REG_DIOMAPPING1) & RFLR_D
 287:FML/Src/y_lora.c ****     //         }
 288:FML/Src/y_lora.c ****     //     } break;
 289:FML/Src/y_lora.c ****     // }
 290:FML/Src/y_lora.c **** 
 291:FML/Src/y_lora.c ****     // lora->setting.State = RF_TX_RUNNING;
 292:FML/Src/y_lora.c ****     // //osTimerStart(lora->tx_timer, timeout);
 293:FML/Src/y_lora.c ****     // _y_lora_set_op_mode(lora, RF_OPMODE_TRANSMITTER);
 294:FML/Src/y_lora.c **** }
 295:FML/Src/y_lora.c **** 
 296:FML/Src/y_lora.c **** /// @brief    ËÆæÁΩÆÂèëÈÄÅÂäüÁéá
 297:FML/Src/y_lora.c **** /// @param    [in] lora                    lora Âè•ÊüÑ
 298:FML/Src/y_lora.c **** /// @param    [in] power                   ÂèëÈÄÅÂäüÁéáÁ≠âÁ∫ß
 299:FML/Src/y_lora.c **** static void _y_lora_set_tx_power(LORA_st *lora, int8_t power) {
 300:FML/Src/y_lora.c **** 
 301:FML/Src/y_lora.c ****     // Êñ≠Ë®Ä
 302:FML/Src/y_lora.c ****     if (lora == NULL) {
 303:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 304:FML/Src/y_lora.c ****         return;
 305:FML/Src/y_lora.c ****     }
 306:FML/Src/y_lora.c **** 
 307:FML/Src/y_lora.c ****     uint8_t paConfig = y_lora_read(lora, REG_PACONFIG);
 308:FML/Src/y_lora.c ****     uint8_t paDac    = y_lora_read(lora, REG_PADAC);
 309:FML/Src/y_lora.c **** 
 310:FML/Src/y_lora.c ****     if (power > 14) {
 311:FML/Src/y_lora.c ****         paConfig = (paConfig & RF_PACONFIG_PASELECT_MASK) | RF_PACONFIG_PASELECT_PABOOST;
 312:FML/Src/y_lora.c ****     } else {
 313:FML/Src/y_lora.c ****         paConfig = (paConfig & RF_PACONFIG_PASELECT_MASK) | RF_PACONFIG_PASELECT_RFO;
 314:FML/Src/y_lora.c ****     }
 315:FML/Src/y_lora.c **** 
 316:FML/Src/y_lora.c ****     if ((paConfig & RF_PACONFIG_PASELECT_PABOOST) == RF_PACONFIG_PASELECT_PABOOST) {
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 9


 317:FML/Src/y_lora.c ****         if (power > 17) {
 318:FML/Src/y_lora.c ****             paDac = (paDac & RF_PADAC_20DBM_MASK) | RF_PADAC_20DBM_ON;
 319:FML/Src/y_lora.c ****         } else {
 320:FML/Src/y_lora.c ****             paDac = (paDac & RF_PADAC_20DBM_MASK) | RF_PADAC_20DBM_OFF;
 321:FML/Src/y_lora.c ****         }
 322:FML/Src/y_lora.c ****         if ((paDac & RF_PADAC_20DBM_ON) == RF_PADAC_20DBM_ON) {
 323:FML/Src/y_lora.c ****             if (power < 5) {
 324:FML/Src/y_lora.c ****                 power = 5;
 325:FML/Src/y_lora.c ****             }
 326:FML/Src/y_lora.c ****             if (power > 20) {
 327:FML/Src/y_lora.c ****                 power = 20;
 328:FML/Src/y_lora.c ****             }
 329:FML/Src/y_lora.c ****             paConfig = (paConfig & RF_PACONFIG_OUTPUTPOWER_MASK) | (uint8_t) ((uint16_t) (power - 5
 330:FML/Src/y_lora.c ****         } else {
 331:FML/Src/y_lora.c ****             if (power < 2) {
 332:FML/Src/y_lora.c ****                 power = 2;
 333:FML/Src/y_lora.c ****             }
 334:FML/Src/y_lora.c ****             if (power > 17) {
 335:FML/Src/y_lora.c ****                 power = 17;
 336:FML/Src/y_lora.c ****             }
 337:FML/Src/y_lora.c ****             paConfig = (paConfig & RF_PACONFIG_OUTPUTPOWER_MASK) | (uint8_t) ((uint16_t) (power - 2
 338:FML/Src/y_lora.c ****         }
 339:FML/Src/y_lora.c ****     } else {
 340:FML/Src/y_lora.c ****         if (power > 0) {
 341:FML/Src/y_lora.c ****             if (power > 15) {
 342:FML/Src/y_lora.c ****                 power = 15;
 343:FML/Src/y_lora.c ****             }
 344:FML/Src/y_lora.c ****             paConfig = (paConfig & RF_PACONFIG_MAX_POWER_MASK & RF_PACONFIG_OUTPUTPOWER_MASK) | (7 
 345:FML/Src/y_lora.c ****         } else {
 346:FML/Src/y_lora.c ****             if (power < -4) {
 347:FML/Src/y_lora.c ****                 power = -4;
 348:FML/Src/y_lora.c ****             }
 349:FML/Src/y_lora.c ****             paConfig = (paConfig & RF_PACONFIG_MAX_POWER_MASK & RF_PACONFIG_OUTPUTPOWER_MASK) | (0 
 350:FML/Src/y_lora.c ****         }
 351:FML/Src/y_lora.c ****     }
 352:FML/Src/y_lora.c ****     y_lora_write(lora, REG_PACONFIG, paConfig);
 353:FML/Src/y_lora.c ****     y_lora_write(lora, REG_PADAC, paDac);
 354:FML/Src/y_lora.c **** }
 355:FML/Src/y_lora.c **** 
 356:FML/Src/y_lora.c **** /// @brief    ÂÆöÊó∂Âô®Ë∂ÖÊó∂ÂõûË∞ÉÂ§ÑÁêÜ
 357:FML/Src/y_lora.c **** /// @param    [in] xTimer                  ÂÆöÊó∂Âô®Âè•ÊüÑ
 358:FML/Src/y_lora.c **** static void _y_lora_timer_timeout_cb(const void *xTimer) {
 359:FML/Src/y_lora.c **** 
 360:FML/Src/y_lora.c ****     // // Êñ≠Ë®Ä
 361:FML/Src/y_lora.c ****     // LORA_st *lora = pvTimerGetTimerID((TimerHandle_t) xTimer);
 362:FML/Src/y_lora.c ****     // if (lora == NULL) {
 363:FML/Src/y_lora.c ****     //     //YLOGE("lora is NULL");
 364:FML/Src/y_lora.c ****     //     return;
 365:FML/Src/y_lora.c ****     // }
 366:FML/Src/y_lora.c **** 
 367:FML/Src/y_lora.c ****     // switch (lora->setting.State) {
 368:FML/Src/y_lora.c **** 
 369:FML/Src/y_lora.c ****     //     case RF_RX_RUNNING:
 370:FML/Src/y_lora.c ****     //         if (lora->setting.Modem == MODEM_FSK) {
 371:FML/Src/y_lora.c ****     //             lora->setting.FskPacketHandler.PreambleDetected = false;
 372:FML/Src/y_lora.c ****     //             lora->setting.FskPacketHandler.SyncWordDetected = false;
 373:FML/Src/y_lora.c ****     //             lora->setting.FskPacketHandler.NbBytes          = 0;
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 10


 374:FML/Src/y_lora.c ****     //             lora->setting.FskPacketHandler.Size             = 0;
 375:FML/Src/y_lora.c **** 
 376:FML/Src/y_lora.c ****     //             // Clear Irqs
 377:FML/Src/y_lora.c ****     //             y_lora_write(lora, REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI | RF_IRQFLAGS1_PREAMBLEDETEC
 378:FML/Src/y_lora.c ****     //             y_lora_write(lora, REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN);
 379:FML/Src/y_lora.c **** 
 380:FML/Src/y_lora.c ****     //             if (lora->setting.Fsk.RxContinuous == true) {  // ËøûÁª≠Ê®°ÂºèÈáçÂêØ Rx Èìæ
 381:FML/Src/y_lora.c ****     //                 y_lora_write(lora, REG_RXCONFIG, y_lora_read(lora, REG_RXCONFIG) | RF_RXCONF
 382:FML/Src/y_lora.c ****     //                 //osTimerStart(lora->rx_sync_timer, lora->setting.Fsk.RxSingleTimeout);
 383:FML/Src/y_lora.c ****     //             } else {
 384:FML/Src/y_lora.c ****     //                 lora->setting.State = RF_IDLE;
 385:FML/Src/y_lora.c ****     //                 //osTimerStop(lora->rx_sync_timer);
 386:FML/Src/y_lora.c ****     //             }
 387:FML/Src/y_lora.c ****     //         }
 388:FML/Src/y_lora.c ****     //         if (lora->event.RxTimeout != NULL) {
 389:FML/Src/y_lora.c ****     //             lora->event.RxTimeout(lora);
 390:FML/Src/y_lora.c ****     //         }
 391:FML/Src/y_lora.c ****     //         break;
 392:FML/Src/y_lora.c **** 
 393:FML/Src/y_lora.c ****     //     case RF_TX_RUNNING:
 394:FML/Src/y_lora.c ****     //         // Tx timeout shouldn't happen.
 395:FML/Src/y_lora.c ****     //         // But it has been observed that when it happens it is a result of a corrupted SPI t
 396:FML/Src/y_lora.c ****     //         // it depends on the platform design.
 397:FML/Src/y_lora.c ****     //         //
 398:FML/Src/y_lora.c ****     //         // The workaround is to put the radio in a known state. Thus, we re-initialize it.
 399:FML/Src/y_lora.c **** 
 400:FML/Src/y_lora.c ****     //         // BEGIN WORKAROUND
 401:FML/Src/y_lora.c **** 
 402:FML/Src/y_lora.c ****     //         // Reset the radio
 403:FML/Src/y_lora.c ****     //         lora->port.reset();
 404:FML/Src/y_lora.c **** 
 405:FML/Src/y_lora.c ****     //         // Calibrate Rx chain
 406:FML/Src/y_lora.c ****     //         _y_lora_rx_chain_calibration(lora);
 407:FML/Src/y_lora.c **** 
 408:FML/Src/y_lora.c ****     //         // Initialize radio default values
 409:FML/Src/y_lora.c ****     //         _y_lora_set_op_mode(lora, RF_OPMODE_SLEEP);
 410:FML/Src/y_lora.c **** 
 411:FML/Src/y_lora.c ****     //         for (uint32_t i = 0; i < sizeof(RadioRegsInit) / sizeof(RadioRegisters_t); i++) {
 412:FML/Src/y_lora.c ****     //             y_lora_set_modem(lora, RadioRegsInit[i].Modem);
 413:FML/Src/y_lora.c ****     //             y_lora_write(lora, RadioRegsInit[i].Addr, RadioRegsInit[i].Value);
 414:FML/Src/y_lora.c ****     //         }
 415:FML/Src/y_lora.c ****     //         y_lora_set_modem(lora, MODEM_FSK);
 416:FML/Src/y_lora.c **** 
 417:FML/Src/y_lora.c ****     //         // Restore previous network type setting.
 418:FML/Src/y_lora.c ****     //         y_lora_set_public_network(lora, lora->setting.LoRa.PublicNetwork);
 419:FML/Src/y_lora.c ****     //         // END WORKAROUND
 420:FML/Src/y_lora.c **** 
 421:FML/Src/y_lora.c ****     //         lora->setting.State = RF_IDLE;
 422:FML/Src/y_lora.c ****     //         if (lora->event.TxTimeout != NULL) {
 423:FML/Src/y_lora.c ****     //             lora->event.TxTimeout(lora);
 424:FML/Src/y_lora.c ****     //         }
 425:FML/Src/y_lora.c ****     //         break;
 426:FML/Src/y_lora.c ****     //     default:
 427:FML/Src/y_lora.c ****     //         break;
 428:FML/Src/y_lora.c ****     // }
 429:FML/Src/y_lora.c **** }
 430:FML/Src/y_lora.c **** 
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 11


 431:FML/Src/y_lora.c **** 
 432:FML/Src/y_lora.c **** 
 433:FML/Src/y_lora.c **** /// -----------------------------------------------------------------------------------------------
 434:FML/Src/y_lora.c **** /// ÂÖ¨ÊúâÂáΩÊï∞
 435:FML/Src/y_lora.c **** /// -----------------------------------------------------------------------------------------------
 436:FML/Src/y_lora.c **** 
 437:FML/Src/y_lora.c **** /// @brief  ÊâìÂç∞ y_lora ÁâàÊú¨‰ø°ÊÅØ
 438:FML/Src/y_lora.c **** void y_lora_print_version() {
 439:FML/Src/y_lora.c ****     YLOGI("y_lora module version : V%d.%d.%d", Y_LORA_MAJOR, Y_LORA_MINOR, Y_LORA_PATCH);
 440:FML/Src/y_lora.c **** }
 441:FML/Src/y_lora.c **** 
 442:FML/Src/y_lora.c **** 
 443:FML/Src/y_lora.c **** void Dummy_Callback(){
 142              		.loc 1 443 22 is_stmt 1 view -0
 143              		.cfi_startproc
 144              		@ args = 0, pretend = 0, frame = 0
 145              		@ frame_needed = 0, uses_anonymous_args = 0
 146              		@ link register save eliminated.
 444:FML/Src/y_lora.c ****  ;   
 147              		.loc 1 444 2 view .LVU32
 445:FML/Src/y_lora.c **** }
 148              		.loc 1 445 1 is_stmt 0 view .LVU33
 149 0000 7047     		bx	lr
 150              		.cfi_endproc
 151              	.LFE298:
 153              		.section	.rodata.RxDone_Callback.str1.4,"aMS",%progbits,1
 154              		.align	2
 155              	.LC2:
 156 0000 5061796C 		.ascii	"Paylod:%s\015\012Size:%d\015\012Rssi:%d\015\012SNR:"
 156      6F643A25 
 156      730D0A53 
 156      697A653A 
 156      25640D0A 
 157 0021 25640D0A 		.ascii	"%d\015\012\000"
 157      00
 158              		.section	.text.RxDone_Callback,"ax",%progbits
 159              		.align	1
 160              		.global	RxDone_Callback
 161              		.syntax unified
 162              		.thumb
 163              		.thumb_func
 165              	RxDone_Callback:
 166              	.LVL13:
 167              	.LFB299:
 446:FML/Src/y_lora.c **** void RxDone_Callback(LORA_st *lora, uint8_t *payload, uint16_t size, int16_t rssi, int8_t snr){
 168              		.loc 1 446 95 is_stmt 1 view -0
 169              		.cfi_startproc
 170              		@ args = 4, pretend = 0, frame = 0
 171              		@ frame_needed = 0, uses_anonymous_args = 0
 172              		.loc 1 446 95 is_stmt 0 view .LVU35
 173 0000 00B5     		push	{lr}
 174              	.LCFI0:
 175              		.cfi_def_cfa_offset 4
 176              		.cfi_offset 14, -4
 177 0002 83B0     		sub	sp, sp, #12
 178              	.LCFI1:
 179              		.cfi_def_cfa_offset 16
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 12


 447:FML/Src/y_lora.c ****     shellPrint(&shell,"Paylod:%s\r\nSize:%d\r\nRssi:%d\r\nSNR:%d\r\n",payload,size,rssi,snr);
 180              		.loc 1 447 5 is_stmt 1 view .LVU36
 181 0004 9DF91000 		ldrsb	r0, [sp, #16]
 182              	.LVL14:
 183              		.loc 1 447 5 is_stmt 0 view .LVU37
 184 0008 0190     		str	r0, [sp, #4]
 185 000a 0093     		str	r3, [sp]
 186 000c 1346     		mov	r3, r2
 187              	.LVL15:
 188              		.loc 1 447 5 view .LVU38
 189 000e 0A46     		mov	r2, r1
 190              	.LVL16:
 191              		.loc 1 447 5 view .LVU39
 192 0010 0349     		ldr	r1, .L15
 193              	.LVL17:
 194              		.loc 1 447 5 view .LVU40
 195 0012 0448     		ldr	r0, .L15+4
 196 0014 FFF7FEFF 		bl	shellPrint
 197              	.LVL18:
 448:FML/Src/y_lora.c **** }
 198              		.loc 1 448 1 view .LVU41
 199 0018 03B0     		add	sp, sp, #12
 200              	.LCFI2:
 201              		.cfi_def_cfa_offset 4
 202              		@ sp needed
 203 001a 5DF804FB 		ldr	pc, [sp], #4
 204              	.LVL19:
 205              	.L16:
 206              		.loc 1 448 1 view .LVU42
 207 001e 00BF     		.align	2
 208              	.L15:
 209 0020 00000000 		.word	.LC2
 210 0024 00000000 		.word	shell
 211              		.cfi_endproc
 212              	.LFE299:
 214              		.section	.text.y_lora_2_spi_transmit,"ax",%progbits
 215              		.align	1
 216              		.global	y_lora_2_spi_transmit
 217              		.syntax unified
 218              		.thumb
 219              		.thumb_func
 221              	y_lora_2_spi_transmit:
 222              	.LVL20:
 223              	.LFB334:
 449:FML/Src/y_lora.c **** 
 450:FML/Src/y_lora.c **** uint8_t re_code= 0xff;
 451:FML/Src/y_lora.c **** int Lora_Init(void){
 452:FML/Src/y_lora.c ****     
 453:FML/Src/y_lora.c ****     RadioEventCb_t  lora_event =
 454:FML/Src/y_lora.c ****         {
 455:FML/Src/y_lora.c ****             .TxDone = Dummy_Callback,
 456:FML/Src/y_lora.c ****             .TxTimeout = Dummy_Callback,
 457:FML/Src/y_lora.c ****             .RxDone = RxDone_Callback,
 458:FML/Src/y_lora.c ****             .RxTimeout =Dummy_Callback,
 459:FML/Src/y_lora.c ****             .RxError = Dummy_Callback,
 460:FML/Src/y_lora.c ****             .FhssChangeChannel  = Dummy_Callback,
 461:FML/Src/y_lora.c ****             .CadDone =Dummy_Callback,
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 13


 462:FML/Src/y_lora.c ****         };
 463:FML/Src/y_lora.c ****     RadioPortCb_t lora_port ={ 
 464:FML/Src/y_lora.c ****         .spi_transmit = y_lora_2_spi_transmit,
 465:FML/Src/y_lora.c ****         .spi_nss = y_lora_2_spi_nss,
 466:FML/Src/y_lora.c ****         .reset = y_lora_2_reset,
 467:FML/Src/y_lora.c ****     };
 468:FML/Src/y_lora.c ****     lora_dev = y_lora_create(&lora_event, &lora_port);
 469:FML/Src/y_lora.c **** 
 470:FML/Src/y_lora.c ****     y_lora_set_channel(lora_dev, jt_lora_params.Freq);
 471:FML/Src/y_lora.c **** 
 472:FML/Src/y_lora.c ****     y_lora_set_modem(lora_dev, MODEM_LORA);
 473:FML/Src/y_lora.c **** 
 474:FML/Src/y_lora.c ****     // re_code = y_lora_read(lora_dev, 0x01);
 475:FML/Src/y_lora.c **** 
 476:FML/Src/y_lora.c ****     // y_lora_set_modem(lora_dev, MODEM_FSK);
 477:FML/Src/y_lora.c **** 
 478:FML/Src/y_lora.c ****     // re_code = y_lora_read(lora_dev, 0x01);
 479:FML/Src/y_lora.c **** 
 480:FML/Src/y_lora.c ****     y_lora_set_tx_config(lora_dev, MODEM_LORA, jt_lora_params.Freq, jt_lora_params.Bandwidth, jt_lo
 481:FML/Src/y_lora.c ****     y_lora_set_rx_config(lora_dev, MODEM_LORA, jt_lora_params.Bandwidth, jt_lora_params.Datarate, j
 482:FML/Src/y_lora.c **** 
 483:FML/Src/y_lora.c ****     if((y_lora_read(lora_dev, 0x01) & 0X80) != 0x80)
 484:FML/Src/y_lora.c ****     {
 485:FML/Src/y_lora.c ****         re_code = y_lora_read(lora_dev, 0x01);
 486:FML/Src/y_lora.c ****         return 0 ;
 487:FML/Src/y_lora.c ****     }
 488:FML/Src/y_lora.c ****     else
 489:FML/Src/y_lora.c ****         return 1;
 490:FML/Src/y_lora.c **** }
 491:FML/Src/y_lora.c **** /// @brief   ÂàõÂª∫ lora ÂÆû‰æã
 492:FML/Src/y_lora.c **** /// @param   [in] event                    ‰∫ã‰ª∂ÂõûË∞ÉÁªÑ
 493:FML/Src/y_lora.c **** /// @param   [in] port                     Â∫ïÂ±ÇÁ´ØÂè£ÂõûË∞ÉÁªÑ
 494:FML/Src/y_lora.c **** /// @param   [in] buf_length               Êé•Êî∂ÂèëÈÄÅÁºìÂÜ≤Âå∫Â§ßÂ∞è
 495:FML/Src/y_lora.c **** LORA_st *y_lora_create(RadioEventCb_t *event, RadioPortCb_t *port) {
 496:FML/Src/y_lora.c **** 
 497:FML/Src/y_lora.c ****     // Êñ≠Ë®Ä
 498:FML/Src/y_lora.c ****     if (event == NULL || port == NULL) {
 499:FML/Src/y_lora.c ****         //YLOGE("LORA_EVENT_CB_st is NULL or  LORA_PORT_CB_st is NULL, lora_init fail");
 500:FML/Src/y_lora.c ****         return NULL;
 501:FML/Src/y_lora.c ****     }
 502:FML/Src/y_lora.c **** 
 503:FML/Src/y_lora.c ****     // ÂàõÂª∫ LORA Âè•ÊüÑ
 504:FML/Src/y_lora.c ****     LORA_st *lora = (LORA_st *) malloc(sizeof(LORA_st));  // ÂºÄËæü lora ÁªìÊûÑ‰ΩìÂè•ÊüÑ ÊâÄÈúÄË¶ÅÁ
 505:FML/Src/y_lora.c ****     if (lora == NULL) {
 506:FML/Src/y_lora.c ****         //YLOGE("malloc LORA_st error");
 507:FML/Src/y_lora.c ****         return NULL;
 508:FML/Src/y_lora.c ****     } else {
 509:FML/Src/y_lora.c ****         memset(lora, 0, sizeof(LORA_st));  // Ê∏ÖÈõ∂
 510:FML/Src/y_lora.c ****     }
 511:FML/Src/y_lora.c **** 
 512:FML/Src/y_lora.c ****     // ÂàùÂßãÂåñ lora Âè•ÊüÑ
 513:FML/Src/y_lora.c ****     memcpy(&lora->event, event, sizeof(RadioEventCb_t));
 514:FML/Src/y_lora.c ****     memcpy(&lora->port, port, sizeof(RadioPortCb_t));
 515:FML/Src/y_lora.c **** 
 516:FML/Src/y_lora.c ****     // osTimerDef(lora_tx_timer, _y_lora_timer_timeout_cb);
 517:FML/Src/y_lora.c ****     // osTimerDef(lora_rx_timer, _y_lora_timer_timeout_cb);
 518:FML/Src/y_lora.c ****     // osTimerDef(lora_rx_sync_timer, _y_lora_timer_timeout_cb);
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 14


 519:FML/Src/y_lora.c ****     // lora->tx_timer      = osTimerCreate(osTimer(lora_tx_timer), osTimerOnce, (void *) lora);
 520:FML/Src/y_lora.c ****     // lora->rx_timer      = osTimerCreate(osTimer(lora_rx_timer), osTimerOnce, (void *) lora);
 521:FML/Src/y_lora.c ****     // lora->rx_sync_timer = osTimerCreate(osTimer(lora_rx_sync_timer), osTimerOnce, (void *) lora)
 522:FML/Src/y_lora.c ****     // if (lora->tx_timer == NULL || lora->rx_timer == NULL || lora->rx_sync_timer == NULL) {
 523:FML/Src/y_lora.c ****     //     //YLOGE("malloc lora timer");
 524:FML/Src/y_lora.c ****     //     goto end;
 525:FML/Src/y_lora.c ****     // }
 526:FML/Src/y_lora.c **** 
 527:FML/Src/y_lora.c ****     lora->port.reset();                          // ÈáçÂêØ lora
 528:FML/Src/y_lora.c ****     _y_lora_rx_chain_calibration(lora);          // ÈáçÂêØÈìæ
 529:FML/Src/y_lora.c ****     _y_lora_set_op_mode(lora, RF_OPMODE_SLEEP);  // ËÆæÁΩÆ‰ºëÁú†Ê®°Âºè
 530:FML/Src/y_lora.c **** 
 531:FML/Src/y_lora.c ****     for (uint32_t i = 0; i < sizeof(RadioRegsInit) / sizeof(RadioRegisters_t); i++) {
 532:FML/Src/y_lora.c ****         y_lora_set_modem(lora, RadioRegsInit[i].Modem);
 533:FML/Src/y_lora.c ****         y_lora_write(lora, RadioRegsInit[i].Addr, RadioRegsInit[i].Value);
 534:FML/Src/y_lora.c ****     }
 535:FML/Src/y_lora.c **** 
 536:FML/Src/y_lora.c ****     y_lora_set_modem(lora, MODEM_FSK);
 537:FML/Src/y_lora.c ****     lora->setting.State = RF_IDLE;
 538:FML/Src/y_lora.c **** 
 539:FML/Src/y_lora.c ****     return lora;
 540:FML/Src/y_lora.c **** 
 541:FML/Src/y_lora.c **** // ÂàõÂª∫Â§±Ë¥•
 542:FML/Src/y_lora.c **** end:
 543:FML/Src/y_lora.c ****     // if (lora->tx_timer != NULL) {
 544:FML/Src/y_lora.c ****     //     xTimerDelete(lora->tx_timer, 200);
 545:FML/Src/y_lora.c ****     // }
 546:FML/Src/y_lora.c ****     // if (lora->rx_timer != NULL) {
 547:FML/Src/y_lora.c ****     //     xTimerDelete(lora->rx_timer, 200);
 548:FML/Src/y_lora.c ****     // }
 549:FML/Src/y_lora.c ****     // if (lora->rx_sync_timer != NULL) {
 550:FML/Src/y_lora.c ****     //     xTimerDelete(lora->rx_sync_timer, 200);
 551:FML/Src/y_lora.c ****     // }
 552:FML/Src/y_lora.c ****     // if (lora != NULL) {
 553:FML/Src/y_lora.c ****     //     free(lora);
 554:FML/Src/y_lora.c ****     // }
 555:FML/Src/y_lora.c **** 
 556:FML/Src/y_lora.c ****     return NULL;
 557:FML/Src/y_lora.c **** }
 558:FML/Src/y_lora.c **** 
 559:FML/Src/y_lora.c **** /// @brief    ÈîÄÊØÅ lora ÂÆû‰æã
 560:FML/Src/y_lora.c **** /// @param    [in] lora                    lora Âè•ÊüÑ
 561:FML/Src/y_lora.c **** void y_lora_destroy(LORA_st *lora) {
 562:FML/Src/y_lora.c **** 
 563:FML/Src/y_lora.c ****     // Êñ≠Ë®Ä
 564:FML/Src/y_lora.c ****     // if (lora == NULL) {
 565:FML/Src/y_lora.c ****     //     //YLOGE("lora is NULL");
 566:FML/Src/y_lora.c ****     //     return;
 567:FML/Src/y_lora.c ****     // }
 568:FML/Src/y_lora.c **** 
 569:FML/Src/y_lora.c ****     // if (lora->tx_timer != NULL) {
 570:FML/Src/y_lora.c ****     //     xTimerDelete(lora->tx_timer, 200);
 571:FML/Src/y_lora.c ****     // }
 572:FML/Src/y_lora.c ****     // if (lora->rx_timer != NULL) {
 573:FML/Src/y_lora.c ****     //     xTimerDelete(lora->rx_timer, 200);
 574:FML/Src/y_lora.c ****     // }
 575:FML/Src/y_lora.c ****     // if (lora->rx_sync_timer != NULL) {
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 15


 576:FML/Src/y_lora.c ****     //     xTimerDelete(lora->rx_sync_timer, 200);
 577:FML/Src/y_lora.c ****     // }
 578:FML/Src/y_lora.c ****     if (lora != NULL) {
 579:FML/Src/y_lora.c ****         free(lora);
 580:FML/Src/y_lora.c ****     }
 581:FML/Src/y_lora.c **** }
 582:FML/Src/y_lora.c **** 
 583:FML/Src/y_lora.c **** /// @brief   ÂÜôÂÖ•Â§ö‰∏™Êï∞ÊçÆÂà∞ÊåáÂÆöÂØÑÂ≠òÂô®
 584:FML/Src/y_lora.c **** /// @param   [in] lora                     lora Âè•ÊüÑ
 585:FML/Src/y_lora.c **** /// @param   [in] addr                     ÂÜôÂÖ•Âú∞ÂùÄ
 586:FML/Src/y_lora.c **** /// @param   [in] buffer                   Êï∞ÊçÆÊåáÈíà
 587:FML/Src/y_lora.c **** /// @param   [in] size                     Êï∞ÊçÆÂ§ßÂ∞è
 588:FML/Src/y_lora.c **** void y_lora_write_buf(LORA_st *lora, uint16_t addr, uint8_t *buffer, uint8_t size) {
 589:FML/Src/y_lora.c **** 
 590:FML/Src/y_lora.c ****     // Êñ≠Ë®Ä
 591:FML/Src/y_lora.c ****     if (lora == NULL) {
 592:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 593:FML/Src/y_lora.c ****         return;
 594:FML/Src/y_lora.c ****     }
 595:FML/Src/y_lora.c **** 
 596:FML/Src/y_lora.c ****     lora->port.spi_nss(0);
 597:FML/Src/y_lora.c **** 
 598:FML/Src/y_lora.c ****     lora->port.spi_transmit((uint8_t) (addr | 0x80));
 599:FML/Src/y_lora.c ****     for (uint8_t i = 0; i < size; i++) {
 600:FML/Src/y_lora.c ****         lora->port.spi_transmit(buffer[i]);
 601:FML/Src/y_lora.c ****     }
 602:FML/Src/y_lora.c **** 
 603:FML/Src/y_lora.c ****     lora->port.spi_nss(1);
 604:FML/Src/y_lora.c **** }
 605:FML/Src/y_lora.c **** 
 606:FML/Src/y_lora.c **** /// @brief   ËØªÂèñÊåáÂÆöÂØÑÂ≠òÂô®ÁöÑÂÄºÂà∞ buf ‰∏≠
 607:FML/Src/y_lora.c **** /// @param   [in] lora                     lora Âè•ÊüÑ
 608:FML/Src/y_lora.c **** /// @param   [in] addr                      ËØªÂèñÂú∞ÂùÄ
 609:FML/Src/y_lora.c **** /// @param   [in] buffer                    Êï∞ÊçÆÊåáÈíà
 610:FML/Src/y_lora.c **** /// @param   [in] size                      Êï∞ÊçÆÂ§ßÂ∞è
 611:FML/Src/y_lora.c **** void y_lora_read_buf(LORA_st *lora, uint16_t addr, uint8_t *buffer, uint8_t size) {
 612:FML/Src/y_lora.c **** 
 613:FML/Src/y_lora.c ****     // Êñ≠Ë®Ä
 614:FML/Src/y_lora.c ****     if (lora == NULL) {
 615:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 616:FML/Src/y_lora.c ****         return;
 617:FML/Src/y_lora.c ****     }
 618:FML/Src/y_lora.c **** 
 619:FML/Src/y_lora.c ****     lora->port.spi_nss(0);
 620:FML/Src/y_lora.c **** 
 621:FML/Src/y_lora.c ****     lora->port.spi_transmit((uint8_t) (addr & 0x7F));
 622:FML/Src/y_lora.c ****     for (uint8_t i = 0; i < size; i++) {
 623:FML/Src/y_lora.c ****         buffer[i] = lora->port.spi_transmit(0);
 624:FML/Src/y_lora.c ****     }
 625:FML/Src/y_lora.c **** 
 626:FML/Src/y_lora.c ****     lora->port.spi_nss(1);
 627:FML/Src/y_lora.c **** }
 628:FML/Src/y_lora.c **** 
 629:FML/Src/y_lora.c **** /// @brief   ÂÜôÂÖ•Âçï‰∏™Êï∞ÊçÆÂà∞ÊåáÂÆöÂØÑÂ≠òÂô®
 630:FML/Src/y_lora.c **** /// @param   [in] lora                     lora Âè•ÊüÑ
 631:FML/Src/y_lora.c **** /// @param   [in] addr                     ÂØÑÂ≠òÂô®Âú∞ÂùÄ
 632:FML/Src/y_lora.c **** /// @param   [in] data                     Êñ∞ÁöÑÂØÑÂ≠òÂô®ÂÄº
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 16


 633:FML/Src/y_lora.c **** void y_lora_write(LORA_st *lora, uint16_t addr, uint8_t data) {
 634:FML/Src/y_lora.c ****     y_lora_write_buf(lora, addr, &data, 1);
 635:FML/Src/y_lora.c **** }
 636:FML/Src/y_lora.c **** 
 637:FML/Src/y_lora.c **** /// @brief   ËØªÂèñÊåáÂÆöÂØÑÂ≠òÂô®ÁöÑÂÄº
 638:FML/Src/y_lora.c **** /// @param   [in] lora                     lora Âè•ÊüÑ
 639:FML/Src/y_lora.c **** /// @param   [in] addr                     ÂØÑÂ≠òÂô®Âú∞ÂùÄ
 640:FML/Src/y_lora.c **** /// @return  ÂØÑÂ≠òÂô®ÂÄº
 641:FML/Src/y_lora.c **** uint8_t y_lora_read(LORA_st *lora, uint16_t addr) {
 642:FML/Src/y_lora.c ****     uint8_t data = 0;
 643:FML/Src/y_lora.c ****     y_lora_read_buf(lora, addr, &data, 1);
 644:FML/Src/y_lora.c ****     return data;
 645:FML/Src/y_lora.c **** }
 646:FML/Src/y_lora.c **** 
 647:FML/Src/y_lora.c **** /// @brief    Ê£ÄÊü•È¢ëÈÅìÂú®ÁªôÂÆöÊó∂Èó¥ÂÜÖÊòØÂê¶Á©∫Èó≤
 648:FML/Src/y_lora.c **** /// @param    [in] lora                    lora Âè•ÊüÑ
 649:FML/Src/y_lora.c **** /// @param    [in] modem                   Ë¶Å‰ΩøÁî®ÁöÑÊó†Á∫øÁîµË∞ÉÂà∂Ëß£Ë∞ÉÂô® [0ÔºöFSKÔºå1ÔºöLoRa
 650:FML/Src/y_lora.c **** /// @param    [in] freq                    È¢ëÈÅìÂ∞ÑÈ¢ëÈ¢ëÁéá
 651:FML/Src/y_lora.c **** /// @param    [in] rssiThresh              RSSI ÈòàÂÄº
 652:FML/Src/y_lora.c **** /// @param    [in] Timeout                 ÊµãÈáè RSSI ÁöÑÊúÄÈïøÊó∂Èó¥
 653:FML/Src/y_lora.c **** /// @retval   true                         È¢ëÈÅìÁ©∫Èó≤
 654:FML/Src/y_lora.c **** /// @retval   false                        È¢ëÈÅì‰∏çÁ©∫Èó≤
 655:FML/Src/y_lora.c **** bool y_lora_is_channel_free(LORA_st *lora, RadioModem_e modem, uint32_t freq, int16_t rssiThresh, u
 656:FML/Src/y_lora.c **** 
 657:FML/Src/y_lora.c ****     // Êñ≠Ë®Ä
 658:FML/Src/y_lora.c ****     if (lora == NULL) {
 659:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 660:FML/Src/y_lora.c ****         return false;
 661:FML/Src/y_lora.c ****     }
 662:FML/Src/y_lora.c **** 
 663:FML/Src/y_lora.c ****     if (y_lora_get_status(lora) != RF_IDLE) {
 664:FML/Src/y_lora.c ****         return false;
 665:FML/Src/y_lora.c ****     }
 666:FML/Src/y_lora.c **** 
 667:FML/Src/y_lora.c ****     y_lora_set_modem(lora, modem);
 668:FML/Src/y_lora.c ****     y_lora_set_channel(lora, freq);
 669:FML/Src/y_lora.c ****     _y_lora_set_op_mode(lora, RF_OPMODE_RECEIVER);
 670:FML/Src/y_lora.c **** 
 671:FML/Src/y_lora.c ****     HAL_Delay(1);
 672:FML/Src/y_lora.c **** 
 673:FML/Src/y_lora.c ****     bool status = true;
 674:FML/Src/y_lora.c ****     // todoÔºöfix itÔºå if used
 675:FML/Src/y_lora.c ****     // uint32_t carrierSenseTime = TimerGetCurrentTime();
 676:FML/Src/y_lora.c **** 
 677:FML/Src/y_lora.c ****     // Perform carrier sense for maxCarrierSenseTime
 678:FML/Src/y_lora.c ****     // while (TimerGetElapsedTime(carrierSenseTime) < maxCarrierSenseTime) {
 679:FML/Src/y_lora.c ****     //     int16_t  rssi = SX1276ReadRssi(modem);
 680:FML/Src/y_lora.c ****     //
 681:FML/Src/y_lora.c ****     //     if (rssi > rssiThresh) {
 682:FML/Src/y_lora.c ****     //         status = false;
 683:FML/Src/y_lora.c ****     //         break;
 684:FML/Src/y_lora.c ****     //     }
 685:FML/Src/y_lora.c ****     // }
 686:FML/Src/y_lora.c ****     y_lora_set_sleep(lora);
 687:FML/Src/y_lora.c ****     return status;
 688:FML/Src/y_lora.c **** }
 689:FML/Src/y_lora.c **** 
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 17


 690:FML/Src/y_lora.c **** /// @brief    ÂèëÈÄÅÊï∞ÊçÆ„ÄÇÂáÜÂ§áË¶ÅÂèëÈÄÅÁöÑÊï∞ÊçÆÂåÖÂπ∂Â∞ÜÊó†Á∫øÁîµËÆæÁΩÆ‰∏∫‰º†Ëæì
 691:FML/Src/y_lora.c **** /// @param    [in] lora                    lora Âè•ÊüÑ
 692:FML/Src/y_lora.c **** /// @param    [in] buffer                  ÁºìÂÜ≤Âå∫ÊåáÈíà
 693:FML/Src/y_lora.c **** /// @param    [in] size                    ÁºìÂÜ≤Âå∫Â§ßÂ∞è
 694:FML/Src/y_lora.c **** void y_lora_send(LORA_st *lora, uint8_t *buffer, uint8_t size) {
 695:FML/Src/y_lora.c **** 
 696:FML/Src/y_lora.c ****     // Êñ≠Ë®Ä
 697:FML/Src/y_lora.c ****     if (lora == NULL) {
 698:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 699:FML/Src/y_lora.c ****         return;
 700:FML/Src/y_lora.c ****     }
 701:FML/Src/y_lora.c **** 
 702:FML/Src/y_lora.c ****     uint32_t txTimeout = 0;
 703:FML/Src/y_lora.c ****     switch (lora->setting.Modem) {
 704:FML/Src/y_lora.c **** 
 705:FML/Src/y_lora.c ****         case MODEM_FSK: {
 706:FML/Src/y_lora.c ****             lora->setting.FskPacketHandler.NbBytes = 0;
 707:FML/Src/y_lora.c ****             lora->setting.FskPacketHandler.Size    = size;
 708:FML/Src/y_lora.c **** 
 709:FML/Src/y_lora.c ****             if (lora->setting.Fsk.FixLen == false) {
 710:FML/Src/y_lora.c ****                 _y_lora_write_fifo(lora, (uint8_t *) &size, 1);
 711:FML/Src/y_lora.c ****             } else {
 712:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_PAYLOADLENGTH, size);
 713:FML/Src/y_lora.c ****             }
 714:FML/Src/y_lora.c **** 
 715:FML/Src/y_lora.c ****             if ((size > 0) && (size <= 64)) {
 716:FML/Src/y_lora.c ****                 lora->setting.FskPacketHandler.ChunkSize = size;
 717:FML/Src/y_lora.c ****             } else {
 718:FML/Src/y_lora.c ****                 memcpy1(lora->buf, buffer, size);
 719:FML/Src/y_lora.c ****                 lora->setting.FskPacketHandler.ChunkSize = 32;
 720:FML/Src/y_lora.c ****             }
 721:FML/Src/y_lora.c **** 
 722:FML/Src/y_lora.c ****             // Write payload buffer
 723:FML/Src/y_lora.c ****             _y_lora_write_fifo(lora, buffer, lora->setting.FskPacketHandler.ChunkSize);
 724:FML/Src/y_lora.c ****             lora->setting.FskPacketHandler.NbBytes += lora->setting.FskPacketHandler.ChunkSize;
 725:FML/Src/y_lora.c ****             txTimeout = lora->setting.Fsk.TxTimeout;
 726:FML/Src/y_lora.c ****         } break;
 727:FML/Src/y_lora.c **** 
 728:FML/Src/y_lora.c ****         case MODEM_LORA: {
 729:FML/Src/y_lora.c ****             if (lora->setting.LoRa.IqInverted == true) {
 730:FML/Src/y_lora.c ****                 y_lora_write(lora,
 731:FML/Src/y_lora.c ****                              REG_LR_INVERTIQ,
 732:FML/Src/y_lora.c ****                              ((y_lora_read(lora, REG_LR_INVERTIQ) & RFLR_INVERTIQ_TX_MASK & RFLR_IN
 733:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON);
 734:FML/Src/y_lora.c ****             } else {
 735:FML/Src/y_lora.c ****                 y_lora_write(lora,
 736:FML/Src/y_lora.c ****                              REG_LR_INVERTIQ,
 737:FML/Src/y_lora.c ****                              ((y_lora_read(lora, REG_LR_INVERTIQ) & RFLR_INVERTIQ_TX_MASK & RFLR_IN
 738:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF);
 739:FML/Src/y_lora.c ****             }
 740:FML/Src/y_lora.c **** 
 741:FML/Src/y_lora.c ****             lora->setting.LoRaPacketHandler.Size = size;
 742:FML/Src/y_lora.c **** 
 743:FML/Src/y_lora.c ****             // Initializes the payload size
 744:FML/Src/y_lora.c ****             y_lora_write(lora, REG_LR_PAYLOADLENGTH, size);
 745:FML/Src/y_lora.c **** 
 746:FML/Src/y_lora.c ****             // Full buffer used for Tx
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 18


 747:FML/Src/y_lora.c ****             y_lora_write(lora, REG_LR_FIFOTXBASEADDR, 0);
 748:FML/Src/y_lora.c ****             y_lora_write(lora, REG_LR_FIFOADDRPTR, 0);
 749:FML/Src/y_lora.c **** 
 750:FML/Src/y_lora.c ****             // FIFO operations can not take place in Sleep mode
 751:FML/Src/y_lora.c ****             if ((y_lora_read(lora, REG_OPMODE) & ~RF_OPMODE_MASK) == RF_OPMODE_SLEEP) {
 752:FML/Src/y_lora.c ****                 y_lora_set_stby(lora);
 753:FML/Src/y_lora.c ****                 HAL_Delay(1);
 754:FML/Src/y_lora.c ****             }
 755:FML/Src/y_lora.c ****             // Write payload buffer
 756:FML/Src/y_lora.c ****             _y_lora_write_fifo(lora, buffer, size);
 757:FML/Src/y_lora.c ****             txTimeout = lora->setting.LoRa.TxTimeout;
 758:FML/Src/y_lora.c ****         } break;
 759:FML/Src/y_lora.c ****     }
 760:FML/Src/y_lora.c **** 
 761:FML/Src/y_lora.c ****     _y_lora_set_tx_tiomeout(lora, txTimeout);
 762:FML/Src/y_lora.c **** }
 763:FML/Src/y_lora.c **** 
 764:FML/Src/y_lora.c **** /// @brief    ÂêØÂä®ÈÄöÈÅìÊ¥ªÂä®Ê£ÄÊµã
 765:FML/Src/y_lora.c **** /// @param    [in] lora                    lora Âè•ÊüÑ
 766:FML/Src/y_lora.c **** void y_lora_start_cad(LORA_st *lora) {
 767:FML/Src/y_lora.c **** 
 768:FML/Src/y_lora.c ****     // Êñ≠Ë®Ä
 769:FML/Src/y_lora.c ****     if (lora == NULL) {
 770:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 771:FML/Src/y_lora.c ****         return;
 772:FML/Src/y_lora.c ****     }
 773:FML/Src/y_lora.c **** 
 774:FML/Src/y_lora.c ****     switch (lora->setting.Modem) {
 775:FML/Src/y_lora.c ****         case MODEM_FSK: {
 776:FML/Src/y_lora.c **** 
 777:FML/Src/y_lora.c ****         } break;
 778:FML/Src/y_lora.c ****         case MODEM_LORA: {
 779:FML/Src/y_lora.c ****             y_lora_write(lora,
 780:FML/Src/y_lora.c ****                          REG_LR_IRQFLAGSMASK,
 781:FML/Src/y_lora.c ****                          RFLR_IRQFLAGS_RXTIMEOUT | RFLR_IRQFLAGS_RXDONE | RFLR_IRQFLAGS_PAYLOADCRCE
 782:FML/Src/y_lora.c ****                                  | RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL);
 783:FML/Src/y_lora.c **** 
 784:FML/Src/y_lora.c ****             // DIO3=CADDone
 785:FML/Src/y_lora.c ****             y_lora_write(lora, REG_DIOMAPPING1, (y_lora_read(lora, REG_DIOMAPPING1) & RFLR_DIOMAPPI
 786:FML/Src/y_lora.c **** 
 787:FML/Src/y_lora.c ****             lora->setting.State = RF_CAD;
 788:FML/Src/y_lora.c ****             _y_lora_set_op_mode(lora, RFLR_OPMODE_CAD);
 789:FML/Src/y_lora.c ****         } break;
 790:FML/Src/y_lora.c ****         default:
 791:FML/Src/y_lora.c ****             break;
 792:FML/Src/y_lora.c ****     }
 793:FML/Src/y_lora.c **** }
 794:FML/Src/y_lora.c **** 
 795:FML/Src/y_lora.c **** /// @brief    Ëé∑Âèñ lora ËøêË°åÁä∂ÊÄÅ
 796:FML/Src/y_lora.c **** /// @param    [in] lora                    lora Âè•ÊüÑ
 797:FML/Src/y_lora.c **** /// @return   Áä∂ÊÄÅÂÄº
 798:FML/Src/y_lora.c **** RadioState_e y_lora_get_status(LORA_st *lora) {
 799:FML/Src/y_lora.c **** 
 800:FML/Src/y_lora.c ****     // Êñ≠Ë®Ä
 801:FML/Src/y_lora.c ****     if (lora == NULL) {
 802:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 803:FML/Src/y_lora.c ****         return 0;
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 19


 804:FML/Src/y_lora.c ****     }
 805:FML/Src/y_lora.c **** 
 806:FML/Src/y_lora.c ****     return lora->setting.State;
 807:FML/Src/y_lora.c **** }
 808:FML/Src/y_lora.c **** 
 809:FML/Src/y_lora.c **** /// @brief    Ê†πÊçÆ RSSI ËØªÊï∞ÁîüÊàê 32 ‰ΩçÈöèÊú∫ÂÄº
 810:FML/Src/y_lora.c **** /// @param    [in] lora                    lora Âè•ÊüÑ
 811:FML/Src/y_lora.c **** /// @return   32‰ΩçÈöèÊú∫ÂÄº
 812:FML/Src/y_lora.c **** uint32_t y_lora_get_random(LORA_st *lora) {
 813:FML/Src/y_lora.c **** 
 814:FML/Src/y_lora.c ****     // Êñ≠Ë®Ä
 815:FML/Src/y_lora.c ****     if (lora == NULL) {
 816:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 817:FML/Src/y_lora.c ****         return 0;
 818:FML/Src/y_lora.c ****     }
 819:FML/Src/y_lora.c **** 
 820:FML/Src/y_lora.c ****     // Â∞Ü LoRa Ë∞ÉÂà∂Ëß£Ë∞ÉÂô®ËÆæÁΩÆ‰∏∫ ON
 821:FML/Src/y_lora.c ****     y_lora_set_modem(lora, MODEM_LORA);
 822:FML/Src/y_lora.c **** 
 823:FML/Src/y_lora.c ****     // Á¶ÅÁî® LoRa Ë∞ÉÂà∂Ëß£Ë∞ÉÂô®‰∏≠Êñ≠
 824:FML/Src/y_lora.c ****     y_lora_write(lora,
 825:FML/Src/y_lora.c ****                  REG_LR_IRQFLAGSMASK,
 826:FML/Src/y_lora.c ****                  RFLR_IRQFLAGS_RXTIMEOUT | RFLR_IRQFLAGS_RXDONE | RFLR_IRQFLAGS_PAYLOADCRCERROR | R
 827:FML/Src/y_lora.c ****                          | RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL | RFLR_IRQFLAGS_CADDETECTED);
 828:FML/Src/y_lora.c **** 
 829:FML/Src/y_lora.c ****     // Â∞ÜÊó†Á∫øÁîµËÆæÁΩÆ‰∏∫ËøûÁª≠Êé•Êî∂
 830:FML/Src/y_lora.c ****     _y_lora_set_op_mode(lora, RF_OPMODE_RECEIVER);
 831:FML/Src/y_lora.c **** 
 832:FML/Src/y_lora.c ****     uint32_t rnd = 0;
 833:FML/Src/y_lora.c ****     for (uint8_t i = 0; i < 32; i++) {
 834:FML/Src/y_lora.c ****         HAL_Delay(1);
 835:FML/Src/y_lora.c ****         rnd |= ((uint32_t) y_lora_read(lora, REG_LR_RSSIWIDEBAND) & 0x01) << i;  // Êú™ÁªèËøáÊª§ÁöÑ
 836:FML/Src/y_lora.c ****     }
 837:FML/Src/y_lora.c **** 
 838:FML/Src/y_lora.c ****     y_lora_set_sleep(lora);
 839:FML/Src/y_lora.c **** 
 840:FML/Src/y_lora.c ****     return rnd;
 841:FML/Src/y_lora.c **** }
 842:FML/Src/y_lora.c **** 
 843:FML/Src/y_lora.c **** /// @brief    ËØªÂèñÂΩìÂâç RSSI ÂÄº
 844:FML/Src/y_lora.c **** /// @param    [in] lora                    lora Âè•ÊüÑ
 845:FML/Src/y_lora.c **** /// @param    [in] modem                   Ë¶Å‰ΩøÁî®ÁöÑÊó†Á∫øÁîµË∞ÉÂà∂Ëß£Ë∞ÉÂô®
 846:FML/Src/y_lora.c **** /// @return   ÂΩìÂâç RSSI ÂÄº [dBm]
 847:FML/Src/y_lora.c **** int16_t y_lora_get_rssi(LORA_st *lora, RadioModem_e modem) {
 848:FML/Src/y_lora.c **** 
 849:FML/Src/y_lora.c ****     // Êñ≠Ë®Ä
 850:FML/Src/y_lora.c ****     if (lora == NULL) {
 851:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 852:FML/Src/y_lora.c ****         return 0;
 853:FML/Src/y_lora.c ****     }
 854:FML/Src/y_lora.c **** 
 855:FML/Src/y_lora.c ****     int16_t rssi = 0;
 856:FML/Src/y_lora.c **** 
 857:FML/Src/y_lora.c ****     switch (modem) {
 858:FML/Src/y_lora.c ****         case MODEM_FSK:
 859:FML/Src/y_lora.c ****             rssi = -(y_lora_read(lora, REG_RSSIVALUE) >> 1);
 860:FML/Src/y_lora.c ****             break;
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 20


 861:FML/Src/y_lora.c ****         case MODEM_LORA:
 862:FML/Src/y_lora.c ****             if (lora->setting.Channel > LORA_RF_MID_THRESH) {
 863:FML/Src/y_lora.c ****                 rssi = RSSI_OFFSET_HF + y_lora_read(lora, REG_LR_RSSIVALUE);
 864:FML/Src/y_lora.c ****             } else {
 865:FML/Src/y_lora.c ****                 rssi = RSSI_OFFSET_LF + y_lora_read(lora, REG_LR_RSSIVALUE);
 866:FML/Src/y_lora.c ****             }
 867:FML/Src/y_lora.c ****             break;
 868:FML/Src/y_lora.c ****         default:
 869:FML/Src/y_lora.c ****             rssi = -1;
 870:FML/Src/y_lora.c ****             break;
 871:FML/Src/y_lora.c ****     }
 872:FML/Src/y_lora.c ****     return rssi;
 873:FML/Src/y_lora.c **** }
 874:FML/Src/y_lora.c **** 
 875:FML/Src/y_lora.c **** /// @brief    ËÆ°ÁÆóÁªôÂÆöÊúâÊïàËΩΩËç∑ÁöÑÁ©∫‰∏≠Êï∞ÊçÆÂåÖÊó∂Èó¥Ôºà‰ª•ÊØ´Áßí‰∏∫Âçï‰ΩçÔºâ Âè™ËÉΩÂú®Ë∞É
 876:FML/Src/y_lora.c **** /// @param    [in] lora                    lora Âè•ÊüÑ
 877:FML/Src/y_lora.c **** /// @param    [in] modem                   Ë¶Å‰ΩøÁî®ÁöÑÊó†Á∫øÁîµË∞ÉÂà∂Ëß£Ë∞ÉÂô®
 878:FML/Src/y_lora.c **** /// @param    [in] pktLen                  Êï∞ÊçÆÂåÖÊúâÊïàËΩΩËç∑ÈïøÂ∫¶
 879:FML/Src/y_lora.c **** /// @return   ÁªôÂÆöÊï∞ÊçÆÂåÖÊúâÊïàË¥üËΩΩÈïøÂ∫¶ÁöÑËÆ°ÁÆóÁöÑ airTime (ms)
 880:FML/Src/y_lora.c **** uint32_t y_lora_get_time_on_air(LORA_st *lora, RadioModem_e modem, uint8_t pktLen) {
 881:FML/Src/y_lora.c **** 
 882:FML/Src/y_lora.c ****     // Êñ≠Ë®Ä
 883:FML/Src/y_lora.c ****     if (lora == NULL) {
 884:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 885:FML/Src/y_lora.c ****         return 0;
 886:FML/Src/y_lora.c ****     }
 887:FML/Src/y_lora.c **** 
 888:FML/Src/y_lora.c ****     uint32_t airTime = 0;
 889:FML/Src/y_lora.c ****     switch (modem) {
 890:FML/Src/y_lora.c **** 
 891:FML/Src/y_lora.c ****         case MODEM_FSK: {
 892:FML/Src/y_lora.c ****             airTime = round(
 893:FML/Src/y_lora.c ****                     (8
 894:FML/Src/y_lora.c ****                      * (lora->setting.Fsk.PreambleLen + ((y_lora_read(lora, REG_SYNCCONFIG) & ~RF_S
 895:FML/Src/y_lora.c ****                         + (((y_lora_read(lora, REG_PACKETCONFIG1) & ~RF_PACKETCONFIG1_ADDRSFILTERIN
 896:FML/Src/y_lora.c ****                         + ((lora->setting.Fsk.CrcOn == 0x01) ? 2.0 : 0))
 897:FML/Src/y_lora.c ****                      / lora->setting.Fsk.Datarate)
 898:FML/Src/y_lora.c ****                     * 1000);
 899:FML/Src/y_lora.c ****         } break;
 900:FML/Src/y_lora.c **** 
 901:FML/Src/y_lora.c ****         case MODEM_LORA: {
 902:FML/Src/y_lora.c ****             double bw = 0.0;
 903:FML/Src/y_lora.c ****             // REMARK: When using LoRa modem only bandwidths 125, 250 and 500 kHz are supported
 904:FML/Src/y_lora.c ****             switch (lora->setting.LoRa.Bandwidth) {
 905:FML/Src/y_lora.c ****                 case 7:  // 125 kHz
 906:FML/Src/y_lora.c ****                     bw = 125000;
 907:FML/Src/y_lora.c ****                     break;
 908:FML/Src/y_lora.c ****                 case 8:  // 250 kHz
 909:FML/Src/y_lora.c ****                     bw = 250000;
 910:FML/Src/y_lora.c ****                     break;
 911:FML/Src/y_lora.c ****                 case 9:  // 500 kHz
 912:FML/Src/y_lora.c ****                     bw = 500000;
 913:FML/Src/y_lora.c ****                     break;
 914:FML/Src/y_lora.c ****             }
 915:FML/Src/y_lora.c **** 
 916:FML/Src/y_lora.c ****             // Symbol rate : time for one symbol (secs)
 917:FML/Src/y_lora.c ****             double rs        = bw / (1 << lora->setting.LoRa.Datarate);
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 21


 918:FML/Src/y_lora.c ****             double ts        = 1 / rs;
 919:FML/Src/y_lora.c ****             // time of preamble
 920:FML/Src/y_lora.c ****             double tPreamble = (lora->setting.LoRa.PreambleLen + 4.25) * ts;
 921:FML/Src/y_lora.c ****             // Symbol length of payload and time
 922:FML/Src/y_lora.c ****             double tmp       = ceil((8 * pktLen - 4 * lora->setting.LoRa.Datarate + 28 + 16 * lora-
 923:FML/Src/y_lora.c ****                               / (double) (4 * (lora->setting.LoRa.Datarate - ((lora->setting.LoRa.L
 924:FML/Src/y_lora.c ****                          * (lora->setting.LoRa.Coderate + 4);
 925:FML/Src/y_lora.c ****             double nPayload = 8 + ((tmp > 0) ? tmp : 0);
 926:FML/Src/y_lora.c ****             double tPayload = nPayload * ts;
 927:FML/Src/y_lora.c ****             // Time on air
 928:FML/Src/y_lora.c ****             double tOnAir   = tPreamble + tPayload;
 929:FML/Src/y_lora.c ****             // return ms secs
 930:FML/Src/y_lora.c ****             airTime         = floor(tOnAir * 1000 + 0.999);
 931:FML/Src/y_lora.c ****         } break;
 932:FML/Src/y_lora.c ****     }
 933:FML/Src/y_lora.c ****     return airTime;
 934:FML/Src/y_lora.c **** }
 935:FML/Src/y_lora.c **** 
 936:FML/Src/y_lora.c **** /// @brief   Ëé∑ÂèñÊó†Á∫øÁîµ‰ªéÁù°Áú†‰∏≠ÈÜíÊù•ÊâÄÈúÄÁöÑÊó∂Èó¥„ÄÇ[ms]
 937:FML/Src/y_lora.c **** /// @return  Êó†Á∫øÁîµÂî§ÈÜíÊó∂Èó¥ÔºàÊØ´ÁßíÔºâ„ÄÇ
 938:FML/Src/y_lora.c **** uint32_t y_lora_get_wakeup_time() {
 939:FML/Src/y_lora.c ****     return LORA_TCXO_WAKEUP_TIME + LORA_WAKEUP_TIME;
 940:FML/Src/y_lora.c **** }
 941:FML/Src/y_lora.c **** 
 942:FML/Src/y_lora.c **** /// @brief    ËÆæÁΩÆÊ®°Âºè
 943:FML/Src/y_lora.c **** /// @param    [in] lora                    lora Âè•ÊüÑ
 944:FML/Src/y_lora.c **** /// @param    [in] modem                   Ë¶Å‰ΩøÁî®ÁöÑË∞ÉÂà∂Ëß£Ë∞ÉÂô®
 945:FML/Src/y_lora.c **** void y_lora_set_modem(LORA_st *lora, RadioModem_e modem) {
 946:FML/Src/y_lora.c **** 
 947:FML/Src/y_lora.c ****     // Êñ≠Ë®Ä
 948:FML/Src/y_lora.c ****     if (lora == NULL) {
 949:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 950:FML/Src/y_lora.c ****         return;
 951:FML/Src/y_lora.c ****     }
 952:FML/Src/y_lora.c **** 
 953:FML/Src/y_lora.c ****     if ((y_lora_read(lora, REG_OPMODE) & RFLR_OPMODE_LONGRANGEMODE_ON) != 0) {
 954:FML/Src/y_lora.c ****         lora->setting.Modem = MODEM_LORA;
 955:FML/Src/y_lora.c ****     } else {
 956:FML/Src/y_lora.c ****         lora->setting.Modem = MODEM_FSK;
 957:FML/Src/y_lora.c ****     }
 958:FML/Src/y_lora.c **** 
 959:FML/Src/y_lora.c ****     if (lora->setting.Modem == modem) {
 960:FML/Src/y_lora.c ****         return;
 961:FML/Src/y_lora.c ****     }
 962:FML/Src/y_lora.c **** 
 963:FML/Src/y_lora.c ****     lora->setting.Modem = modem;
 964:FML/Src/y_lora.c ****     switch (lora->setting.Modem) {
 965:FML/Src/y_lora.c ****         default:
 966:FML/Src/y_lora.c ****         case MODEM_FSK:
 967:FML/Src/y_lora.c ****             _y_lora_set_op_mode(lora, RF_OPMODE_SLEEP);
 968:FML/Src/y_lora.c ****             y_lora_write(lora, REG_OPMODE, (y_lora_read(lora, REG_OPMODE) & RFLR_OPMODE_LONGRANGEMO
 969:FML/Src/y_lora.c ****             y_lora_write(lora, REG_DIOMAPPING1, 0x00);
 970:FML/Src/y_lora.c ****             y_lora_write(lora, REG_DIOMAPPING2, 0x30);  // DIO5=ModeReady
 971:FML/Src/y_lora.c ****             break;
 972:FML/Src/y_lora.c ****         case MODEM_LORA:
 973:FML/Src/y_lora.c ****             _y_lora_set_op_mode(lora, RF_OPMODE_SLEEP);
 974:FML/Src/y_lora.c ****             y_lora_write(lora, REG_OPMODE, (y_lora_read(lora, REG_OPMODE) & RFLR_OPMODE_LONGRANGEMO
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 22


 975:FML/Src/y_lora.c ****             y_lora_write(lora, REG_DIOMAPPING1, 0x00);
 976:FML/Src/y_lora.c ****             y_lora_write(lora, REG_DIOMAPPING2, 0x00);
 977:FML/Src/y_lora.c ****             break;
 978:FML/Src/y_lora.c ****     }
 979:FML/Src/y_lora.c **** }
 980:FML/Src/y_lora.c **** 
 981:FML/Src/y_lora.c **** /// @brief    ËÆæÁΩÆÈÄöÈÅìÈ¢ëÁéá
 982:FML/Src/y_lora.c **** /// @param    [in] lora                    lora Âè•ÊüÑ
 983:FML/Src/y_lora.c **** /// @param    [in] freq                    È¢ëÈÅìÈ¢ëÁéá
 984:FML/Src/y_lora.c **** void y_lora_set_channel(LORA_st *lora, uint32_t freq) {
 985:FML/Src/y_lora.c **** 
 986:FML/Src/y_lora.c ****     // Êñ≠Ë®Ä
 987:FML/Src/y_lora.c ****     if (lora == NULL) {
 988:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 989:FML/Src/y_lora.c ****         return;
 990:FML/Src/y_lora.c ****     }
 991:FML/Src/y_lora.c **** 
 992:FML/Src/y_lora.c ****     lora->setting.Channel = freq;
 993:FML/Src/y_lora.c ****     freq                  = (uint32_t) ((double) freq / (double) LORA_FREQ_STEP);
 994:FML/Src/y_lora.c ****     y_lora_write(lora, REG_FRFMSB, (uint8_t) ((freq >> 16) & 0xFF));
 995:FML/Src/y_lora.c ****     y_lora_write(lora, REG_FRFMID, (uint8_t) ((freq >> 8) & 0xFF));
 996:FML/Src/y_lora.c ****     y_lora_write(lora, REG_FRFLSB, (uint8_t) (freq & 0xFF));
 997:FML/Src/y_lora.c **** }
 998:FML/Src/y_lora.c **** 
 999:FML/Src/y_lora.c **** /// @brief    ËÆæÁΩÆÂèëÈÄÅÂèÇÊï∞
1000:FML/Src/y_lora.c **** /// @param    [in] lora                    lora Âè•ÊüÑ
1001:FML/Src/y_lora.c **** /// @param    [in] modem                   Ë¶Å‰ΩøÁî®ÁöÑÊó†Á∫øÁîµË∞ÉÂà∂Ëß£Ë∞ÉÂô®
1002:FML/Src/y_lora.c **** /// @param    [in] power                   ËÆæÁΩÆËæìÂá∫ÂäüÁéá [dBm]
1003:FML/Src/y_lora.c **** /// @param    [in] bandwidth               ËÆæÁΩÆÂ∏¶ÂÆΩÔºà‰ªÖÈôê LoRaÔºâ
1004:FML/Src/y_lora.c **** /// @param    [in] datarate                ËÆæÁΩÆÊï∞ÊçÆÈÄüÁéá
1005:FML/Src/y_lora.c **** /// @param    [in] coderate                ËÆæÁΩÆÁºñÁ†ÅÁéáÔºà‰ªÖÈôê LoRaÔºâ
1006:FML/Src/y_lora.c **** void y_lora_set_tx_config(LORA_st *lora, RadioModem_e modem, int8_t power, uint32_t bandwidth, uint
1007:FML/Src/y_lora.c **** 
1008:FML/Src/y_lora.c ****     // Êñ≠Ë®Ä
1009:FML/Src/y_lora.c ****     if (lora == NULL) {
1010:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
1011:FML/Src/y_lora.c ****         return;
1012:FML/Src/y_lora.c ****     }
1013:FML/Src/y_lora.c **** 
1014:FML/Src/y_lora.c ****     uint16_t fdev        = LORA_FDEV;
1015:FML/Src/y_lora.c ****     uint16_t preambleLen = LORA_PREAMBLE_LEN;
1016:FML/Src/y_lora.c ****     bool     fixLen      = LORA_FIXLEN;
1017:FML/Src/y_lora.c ****     bool     crcOn       = LORA_CRC_ON;
1018:FML/Src/y_lora.c ****     bool     freqHopOn   = LORA_FREQ_HOP_ON;
1019:FML/Src/y_lora.c ****     uint8_t  hopPeriod   = LORA_HOP_PERIOD;
1020:FML/Src/y_lora.c ****     bool     iqInverted  = LORA_IQ_INVERTED;
1021:FML/Src/y_lora.c ****     uint32_t timeout     = LORA_TX_TIMEOUT;
1022:FML/Src/y_lora.c **** 
1023:FML/Src/y_lora.c ****     y_lora_set_modem(lora, modem);
1024:FML/Src/y_lora.c ****     _y_lora_set_tx_power(lora, power);
1025:FML/Src/y_lora.c **** 
1026:FML/Src/y_lora.c ****     switch (modem) {
1027:FML/Src/y_lora.c ****         case MODEM_FSK: {
1028:FML/Src/y_lora.c ****             lora->setting.Fsk.Power       = power;
1029:FML/Src/y_lora.c ****             lora->setting.Fsk.Fdev        = fdev;
1030:FML/Src/y_lora.c ****             lora->setting.Fsk.Bandwidth   = bandwidth;
1031:FML/Src/y_lora.c ****             lora->setting.Fsk.Datarate    = datarate;
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 23


1032:FML/Src/y_lora.c ****             lora->setting.Fsk.PreambleLen = preambleLen;
1033:FML/Src/y_lora.c ****             lora->setting.Fsk.FixLen      = fixLen;
1034:FML/Src/y_lora.c ****             lora->setting.Fsk.CrcOn       = crcOn;
1035:FML/Src/y_lora.c ****             lora->setting.Fsk.IqInverted  = iqInverted;
1036:FML/Src/y_lora.c ****             lora->setting.Fsk.TxTimeout   = timeout;
1037:FML/Src/y_lora.c **** 
1038:FML/Src/y_lora.c ****             fdev                          = (uint16_t) ((double) fdev / (double) LORA_FREQ_STEP);
1039:FML/Src/y_lora.c ****             y_lora_write(lora, REG_FDEVMSB, (uint8_t) (fdev >> 8));
1040:FML/Src/y_lora.c ****             y_lora_write(lora, REG_FDEVLSB, (uint8_t) (fdev & 0xFF));
1041:FML/Src/y_lora.c **** 
1042:FML/Src/y_lora.c ****             datarate = (uint16_t) ((double) LORA_XTAL_FREQ / (double) datarate);
1043:FML/Src/y_lora.c ****             y_lora_write(lora, REG_BITRATEMSB, (uint8_t) (datarate >> 8));
1044:FML/Src/y_lora.c ****             y_lora_write(lora, REG_BITRATELSB, (uint8_t) (datarate & 0xFF));
1045:FML/Src/y_lora.c **** 
1046:FML/Src/y_lora.c ****             y_lora_write(lora, REG_PREAMBLEMSB, (preambleLen >> 8) & 0x00FF);
1047:FML/Src/y_lora.c ****             y_lora_write(lora, REG_PREAMBLELSB, preambleLen & 0xFF);
1048:FML/Src/y_lora.c **** 
1049:FML/Src/y_lora.c ****             y_lora_write(lora,
1050:FML/Src/y_lora.c ****                          REG_PACKETCONFIG1,
1051:FML/Src/y_lora.c ****                          (y_lora_read(lora, REG_PACKETCONFIG1) & RF_PACKETCONFIG1_CRC_MASK & RF_PAC
1052:FML/Src/y_lora.c ****                                  | ((fixLen == 1) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKET
1053:FML/Src/y_lora.c ****             y_lora_write(lora, REG_PACKETCONFIG2, (y_lora_read(lora, REG_PACKETCONFIG2) | RF_PACKET
1054:FML/Src/y_lora.c ****         } break;
1055:FML/Src/y_lora.c ****         case MODEM_LORA: {
1056:FML/Src/y_lora.c ****             lora->setting.LoRa.Power = power;
1057:FML/Src/y_lora.c ****             if (bandwidth > 2) {
1058:FML/Src/y_lora.c ****                 // Fatal error: When using LoRa modem only bandwidths 125, 250 and 500 kHz are supp
1059:FML/Src/y_lora.c ****                 while (1)
1060:FML/Src/y_lora.c ****                     ;
1061:FML/Src/y_lora.c ****             }
1062:FML/Src/y_lora.c ****             bandwidth += 7;
1063:FML/Src/y_lora.c ****             lora->setting.LoRa.Bandwidth   = bandwidth;
1064:FML/Src/y_lora.c ****             lora->setting.LoRa.Datarate    = datarate;
1065:FML/Src/y_lora.c ****             lora->setting.LoRa.Coderate    = coderate;
1066:FML/Src/y_lora.c ****             lora->setting.LoRa.PreambleLen = preambleLen;
1067:FML/Src/y_lora.c ****             lora->setting.LoRa.FixLen      = fixLen;
1068:FML/Src/y_lora.c ****             lora->setting.LoRa.FreqHopOn   = freqHopOn;
1069:FML/Src/y_lora.c ****             lora->setting.LoRa.HopPeriod   = hopPeriod;
1070:FML/Src/y_lora.c ****             lora->setting.LoRa.CrcOn       = crcOn;
1071:FML/Src/y_lora.c ****             lora->setting.LoRa.IqInverted  = iqInverted;
1072:FML/Src/y_lora.c ****             lora->setting.LoRa.TxTimeout   = timeout;
1073:FML/Src/y_lora.c **** 
1074:FML/Src/y_lora.c ****             if (datarate > 12) {
1075:FML/Src/y_lora.c ****                 datarate = 12;
1076:FML/Src/y_lora.c ****             } else if (datarate < 6) {
1077:FML/Src/y_lora.c ****                 datarate = 6;
1078:FML/Src/y_lora.c ****             }
1079:FML/Src/y_lora.c ****             if (((bandwidth == 7) && ((datarate == 11) || (datarate == 12))) || ((bandwidth == 8) &
1080:FML/Src/y_lora.c ****                 lora->setting.LoRa.LowDatarateOptimize = 0x01;
1081:FML/Src/y_lora.c ****             } else {
1082:FML/Src/y_lora.c ****                 lora->setting.LoRa.LowDatarateOptimize = 0x00;
1083:FML/Src/y_lora.c ****             }
1084:FML/Src/y_lora.c **** 
1085:FML/Src/y_lora.c ****             if (lora->setting.LoRa.FreqHopOn == true) {
1086:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_PLLHOP, (y_lora_read(lora, REG_LR_PLLHOP) & RFLR_PLLHOP_F
1087:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_HOPPERIOD, lora->setting.LoRa.HopPeriod);
1088:FML/Src/y_lora.c ****             }
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 24


1089:FML/Src/y_lora.c **** 
1090:FML/Src/y_lora.c ****             y_lora_write(lora,
1091:FML/Src/y_lora.c ****                          REG_LR_MODEMCONFIG1,
1092:FML/Src/y_lora.c ****                          (y_lora_read(lora, REG_LR_MODEMCONFIG1) & RFLR_MODEMCONFIG1_BW_MASK & RFLR
1093:FML/Src/y_lora.c ****                                  | (bandwidth << 4) | (coderate << 1) | fixLen);
1094:FML/Src/y_lora.c **** 
1095:FML/Src/y_lora.c ****             y_lora_write(lora,
1096:FML/Src/y_lora.c ****                          REG_LR_MODEMCONFIG2,
1097:FML/Src/y_lora.c ****                          (y_lora_read(lora, REG_LR_MODEMCONFIG2) & RFLR_MODEMCONFIG2_SF_MASK & RFLR
1098:FML/Src/y_lora.c **** 
1099:FML/Src/y_lora.c ****             y_lora_write(lora,
1100:FML/Src/y_lora.c ****                          REG_LR_MODEMCONFIG3,
1101:FML/Src/y_lora.c ****                          (y_lora_read(lora, REG_LR_MODEMCONFIG3) & RFLR_MODEMCONFIG3_LOWDATARATEOPT
1102:FML/Src/y_lora.c **** 
1103:FML/Src/y_lora.c ****             y_lora_write(lora, REG_LR_PREAMBLEMSB, (preambleLen >> 8) & 0x00FF);
1104:FML/Src/y_lora.c ****             y_lora_write(lora, REG_LR_PREAMBLELSB, preambleLen & 0xFF);
1105:FML/Src/y_lora.c **** 
1106:FML/Src/y_lora.c ****             if (datarate == 6) {
1107:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_DETECTOPTIMIZE, (y_lora_read(lora, REG_LR_DETECTOPTIMIZE)
1108:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_DETECTIONTHRESHOLD, RFLR_DETECTIONTHRESH_SF6);
1109:FML/Src/y_lora.c ****             } else {
1110:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_DETECTOPTIMIZE, (y_lora_read(lora, REG_LR_DETECTOPTIMIZE)
1111:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_DETECTIONTHRESHOLD, RFLR_DETECTIONTHRESH_SF7_TO_SF12);
1112:FML/Src/y_lora.c ****             }
1113:FML/Src/y_lora.c ****         } break;
1114:FML/Src/y_lora.c ****     }
1115:FML/Src/y_lora.c **** }
1116:FML/Src/y_lora.c **** 
1117:FML/Src/y_lora.c **** /// @brief    ËÆæÁΩÆ‰∏∫ËøûÁª≠Ê≥¢‰º†ËæìÊ®°Âºè
1118:FML/Src/y_lora.c **** /// @param    [in] lora                    lora Âè•ÊüÑ
1119:FML/Src/y_lora.c **** /// @param    [in] freq                    È¢ëÈÅìÂ∞ÑÈ¢ëÈ¢ëÁéá
1120:FML/Src/y_lora.c **** /// @param    [in] power                   ËÆæÁΩÆËæìÂá∫ÂäüÁéá [dBm]
1121:FML/Src/y_lora.c **** /// @param    [in] time                    ‰º†ËæìÊ®°ÂºèË∂ÖÊó∂ [s]
1122:FML/Src/y_lora.c **** void y_lora_set_tx_continuous_wave(LORA_st *lora, uint32_t freq, int8_t power, uint16_t time) {
1123:FML/Src/y_lora.c **** 
1124:FML/Src/y_lora.c ****     // Êñ≠Ë®Ä
1125:FML/Src/y_lora.c ****     if (lora == NULL) {
1126:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
1127:FML/Src/y_lora.c ****         return;
1128:FML/Src/y_lora.c ****     }
1129:FML/Src/y_lora.c **** 
1130:FML/Src/y_lora.c ****     uint32_t timeout = (uint32_t) (time * 1000);
1131:FML/Src/y_lora.c **** 
1132:FML/Src/y_lora.c ****     y_lora_set_channel(lora, freq);
1133:FML/Src/y_lora.c **** 
1134:FML/Src/y_lora.c ****     y_lora_set_tx_config(lora, MODEM_FSK, power, 0, 4800, 0);
1135:FML/Src/y_lora.c **** 
1136:FML/Src/y_lora.c ****     y_lora_write(lora, REG_PACKETCONFIG2, (y_lora_read(lora, REG_PACKETCONFIG2) & RF_PACKETCONFIG2_
1137:FML/Src/y_lora.c ****     // Disable radio interrupts
1138:FML/Src/y_lora.c ****     y_lora_write(lora, REG_DIOMAPPING1, RF_DIOMAPPING1_DIO0_11 | RF_DIOMAPPING1_DIO1_11);
1139:FML/Src/y_lora.c ****     y_lora_write(lora, REG_DIOMAPPING2, RF_DIOMAPPING2_DIO4_10 | RF_DIOMAPPING2_DIO5_10);
1140:FML/Src/y_lora.c **** 
1141:FML/Src/y_lora.c ****     lora->setting.State = RF_TX_RUNNING;
1142:FML/Src/y_lora.c ****     ////osTimerStart(lora->tx_timer, timeout);
1143:FML/Src/y_lora.c **** 
1144:FML/Src/y_lora.c ****     _y_lora_set_op_mode(lora, RF_OPMODE_TRANSMITTER);
1145:FML/Src/y_lora.c **** }
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 25


1146:FML/Src/y_lora.c **** 
1147:FML/Src/y_lora.c **** /// @brief    ËÆæÁΩÆÊé•Êî∂ÂèÇÊï∞
1148:FML/Src/y_lora.c **** /// @param    [in] lora                    lora Âè•ÊüÑ
1149:FML/Src/y_lora.c **** /// @param    [in] modem                   Ë¶Å‰ΩøÁî®ÁöÑÊó†Á∫øÁîµË∞ÉÂà∂Ëß£Ë∞ÉÂô®
1150:FML/Src/y_lora.c **** /// @param    [in] bandwidth               ËÆæÁΩÆÂ∏¶ÂÆΩ
1151:FML/Src/y_lora.c **** /// @param    [in] datarate                ËÆæÁΩÆÊï∞ÊçÆÈÄüÁéá
1152:FML/Src/y_lora.c **** /// @param    [in] coderate                ËÆæÁΩÆÁºñÁ†ÅÁéá(‰ªÖÈôê LoRa)
1153:FML/Src/y_lora.c **** void y_lora_set_rx_config(LORA_st *lora, RadioModem_e modem, uint32_t bandwidth, uint32_t datarate,
1154:FML/Src/y_lora.c **** 
1155:FML/Src/y_lora.c ****     // Êñ≠Ë®Ä
1156:FML/Src/y_lora.c ****     if (lora == NULL) {
1157:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
1158:FML/Src/y_lora.c ****         return;
1159:FML/Src/y_lora.c ****     }
1160:FML/Src/y_lora.c **** 
1161:FML/Src/y_lora.c ****     uint32_t bandwidthAfc = LORA_BANDWIDTH_AFC;  // ËÆæÁΩÆ AFC Â∏¶ÂÆΩ(‰ªÖÈôê FSK
1162:FML/Src/y_lora.c ****     uint16_t preambleLen  = LORA_PREAMBLE_LEN;   // ËÆæÁΩÆÂâçÂØºÁ†ÅÈïøÂ∫¶
1163:FML/Src/y_lora.c ****     uint16_t symbTimeout  = LORA_SYMB_TIMEOUT;   // ËÆæÁΩÆ RxSingle Ë∂ÖÊó∂ÂÄº
1164:FML/Src/y_lora.c ****     bool     fixLen       = LORA_FIXLEN;         // Âõ∫ÂÆöÈïøÂ∫¶Êï∞ÊçÆÂåÖ
1165:FML/Src/y_lora.c ****     uint8_t  payloadLen   = LORA_PAYLOAD_LEN;    // Âõ∫ÂÆöÈïøÂ∫¶Êó∂ËÆæÁΩÆÊúâÊïàË¥üËΩΩÈïøÂ∫¶
1166:FML/Src/y_lora.c ****     bool     crcOn        = LORA_CRC_ON;         // ÂêØÁî®/Á¶ÅÁî® CRC
1167:FML/Src/y_lora.c ****     bool     freqHopOn    = LORA_FREQ_HOP_ON;    // ÂêØÁî®/Á¶ÅÁî®Êï∞ÊçÆÂåÖÂÜÖË∑≥È¢ë
1168:FML/Src/y_lora.c ****     uint8_t  hopPeriod    = LORA_HOP_PERIOD;     // ÊØèË∑≥‰πãÈó¥ÁöÑÁ¨¶Âè∑Êï∞
1169:FML/Src/y_lora.c ****     bool     iqInverted   = LORA_IQ_INVERTED;    // ÂèçËΩ¨ IQ ‰ø°Âè∑Ôºà‰ªÖÈôê LoRa
1170:FML/Src/y_lora.c ****     bool     rxContinuous = LORA_RX_CONTINUOUS;  // Â∞ÜÊé•Êî∂ËÆæÁΩÆ‰∏∫ËøûÁª≠Ê®°Âºè
1171:FML/Src/y_lora.c **** 
1172:FML/Src/y_lora.c ****     y_lora_set_modem(lora, modem);
1173:FML/Src/y_lora.c **** 
1174:FML/Src/y_lora.c ****     switch (modem) {
1175:FML/Src/y_lora.c ****         case MODEM_FSK: {
1176:FML/Src/y_lora.c ****             lora->setting.Fsk.Bandwidth       = bandwidth;
1177:FML/Src/y_lora.c ****             lora->setting.Fsk.Datarate        = datarate;
1178:FML/Src/y_lora.c ****             lora->setting.Fsk.BandwidthAfc    = bandwidthAfc;
1179:FML/Src/y_lora.c ****             lora->setting.Fsk.FixLen          = fixLen;
1180:FML/Src/y_lora.c ****             lora->setting.Fsk.PayloadLen      = payloadLen;
1181:FML/Src/y_lora.c ****             lora->setting.Fsk.CrcOn           = crcOn;
1182:FML/Src/y_lora.c ****             lora->setting.Fsk.IqInverted      = iqInverted;
1183:FML/Src/y_lora.c ****             lora->setting.Fsk.RxContinuous    = rxContinuous;
1184:FML/Src/y_lora.c ****             lora->setting.Fsk.PreambleLen     = preambleLen;
1185:FML/Src/y_lora.c ****             lora->setting.Fsk.RxSingleTimeout = (uint32_t) (symbTimeout * ((1.0 / (double) datarate
1186:FML/Src/y_lora.c **** 
1187:FML/Src/y_lora.c ****             datarate                          = (uint16_t) ((double) LORA_XTAL_FREQ / (double) data
1188:FML/Src/y_lora.c ****             y_lora_write(lora, REG_BITRATEMSB, (uint8_t) (datarate >> 8));
1189:FML/Src/y_lora.c ****             y_lora_write(lora, REG_BITRATELSB, (uint8_t) (datarate & 0xFF));
1190:FML/Src/y_lora.c **** 
1191:FML/Src/y_lora.c ****             y_lora_write(lora, REG_RXBW, _y_lora_get_Fsk_bandwidth_addr(bandwidth));
1192:FML/Src/y_lora.c ****             y_lora_write(lora, REG_AFCBW, _y_lora_get_Fsk_bandwidth_addr(bandwidthAfc));
1193:FML/Src/y_lora.c **** 
1194:FML/Src/y_lora.c ****             y_lora_write(lora, REG_PREAMBLEMSB, (uint8_t) ((preambleLen >> 8) & 0xFF));
1195:FML/Src/y_lora.c ****             y_lora_write(lora, REG_PREAMBLELSB, (uint8_t) (preambleLen & 0xFF));
1196:FML/Src/y_lora.c **** 
1197:FML/Src/y_lora.c ****             if (fixLen == 1) {
1198:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_PAYLOADLENGTH, payloadLen);
1199:FML/Src/y_lora.c ****             } else {
1200:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_PAYLOADLENGTH, 0xFF);  // Set payload length to the maximum
1201:FML/Src/y_lora.c ****             }
1202:FML/Src/y_lora.c **** 
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 26


1203:FML/Src/y_lora.c ****             y_lora_write(lora,
1204:FML/Src/y_lora.c ****                          REG_PACKETCONFIG1,
1205:FML/Src/y_lora.c ****                          (y_lora_read(lora, REG_PACKETCONFIG1) & RF_PACKETCONFIG1_CRC_MASK & RF_PAC
1206:FML/Src/y_lora.c ****                                  | ((fixLen == 1) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKET
1207:FML/Src/y_lora.c ****             y_lora_write(lora, REG_PACKETCONFIG2, (y_lora_read(lora, REG_PACKETCONFIG2) | RF_PACKET
1208:FML/Src/y_lora.c ****         } break;
1209:FML/Src/y_lora.c ****         case MODEM_LORA: {
1210:FML/Src/y_lora.c ****             if (bandwidth > 2) {
1211:FML/Src/y_lora.c ****                 // Fatal error: When using LoRa modem only bandwidths 125, 250 and 500 kHz are supp
1212:FML/Src/y_lora.c ****                 while (1)
1213:FML/Src/y_lora.c ****                     ;
1214:FML/Src/y_lora.c ****             }
1215:FML/Src/y_lora.c ****             bandwidth += 7;
1216:FML/Src/y_lora.c ****             lora->setting.LoRa.Bandwidth    = bandwidth;
1217:FML/Src/y_lora.c ****             lora->setting.LoRa.Datarate     = datarate;
1218:FML/Src/y_lora.c ****             lora->setting.LoRa.Coderate     = coderate;
1219:FML/Src/y_lora.c ****             lora->setting.LoRa.PreambleLen  = preambleLen;
1220:FML/Src/y_lora.c ****             lora->setting.LoRa.FixLen       = fixLen;
1221:FML/Src/y_lora.c ****             lora->setting.LoRa.PayloadLen   = payloadLen;
1222:FML/Src/y_lora.c ****             lora->setting.LoRa.CrcOn        = crcOn;
1223:FML/Src/y_lora.c ****             lora->setting.LoRa.FreqHopOn    = freqHopOn;
1224:FML/Src/y_lora.c ****             lora->setting.LoRa.HopPeriod    = hopPeriod;
1225:FML/Src/y_lora.c ****             lora->setting.LoRa.IqInverted   = iqInverted;
1226:FML/Src/y_lora.c ****             lora->setting.LoRa.RxContinuous = rxContinuous;
1227:FML/Src/y_lora.c **** 
1228:FML/Src/y_lora.c ****             if (datarate > 12) {
1229:FML/Src/y_lora.c ****                 datarate = 12;
1230:FML/Src/y_lora.c ****             } else if (datarate < 6) {
1231:FML/Src/y_lora.c ****                 datarate = 6;
1232:FML/Src/y_lora.c ****             }
1233:FML/Src/y_lora.c **** 
1234:FML/Src/y_lora.c ****             if (((bandwidth == 7) && ((datarate == 11) || (datarate == 12))) || ((bandwidth == 8) &
1235:FML/Src/y_lora.c ****                 lora->setting.LoRa.LowDatarateOptimize = 0x01;
1236:FML/Src/y_lora.c ****             } else {
1237:FML/Src/y_lora.c ****                 lora->setting.LoRa.LowDatarateOptimize = 0x00;
1238:FML/Src/y_lora.c ****             }
1239:FML/Src/y_lora.c **** 
1240:FML/Src/y_lora.c ****             y_lora_write(lora,
1241:FML/Src/y_lora.c ****                          REG_LR_MODEMCONFIG1,
1242:FML/Src/y_lora.c ****                          (y_lora_read(lora, REG_LR_MODEMCONFIG1) & RFLR_MODEMCONFIG1_BW_MASK & RFLR
1243:FML/Src/y_lora.c ****                                  | (bandwidth << 4) | (coderate << 1) | fixLen);
1244:FML/Src/y_lora.c **** 
1245:FML/Src/y_lora.c ****             y_lora_write(lora,
1246:FML/Src/y_lora.c ****                          REG_LR_MODEMCONFIG2,
1247:FML/Src/y_lora.c ****                          (y_lora_read(lora, REG_LR_MODEMCONFIG2) & RFLR_MODEMCONFIG2_SF_MASK & RFLR
1248:FML/Src/y_lora.c ****                                  | (datarate << 4) | (crcOn << 2) | ((symbTimeout >> 8) & ~RFLR_MOD
1249:FML/Src/y_lora.c **** 
1250:FML/Src/y_lora.c ****             y_lora_write(lora,
1251:FML/Src/y_lora.c ****                          REG_LR_MODEMCONFIG3,
1252:FML/Src/y_lora.c ****                          (y_lora_read(lora, REG_LR_MODEMCONFIG3) & RFLR_MODEMCONFIG3_LOWDATARATEOPT
1253:FML/Src/y_lora.c **** 
1254:FML/Src/y_lora.c ****             y_lora_write(lora, REG_LR_SYMBTIMEOUTLSB, (uint8_t) (symbTimeout & 0xFF));
1255:FML/Src/y_lora.c **** 
1256:FML/Src/y_lora.c ****             y_lora_write(lora, REG_LR_PREAMBLEMSB, (uint8_t) ((preambleLen >> 8) & 0xFF));
1257:FML/Src/y_lora.c ****             y_lora_write(lora, REG_LR_PREAMBLELSB, (uint8_t) (preambleLen & 0xFF));
1258:FML/Src/y_lora.c **** 
1259:FML/Src/y_lora.c ****             if (fixLen == 1) {
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 27


1260:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_PAYLOADLENGTH, payloadLen);
1261:FML/Src/y_lora.c ****             }
1262:FML/Src/y_lora.c **** 
1263:FML/Src/y_lora.c ****             if (lora->setting.LoRa.FreqHopOn == true) {
1264:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_PLLHOP, (y_lora_read(lora, REG_LR_PLLHOP) & RFLR_PLLHOP_F
1265:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_HOPPERIOD, lora->setting.LoRa.HopPeriod);
1266:FML/Src/y_lora.c ****             }
1267:FML/Src/y_lora.c **** 
1268:FML/Src/y_lora.c ****             if ((bandwidth == 9) && (lora->setting.Channel > LORA_RF_MID_THRESH)) {
1269:FML/Src/y_lora.c ****                 // ERRATA 2.1 - Sensitivity Optimization with a 500 kHz Bandwidth
1270:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_HIGHBWOPTIMIZE1, 0x02);
1271:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_HIGHBWOPTIMIZE2, 0x64);
1272:FML/Src/y_lora.c ****             } else if (bandwidth == 9) {
1273:FML/Src/y_lora.c ****                 // ERRATA 2.1 - Sensitivity Optimization with a 500 kHz Bandwidth
1274:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_HIGHBWOPTIMIZE1, 0x02);
1275:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_HIGHBWOPTIMIZE2, 0x7F);
1276:FML/Src/y_lora.c ****             } else {
1277:FML/Src/y_lora.c ****                 // ERRATA 2.1 - Sensitivity Optimization with a 500 kHz Bandwidth
1278:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_HIGHBWOPTIMIZE1, 0x03);
1279:FML/Src/y_lora.c ****             }
1280:FML/Src/y_lora.c **** 
1281:FML/Src/y_lora.c ****             if (datarate == 6) {
1282:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_DETECTOPTIMIZE, (y_lora_read(lora, REG_LR_DETECTOPTIMIZE)
1283:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_DETECTIONTHRESHOLD, RFLR_DETECTIONTHRESH_SF6);
1284:FML/Src/y_lora.c ****             } else {
1285:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_DETECTOPTIMIZE, (y_lora_read(lora, REG_LR_DETECTOPTIMIZE)
1286:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_DETECTIONTHRESHOLD, RFLR_DETECTIONTHRESH_SF7_TO_SF12);
1287:FML/Src/y_lora.c ****             }
1288:FML/Src/y_lora.c **** 
1289:FML/Src/y_lora.c ****             y_lora_set_max_payload_length(lora, MODEM_LORA, 0xFF);
1290:FML/Src/y_lora.c ****         } break;
1291:FML/Src/y_lora.c ****     }
1292:FML/Src/y_lora.c **** }
1293:FML/Src/y_lora.c **** 
1294:FML/Src/y_lora.c **** /// @brief    Âú®ÁªôÂÆöÊó∂Èó¥ÂÜÖÂ∞ÜÊó†Á∫øÁîµËÆæÁΩÆ‰∏∫Êé•Êî∂Ê®°Âºè
1295:FML/Src/y_lora.c **** /// @param    [in] lora                    lora Âè•ÊüÑ
1296:FML/Src/y_lora.c **** /// @param    [in] timeout                 Êé•Êî∂Êó∂Èó¥ms  0=ËøûÁª≠
1297:FML/Src/y_lora.c **** void y_lora_set_rx_time(LORA_st *lora, uint32_t timeout) {
1298:FML/Src/y_lora.c **** 
1299:FML/Src/y_lora.c ****     // Êñ≠Ë®Ä
1300:FML/Src/y_lora.c ****     if (lora == NULL) {
1301:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
1302:FML/Src/y_lora.c ****         return;
1303:FML/Src/y_lora.c ****     }
1304:FML/Src/y_lora.c **** 
1305:FML/Src/y_lora.c ****     bool rxContinuous = false;
1306:FML/Src/y_lora.c ****     //osTimerStop(lora->tx_timer);
1307:FML/Src/y_lora.c **** 
1308:FML/Src/y_lora.c ****     switch (lora->setting.Modem) {
1309:FML/Src/y_lora.c ****         case MODEM_FSK: {
1310:FML/Src/y_lora.c ****             rxContinuous = lora->setting.Fsk.RxContinuous;
1311:FML/Src/y_lora.c ****             // DIO0=PayloadReady
1312:FML/Src/y_lora.c ****             // DIO1=FifoLevel
1313:FML/Src/y_lora.c ****             // DIO2=SyncAddr
1314:FML/Src/y_lora.c ****             // DIO3=FifoEmpty
1315:FML/Src/y_lora.c ****             // DIO4=Preamble
1316:FML/Src/y_lora.c ****             // DIO5=ModeReady
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 28


1317:FML/Src/y_lora.c ****             y_lora_write(lora,
1318:FML/Src/y_lora.c ****                          REG_DIOMAPPING1,
1319:FML/Src/y_lora.c ****                          (y_lora_read(lora, REG_DIOMAPPING1) & RF_DIOMAPPING1_DIO0_MASK & RF_DIOMAP
1320:FML/Src/y_lora.c ****                                  | RF_DIOMAPPING1_DIO1_00 | RF_DIOMAPPING1_DIO2_11);
1321:FML/Src/y_lora.c **** 
1322:FML/Src/y_lora.c ****             y_lora_write(lora,
1323:FML/Src/y_lora.c ****                          REG_DIOMAPPING2,
1324:FML/Src/y_lora.c ****                          (y_lora_read(lora, REG_DIOMAPPING2) & RF_DIOMAPPING2_DIO4_MASK & RF_DIOMAP
1325:FML/Src/y_lora.c **** 
1326:FML/Src/y_lora.c ****             lora->setting.FskPacketHandler.FifoThresh = y_lora_read(lora, REG_FIFOTHRESH) & 0x3F;
1327:FML/Src/y_lora.c **** 
1328:FML/Src/y_lora.c ****             y_lora_write(lora, REG_RXCONFIG, RF_RXCONFIG_AFCAUTO_ON | RF_RXCONFIG_AGCAUTO_ON | RF_R
1329:FML/Src/y_lora.c **** 
1330:FML/Src/y_lora.c ****             lora->setting.FskPacketHandler.PreambleDetected = false;
1331:FML/Src/y_lora.c ****             lora->setting.FskPacketHandler.SyncWordDetected = false;
1332:FML/Src/y_lora.c ****             lora->setting.FskPacketHandler.NbBytes          = 0;
1333:FML/Src/y_lora.c ****             lora->setting.FskPacketHandler.Size             = 0;
1334:FML/Src/y_lora.c ****         } break;
1335:FML/Src/y_lora.c **** 
1336:FML/Src/y_lora.c ****         case MODEM_LORA: {
1337:FML/Src/y_lora.c ****             if (lora->setting.LoRa.IqInverted == true) {
1338:FML/Src/y_lora.c ****                 y_lora_write(lora,
1339:FML/Src/y_lora.c ****                              REG_LR_INVERTIQ,
1340:FML/Src/y_lora.c ****                              ((y_lora_read(lora, REG_LR_INVERTIQ) & RFLR_INVERTIQ_TX_MASK & RFLR_IN
1341:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON);
1342:FML/Src/y_lora.c ****             } else {
1343:FML/Src/y_lora.c ****                 y_lora_write(lora,
1344:FML/Src/y_lora.c ****                              REG_LR_INVERTIQ,
1345:FML/Src/y_lora.c ****                              ((y_lora_read(lora, REG_LR_INVERTIQ) & RFLR_INVERTIQ_TX_MASK & RFLR_IN
1346:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF);
1347:FML/Src/y_lora.c ****             }
1348:FML/Src/y_lora.c **** 
1349:FML/Src/y_lora.c ****             // ERRATA 2.3 - Receiver Spurious Reception of a LoRa Signal
1350:FML/Src/y_lora.c ****             if (lora->setting.LoRa.Bandwidth < 9) {
1351:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_DETECTOPTIMIZE, y_lora_read(lora, REG_LR_DETECTOPTIMIZE) 
1352:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_IFFREQ2, 0x00);
1353:FML/Src/y_lora.c ****                 switch (lora->setting.LoRa.Bandwidth) {
1354:FML/Src/y_lora.c ****                     case 0:  // 7.8 kHz
1355:FML/Src/y_lora.c ****                         y_lora_write(lora, REG_LR_IFFREQ1, 0x48);
1356:FML/Src/y_lora.c ****                         y_lora_set_channel(lora, lora->setting.Channel + 7810);
1357:FML/Src/y_lora.c ****                         break;
1358:FML/Src/y_lora.c ****                     case 1:  // 10.4 kHz
1359:FML/Src/y_lora.c ****                         y_lora_write(lora, REG_LR_IFFREQ1, 0x44);
1360:FML/Src/y_lora.c ****                         y_lora_set_channel(lora, lora->setting.Channel + 10420);
1361:FML/Src/y_lora.c ****                         break;
1362:FML/Src/y_lora.c ****                     case 2:  // 15.6 kHz
1363:FML/Src/y_lora.c ****                         y_lora_write(lora, REG_LR_IFFREQ1, 0x44);
1364:FML/Src/y_lora.c ****                         y_lora_set_channel(lora, lora->setting.Channel + 15620);
1365:FML/Src/y_lora.c ****                         break;
1366:FML/Src/y_lora.c ****                     case 3:  // 20.8 kHz
1367:FML/Src/y_lora.c ****                         y_lora_write(lora, REG_LR_IFFREQ1, 0x44);
1368:FML/Src/y_lora.c ****                         y_lora_set_channel(lora, lora->setting.Channel + 20830);
1369:FML/Src/y_lora.c ****                         break;
1370:FML/Src/y_lora.c ****                     case 4:  // 31.2 kHz
1371:FML/Src/y_lora.c ****                         y_lora_write(lora, REG_LR_IFFREQ1, 0x44);
1372:FML/Src/y_lora.c ****                         y_lora_set_channel(lora, lora->setting.Channel + 31250);
1373:FML/Src/y_lora.c ****                         break;
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 29


1374:FML/Src/y_lora.c ****                     case 5:  // 41.4 kHz
1375:FML/Src/y_lora.c ****                         y_lora_write(lora, REG_LR_IFFREQ1, 0x44);
1376:FML/Src/y_lora.c ****                         y_lora_set_channel(lora, lora->setting.Channel + 41670);
1377:FML/Src/y_lora.c ****                         break;
1378:FML/Src/y_lora.c ****                     case 6:  // 62.5 kHz
1379:FML/Src/y_lora.c ****                         y_lora_write(lora, REG_LR_IFFREQ1, 0x40);
1380:FML/Src/y_lora.c ****                         break;
1381:FML/Src/y_lora.c ****                     case 7:  // 125 kHz
1382:FML/Src/y_lora.c ****                         y_lora_write(lora, REG_LR_IFFREQ1, 0x40);
1383:FML/Src/y_lora.c ****                         break;
1384:FML/Src/y_lora.c ****                     case 8:  // 250 kHz
1385:FML/Src/y_lora.c ****                         y_lora_write(lora, REG_LR_IFFREQ1, 0x40);
1386:FML/Src/y_lora.c ****                         break;
1387:FML/Src/y_lora.c ****                 }
1388:FML/Src/y_lora.c ****             } else {
1389:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_DETECTOPTIMIZE, y_lora_read(lora, REG_LR_DETECTOPTIMIZE) 
1390:FML/Src/y_lora.c ****             }
1391:FML/Src/y_lora.c **** 
1392:FML/Src/y_lora.c ****             rxContinuous = lora->setting.LoRa.RxContinuous;
1393:FML/Src/y_lora.c **** 
1394:FML/Src/y_lora.c ****             if (lora->setting.LoRa.FreqHopOn == true) {
1395:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_VALIDHEADER | RFLR_IRQFLAGS_T
1396:FML/Src/y_lora.c **** 
1397:FML/Src/y_lora.c ****                 // DIO0=RxDone, DIO2=FhssChangeChannel
1398:FML/Src/y_lora.c ****                 y_lora_write(lora,
1399:FML/Src/y_lora.c ****                              REG_DIOMAPPING1,
1400:FML/Src/y_lora.c ****                              (y_lora_read(lora, REG_DIOMAPPING1) & RFLR_DIOMAPPING1_DIO0_MASK & RFL
1401:FML/Src/y_lora.c ****             } else {
1402:FML/Src/y_lora.c ****                 y_lora_write(lora,
1403:FML/Src/y_lora.c ****                              REG_LR_IRQFLAGSMASK,
1404:FML/Src/y_lora.c ****                              RFLR_IRQFLAGS_VALIDHEADER | RFLR_IRQFLAGS_TXDONE | RFLR_IRQFLAGS_CADDO
1405:FML/Src/y_lora.c **** 
1406:FML/Src/y_lora.c ****                 // DIO0=RxDone
1407:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_DIOMAPPING1, (y_lora_read(lora, REG_DIOMAPPING1) & RFLR_DIOM
1408:FML/Src/y_lora.c ****             }
1409:FML/Src/y_lora.c ****             y_lora_write(lora, REG_LR_FIFORXBASEADDR, 0);
1410:FML/Src/y_lora.c ****             y_lora_write(lora, REG_LR_FIFOADDRPTR, 0);
1411:FML/Src/y_lora.c ****         } break;
1412:FML/Src/y_lora.c ****     }
1413:FML/Src/y_lora.c **** 
1414:FML/Src/y_lora.c ****     memset(lora->buf, 0, (size_t) LORA_RX_BUF_SIZE);
1415:FML/Src/y_lora.c **** 
1416:FML/Src/y_lora.c ****     lora->setting.State = RF_RX_RUNNING;
1417:FML/Src/y_lora.c ****     if (timeout != 0) {
1418:FML/Src/y_lora.c ****         //osTimerStart(lora->rx_timer, timeout);
1419:FML/Src/y_lora.c ****     }
1420:FML/Src/y_lora.c **** 
1421:FML/Src/y_lora.c ****     if (lora->setting.Modem == MODEM_FSK) {
1422:FML/Src/y_lora.c ****         _y_lora_set_op_mode(lora, RF_OPMODE_RECEIVER);
1423:FML/Src/y_lora.c ****         //osTimerStart(lora->rx_sync_timer, lora->setting.Fsk.RxSingleTimeout);
1424:FML/Src/y_lora.c ****     } else {
1425:FML/Src/y_lora.c ****         if (rxContinuous == true) {
1426:FML/Src/y_lora.c ****             _y_lora_set_op_mode(lora, RFLR_OPMODE_RECEIVER);
1427:FML/Src/y_lora.c ****         } else {
1428:FML/Src/y_lora.c ****             _y_lora_set_op_mode(lora, RFLR_OPMODE_RECEIVER_SINGLE);
1429:FML/Src/y_lora.c ****         }
1430:FML/Src/y_lora.c ****     }
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 30


1431:FML/Src/y_lora.c **** }
1432:FML/Src/y_lora.c **** 
1433:FML/Src/y_lora.c **** /// @brief   ËÆæÁΩÆÊúÄÂ§ßÊúâÊïàËΩΩËç∑ÈïøÂ∫¶
1434:FML/Src/y_lora.c **** /// @param   [in] lora                     lora Âè•ÊüÑ
1435:FML/Src/y_lora.c **** /// @param   [in] modem                    Ë¶Å‰ΩøÁî®ÁöÑÊó†Á∫øÁîµË∞ÉÂà∂Ëß£Ë∞ÉÂô®
1436:FML/Src/y_lora.c **** /// @param   [in] max                      ÊúÄÂ§ßÊúâÊïàË¥üËΩΩÈïøÂ∫¶Ôºà‰ª•Â≠óËäÇ‰∏∫Âçï‰ΩçÔºâ
1437:FML/Src/y_lora.c **** void y_lora_set_max_payload_length(LORA_st *lora, RadioModem_e modem, uint8_t max) {
1438:FML/Src/y_lora.c **** 
1439:FML/Src/y_lora.c ****     // Êñ≠Ë®Ä
1440:FML/Src/y_lora.c ****     if (lora == NULL) {
1441:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
1442:FML/Src/y_lora.c ****         return;
1443:FML/Src/y_lora.c ****     }
1444:FML/Src/y_lora.c **** 
1445:FML/Src/y_lora.c ****     y_lora_set_modem(lora, modem);
1446:FML/Src/y_lora.c ****     switch (modem) {
1447:FML/Src/y_lora.c ****         case MODEM_FSK:
1448:FML/Src/y_lora.c ****             if (lora->setting.Fsk.FixLen == false) {
1449:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_PAYLOADLENGTH, max);
1450:FML/Src/y_lora.c ****             }
1451:FML/Src/y_lora.c ****             break;
1452:FML/Src/y_lora.c ****         case MODEM_LORA:
1453:FML/Src/y_lora.c ****             y_lora_write(lora, REG_LR_PAYLOADMAXLENGTH, max);
1454:FML/Src/y_lora.c ****             break;
1455:FML/Src/y_lora.c ****     }
1456:FML/Src/y_lora.c **** }
1457:FML/Src/y_lora.c **** 
1458:FML/Src/y_lora.c **** /// @brief   Â∞ÜÁΩëÁªúËÆæÁΩÆ‰∏∫ÂÖ¨ÂÖ±ÊàñÁßÅÊúâ,Êõ¥Êñ∞Â≠óËäÇÂêåÊ≠•
1459:FML/Src/y_lora.c **** /// @param   [in] lora                     lora Âè•ÊüÑ
1460:FML/Src/y_lora.c **** /// @param   [in] enable                   Â¶ÇÊûú‰∏∫ÁúüÔºåÂàôÂêØÁî®ÂÖ¨ÂÖ±ÁΩëÁªú
1461:FML/Src/y_lora.c **** void y_lora_set_public_network(LORA_st *lora, bool enable) {
1462:FML/Src/y_lora.c **** 
1463:FML/Src/y_lora.c ****     // Êñ≠Ë®Ä
1464:FML/Src/y_lora.c ****     if (lora == NULL) {
1465:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
1466:FML/Src/y_lora.c ****         return;
1467:FML/Src/y_lora.c ****     }
1468:FML/Src/y_lora.c **** 
1469:FML/Src/y_lora.c ****     y_lora_set_modem(lora, MODEM_LORA);
1470:FML/Src/y_lora.c ****     lora->setting.LoRa.PublicNetwork = enable;
1471:FML/Src/y_lora.c ****     if (enable == true) {
1472:FML/Src/y_lora.c ****         y_lora_write(lora, REG_LR_SYNCWORD, LORA_MAC_PUBLIC_SYNCWORD);  // Change LoRa modem SyncWo
1473:FML/Src/y_lora.c ****     } else {
1474:FML/Src/y_lora.c ****         y_lora_write(lora, REG_LR_SYNCWORD, LORA_MAC_PRIVATE_SYNCWORD);  // Change LoRa modem SyncW
1475:FML/Src/y_lora.c ****     }
1476:FML/Src/y_lora.c **** }
1477:FML/Src/y_lora.c **** 
1478:FML/Src/y_lora.c **** /// @brief    ËÆæÁΩÆ‰∏∫Áù°Áú†Ê®°Âºè
1479:FML/Src/y_lora.c **** /// @param    [in] lora                    lora Âè•ÊüÑ
1480:FML/Src/y_lora.c **** void y_lora_set_sleep(LORA_st *lora) {
1481:FML/Src/y_lora.c **** 
1482:FML/Src/y_lora.c ****     // Êñ≠Ë®Ä
1483:FML/Src/y_lora.c ****     if (lora == NULL) {
1484:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
1485:FML/Src/y_lora.c ****         return;
1486:FML/Src/y_lora.c ****     }
1487:FML/Src/y_lora.c **** 
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 31


1488:FML/Src/y_lora.c ****     //osTimerStop(lora->rx_timer);
1489:FML/Src/y_lora.c ****     //osTimerStop(lora->tx_timer);
1490:FML/Src/y_lora.c ****     //osTimerStop(lora->rx_sync_timer);
1491:FML/Src/y_lora.c ****     _y_lora_set_op_mode(lora, RF_OPMODE_SLEEP);
1492:FML/Src/y_lora.c ****     lora->setting.State = RF_IDLE;
1493:FML/Src/y_lora.c **** }
1494:FML/Src/y_lora.c **** 
1495:FML/Src/y_lora.c **** /// @brief    Â∞ÜÊó†Á∫øÁîµËÆæÁΩÆ‰∏∫ÂæÖÊú∫Ê®°Âºè
1496:FML/Src/y_lora.c **** /// @param    [in] lora                    lora Âè•ÊüÑ
1497:FML/Src/y_lora.c **** void y_lora_set_stby(LORA_st *lora) {
1498:FML/Src/y_lora.c **** 
1499:FML/Src/y_lora.c ****     // Êñ≠Ë®Ä
1500:FML/Src/y_lora.c ****     if (lora == NULL) {
1501:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
1502:FML/Src/y_lora.c ****         return;
1503:FML/Src/y_lora.c ****     }
1504:FML/Src/y_lora.c **** 
1505:FML/Src/y_lora.c ****     //osTimerStop(lora->rx_timer);
1506:FML/Src/y_lora.c ****     //osTimerStop(lora->tx_timer);
1507:FML/Src/y_lora.c ****     //osTimerStop(lora->rx_sync_timer);
1508:FML/Src/y_lora.c ****     _y_lora_set_op_mode(lora, RF_OPMODE_STANDBY);
1509:FML/Src/y_lora.c ****     lora->setting.State = RF_IDLE;
1510:FML/Src/y_lora.c **** }
1511:FML/Src/y_lora.c **** 
1512:FML/Src/y_lora.c **** /// @brief   DIO0‰∏≠Êñ≠ÂõûË∞É
1513:FML/Src/y_lora.c **** /// @param   [in] lora                     lora Âè•ÊüÑ
1514:FML/Src/y_lora.c **** void y_lora_io0_irq(LORA_st *lora) {
1515:FML/Src/y_lora.c **** 
1516:FML/Src/y_lora.c ****     // Êñ≠Ë®Ä
1517:FML/Src/y_lora.c ****     if (lora == NULL) {
1518:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
1519:FML/Src/y_lora.c ****         return;
1520:FML/Src/y_lora.c ****     }
1521:FML/Src/y_lora.c **** 
1522:FML/Src/y_lora.c ****     volatile uint8_t irqFlags = 0;
1523:FML/Src/y_lora.c ****     switch (lora->setting.State) {
1524:FML/Src/y_lora.c **** 
1525:FML/Src/y_lora.c ****         case RF_RX_RUNNING:
1526:FML/Src/y_lora.c ****             // //osTimerStop(lora->rx_timer);
1527:FML/Src/y_lora.c ****             // RxDone interrupt
1528:FML/Src/y_lora.c ****             switch (lora->setting.Modem) {
1529:FML/Src/y_lora.c ****                 case MODEM_FSK:
1530:FML/Src/y_lora.c ****                     if (lora->setting.Fsk.CrcOn == true) {
1531:FML/Src/y_lora.c ****                         irqFlags = y_lora_read(lora, REG_IRQFLAGS2);
1532:FML/Src/y_lora.c ****                         if ((irqFlags & RF_IRQFLAGS2_CRCOK) != RF_IRQFLAGS2_CRCOK) {
1533:FML/Src/y_lora.c ****                             // Clear Irqs
1534:FML/Src/y_lora.c ****                             y_lora_write(lora, REG_IRQFLAGS1, RF_IRQFLAGS1_RSSI | RF_IRQFLAGS1_PREA
1535:FML/Src/y_lora.c ****                             y_lora_write(lora, REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN);
1536:FML/Src/y_lora.c **** 
1537:FML/Src/y_lora.c ****                             //osTimerStop(lora->rx_timer);
1538:FML/Src/y_lora.c **** 
1539:FML/Src/y_lora.c ****                             if (lora->setting.Fsk.RxContinuous == false) {
1540:FML/Src/y_lora.c ****                                 //osTimerStop(lora->rx_sync_timer);
1541:FML/Src/y_lora.c ****                                 lora->setting.State = RF_IDLE;
1542:FML/Src/y_lora.c ****                             } else {
1543:FML/Src/y_lora.c ****                                 // Continuous mode restart Rx chain
1544:FML/Src/y_lora.c ****                                 y_lora_write(lora, REG_RXCONFIG, y_lora_read(lora, REG_RXCONFIG) | 
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 32


1545:FML/Src/y_lora.c ****                                 //osTimerStart(lora->rx_sync_timer, lora->setting.Fsk.RxSingleTimeo
1546:FML/Src/y_lora.c ****                             }
1547:FML/Src/y_lora.c **** 
1548:FML/Src/y_lora.c ****                             if (lora->event.RxError != NULL) {
1549:FML/Src/y_lora.c ****                                 lora->event.RxError(lora);
1550:FML/Src/y_lora.c ****                             }
1551:FML/Src/y_lora.c ****                             lora->setting.FskPacketHandler.PreambleDetected = false;
1552:FML/Src/y_lora.c ****                             lora->setting.FskPacketHandler.SyncWordDetected = false;
1553:FML/Src/y_lora.c ****                             lora->setting.FskPacketHandler.NbBytes          = 0;
1554:FML/Src/y_lora.c ****                             lora->setting.FskPacketHandler.Size             = 0;
1555:FML/Src/y_lora.c ****                             break;
1556:FML/Src/y_lora.c ****                         }
1557:FML/Src/y_lora.c ****                     }
1558:FML/Src/y_lora.c **** 
1559:FML/Src/y_lora.c ****                     // Read received packet size
1560:FML/Src/y_lora.c ****                     if ((lora->setting.FskPacketHandler.Size == 0) && (lora->setting.FskPacketHandl
1561:FML/Src/y_lora.c ****                         if (lora->setting.Fsk.FixLen == false) {
1562:FML/Src/y_lora.c ****                             _y_lora_read_fifo(lora, (uint8_t *) &lora->setting.FskPacketHandler.Siz
1563:FML/Src/y_lora.c ****                         } else {
1564:FML/Src/y_lora.c ****                             lora->setting.FskPacketHandler.Size = y_lora_read(lora, REG_PAYLOADLENG
1565:FML/Src/y_lora.c ****                         }
1566:FML/Src/y_lora.c ****                         _y_lora_read_fifo(lora, lora->buf + lora->setting.FskPacketHandler.NbBytes,
1567:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.NbBytes += (lora->setting.FskPacketHandler.S
1568:FML/Src/y_lora.c ****                     } else {
1569:FML/Src/y_lora.c ****                         _y_lora_read_fifo(lora, lora->buf + lora->setting.FskPacketHandler.NbBytes,
1570:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.NbBytes += (lora->setting.FskPacketHandler.S
1571:FML/Src/y_lora.c ****                     }
1572:FML/Src/y_lora.c ****                     //osTimerStop(lora->rx_timer);
1573:FML/Src/y_lora.c **** 
1574:FML/Src/y_lora.c ****                     if (lora->setting.Fsk.RxContinuous == false) {
1575:FML/Src/y_lora.c ****                         lora->setting.State = RF_IDLE;
1576:FML/Src/y_lora.c ****                         //osTimerStop(lora->rx_sync_timer);
1577:FML/Src/y_lora.c ****                     } else {
1578:FML/Src/y_lora.c ****                         // Continuous mode restart Rx chain
1579:FML/Src/y_lora.c ****                         y_lora_write(lora, REG_RXCONFIG, y_lora_read(lora, REG_RXCONFIG) | RF_RXCON
1580:FML/Src/y_lora.c ****                         //osTimerStart(lora->rx_sync_timer, lora->setting.Fsk.RxSingleTimeout);
1581:FML/Src/y_lora.c ****                     }
1582:FML/Src/y_lora.c **** 
1583:FML/Src/y_lora.c ****                     if (lora->event.RxDone != NULL) {
1584:FML/Src/y_lora.c ****                         lora->event.RxDone(lora, lora->buf, lora->setting.FskPacketHandler.Size, lo
1585:FML/Src/y_lora.c ****                     }
1586:FML/Src/y_lora.c ****                     lora->setting.FskPacketHandler.PreambleDetected = false;
1587:FML/Src/y_lora.c ****                     lora->setting.FskPacketHandler.SyncWordDetected = false;
1588:FML/Src/y_lora.c ****                     lora->setting.FskPacketHandler.NbBytes          = 0;
1589:FML/Src/y_lora.c ****                     lora->setting.FskPacketHandler.Size             = 0;
1590:FML/Src/y_lora.c ****                     break;
1591:FML/Src/y_lora.c **** 
1592:FML/Src/y_lora.c ****                 case MODEM_LORA: {
1593:FML/Src/y_lora.c ****                     // Clear Irq
1594:FML/Src/y_lora.c ****                     y_lora_write(lora, REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXDONE);
1595:FML/Src/y_lora.c **** 
1596:FML/Src/y_lora.c ****                     irqFlags = y_lora_read(lora, REG_LR_IRQFLAGS);
1597:FML/Src/y_lora.c ****                     if ((irqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK) == RFLR_IRQFLAGS_PAYLOADCRC
1598:FML/Src/y_lora.c ****                         // Clear Irq
1599:FML/Src/y_lora.c ****                         y_lora_write(lora, REG_LR_IRQFLAGS, RFLR_IRQFLAGS_PAYLOADCRCERROR);
1600:FML/Src/y_lora.c **** 
1601:FML/Src/y_lora.c ****                         if (lora->setting.LoRa.RxContinuous == false) {
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 33


1602:FML/Src/y_lora.c ****                             lora->setting.State = RF_IDLE;
1603:FML/Src/y_lora.c ****                         }
1604:FML/Src/y_lora.c ****                         //osTimerStop(lora->rx_timer);  // todoÔºö ‰∏çÁÆ°Êé•Êî∂Êï∞ÊçÆÊúâÊ≤°ÊúâÈîôËØ
1605:FML/Src/y_lora.c **** 
1606:FML/Src/y_lora.c ****                         if (lora->event.RxError != NULL) {
1607:FML/Src/y_lora.c ****                             lora->event.RxError(lora);
1608:FML/Src/y_lora.c ****                         }
1609:FML/Src/y_lora.c ****                         break;
1610:FML/Src/y_lora.c ****                     }
1611:FML/Src/y_lora.c **** 
1612:FML/Src/y_lora.c ****                     // Returns SNR value [dB] rounded to the nearest integer value
1613:FML/Src/y_lora.c ****                     lora->setting.LoRaPacketHandler.SnrValue = (((int8_t) y_lora_read(lora, REG_LR_
1614:FML/Src/y_lora.c **** 
1615:FML/Src/y_lora.c ****                     int16_t rssi                             = y_lora_read(lora, REG_LR_PKTRSSIVALU
1616:FML/Src/y_lora.c ****                     if (lora->setting.LoRaPacketHandler.SnrValue < 0) {
1617:FML/Src/y_lora.c ****                         if (lora->setting.Channel > LORA_RF_MID_THRESH) {
1618:FML/Src/y_lora.c ****                             lora->setting.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + (rs
1619:FML/Src/y_lora.c ****                         } else {
1620:FML/Src/y_lora.c ****                             lora->setting.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + (rs
1621:FML/Src/y_lora.c ****                         }
1622:FML/Src/y_lora.c ****                     } else {
1623:FML/Src/y_lora.c ****                         if (lora->setting.Channel > LORA_RF_MID_THRESH) {
1624:FML/Src/y_lora.c ****                             lora->setting.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + (rs
1625:FML/Src/y_lora.c ****                         } else {
1626:FML/Src/y_lora.c ****                             lora->setting.LoRaPacketHandler.RssiValue = RSSI_OFFSET_LF + rssi + (rs
1627:FML/Src/y_lora.c ****                         }
1628:FML/Src/y_lora.c ****                     }
1629:FML/Src/y_lora.c **** 
1630:FML/Src/y_lora.c ****                     lora->setting.LoRaPacketHandler.Size = y_lora_read(lora, REG_LR_RXNBBYTES);
1631:FML/Src/y_lora.c ****                     y_lora_write(lora, REG_LR_FIFOADDRPTR, y_lora_read(lora, REG_LR_FIFORXCURRENTAD
1632:FML/Src/y_lora.c ****                     _y_lora_read_fifo(lora, lora->buf, lora->setting.LoRaPacketHandler.Size);
1633:FML/Src/y_lora.c **** 
1634:FML/Src/y_lora.c ****                     if (lora->setting.LoRa.RxContinuous == false) {
1635:FML/Src/y_lora.c ****                         lora->setting.State = RF_IDLE;
1636:FML/Src/y_lora.c ****                     }
1637:FML/Src/y_lora.c ****                     //osTimerStop(lora->rx_timer);
1638:FML/Src/y_lora.c **** 
1639:FML/Src/y_lora.c ****                     if (lora->event.RxDone != NULL) {
1640:FML/Src/y_lora.c ****                         lora->event.RxDone(lora,
1641:FML/Src/y_lora.c ****                                            lora->buf,
1642:FML/Src/y_lora.c ****                                            lora->setting.LoRaPacketHandler.Size,
1643:FML/Src/y_lora.c ****                                            lora->setting.LoRaPacketHandler.RssiValue,
1644:FML/Src/y_lora.c ****                                            lora->setting.LoRaPacketHandler.SnrValue);
1645:FML/Src/y_lora.c ****                     }
1646:FML/Src/y_lora.c ****                 } break;
1647:FML/Src/y_lora.c ****                 default:
1648:FML/Src/y_lora.c ****                     break;
1649:FML/Src/y_lora.c ****             }
1650:FML/Src/y_lora.c ****             break;
1651:FML/Src/y_lora.c ****         case RF_TX_RUNNING:
1652:FML/Src/y_lora.c ****             //osTimerStop(lora->tx_timer);
1653:FML/Src/y_lora.c ****             // TxDone interrupt
1654:FML/Src/y_lora.c ****             switch (lora->setting.Modem) {
1655:FML/Src/y_lora.c ****                 case MODEM_LORA:
1656:FML/Src/y_lora.c ****                     // Clear Irq
1657:FML/Src/y_lora.c ****                     y_lora_write(lora, REG_LR_IRQFLAGS, RFLR_IRQFLAGS_TXDONE);
1658:FML/Src/y_lora.c ****                     // Intentional fall through
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 34


1659:FML/Src/y_lora.c ****                 case MODEM_FSK:
1660:FML/Src/y_lora.c ****                 default:
1661:FML/Src/y_lora.c ****                     lora->setting.State = RF_IDLE;
1662:FML/Src/y_lora.c ****                     if (lora->event.TxDone != NULL) {
1663:FML/Src/y_lora.c ****                         lora->event.TxDone(lora);
1664:FML/Src/y_lora.c ****                     }
1665:FML/Src/y_lora.c ****                     break;
1666:FML/Src/y_lora.c ****             }
1667:FML/Src/y_lora.c ****             break;
1668:FML/Src/y_lora.c ****         default:
1669:FML/Src/y_lora.c ****             break;
1670:FML/Src/y_lora.c ****     }
1671:FML/Src/y_lora.c **** }
1672:FML/Src/y_lora.c **** 
1673:FML/Src/y_lora.c **** /// @brief   DIO1‰∏≠Êñ≠ÂõûË∞É
1674:FML/Src/y_lora.c **** /// @param   [in] lora                     lora Âè•ÊüÑ
1675:FML/Src/y_lora.c **** void y_lora_io1_irq(LORA_st *lora) {
1676:FML/Src/y_lora.c **** 
1677:FML/Src/y_lora.c ****     // Êñ≠Ë®Ä
1678:FML/Src/y_lora.c ****     if (lora == NULL) {
1679:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
1680:FML/Src/y_lora.c ****         return;
1681:FML/Src/y_lora.c ****     }
1682:FML/Src/y_lora.c **** 
1683:FML/Src/y_lora.c ****     switch (lora->setting.State) {
1684:FML/Src/y_lora.c ****         case RF_RX_RUNNING:
1685:FML/Src/y_lora.c ****             switch (lora->setting.Modem) {
1686:FML/Src/y_lora.c ****                 case MODEM_FSK:
1687:FML/Src/y_lora.c ****                     // Stop timer
1688:FML/Src/y_lora.c ****                     //osTimerStop(lora->rx_sync_timer);
1689:FML/Src/y_lora.c **** 
1690:FML/Src/y_lora.c ****                     // FifoLevel interrupt
1691:FML/Src/y_lora.c ****                     // Read received packet size
1692:FML/Src/y_lora.c ****                     if ((lora->setting.FskPacketHandler.Size == 0) && (lora->setting.FskPacketHandl
1693:FML/Src/y_lora.c ****                         if (lora->setting.Fsk.FixLen == false) {
1694:FML/Src/y_lora.c ****                             _y_lora_read_fifo(lora, (uint8_t *) &lora->setting.FskPacketHandler.Siz
1695:FML/Src/y_lora.c ****                         } else {
1696:FML/Src/y_lora.c ****                             lora->setting.FskPacketHandler.Size = y_lora_read(lora, REG_PAYLOADLENG
1697:FML/Src/y_lora.c ****                         }
1698:FML/Src/y_lora.c ****                     }
1699:FML/Src/y_lora.c **** 
1700:FML/Src/y_lora.c ****                     // ERRATA 3.1 - PayloadReady Set for 31.25ns if FIFO is Empty
1701:FML/Src/y_lora.c ****                     //
1702:FML/Src/y_lora.c ****                     //              When FifoLevel interrupt is used to offload the
1703:FML/Src/y_lora.c ****                     //              FIFO, the microcontroller should  monitor  both
1704:FML/Src/y_lora.c ****                     //              PayloadReady  and FifoLevel interrupts, and
1705:FML/Src/y_lora.c ****                     //              read only (FifoThreshold-1) bytes off the FIFO
1706:FML/Src/y_lora.c ****                     //              when FifoLevel fires
1707:FML/Src/y_lora.c ****                     if ((lora->setting.FskPacketHandler.Size - lora->setting.FskPacketHandler.NbByt
1708:FML/Src/y_lora.c ****                         _y_lora_read_fifo(lora, (lora->buf + lora->setting.FskPacketHandler.NbBytes
1709:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.NbBytes += lora->setting.FskPacketHandler.Fi
1710:FML/Src/y_lora.c ****                     } else {
1711:FML/Src/y_lora.c ****                         _y_lora_read_fifo(lora, (lora->buf + lora->setting.FskPacketHandler.NbBytes
1712:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.NbBytes += (lora->setting.FskPacketHandler.S
1713:FML/Src/y_lora.c ****                     }
1714:FML/Src/y_lora.c ****                     break;
1715:FML/Src/y_lora.c ****                 case MODEM_LORA:
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 35


1716:FML/Src/y_lora.c ****                     // Sync time out
1717:FML/Src/y_lora.c ****                     //osTimerStop(lora->rx_timer);
1718:FML/Src/y_lora.c ****                     // Clear Irq
1719:FML/Src/y_lora.c ****                     y_lora_write(lora, REG_LR_IRQFLAGS, RFLR_IRQFLAGS_RXTIMEOUT);
1720:FML/Src/y_lora.c ****                     lora->setting.State = RF_IDLE;
1721:FML/Src/y_lora.c ****                     if (lora->event.RxTimeout != NULL) {
1722:FML/Src/y_lora.c ****                         lora->event.RxTimeout(lora);
1723:FML/Src/y_lora.c ****                     }
1724:FML/Src/y_lora.c ****                     break;
1725:FML/Src/y_lora.c ****                 default:
1726:FML/Src/y_lora.c ****                     break;
1727:FML/Src/y_lora.c ****             }
1728:FML/Src/y_lora.c ****             break;
1729:FML/Src/y_lora.c ****         case RF_TX_RUNNING:
1730:FML/Src/y_lora.c ****             switch (lora->setting.Modem) {
1731:FML/Src/y_lora.c ****                 case MODEM_FSK:
1732:FML/Src/y_lora.c ****                     // FifoEmpty interrupt
1733:FML/Src/y_lora.c ****                     if ((lora->setting.FskPacketHandler.Size - lora->setting.FskPacketHandler.NbByt
1734:FML/Src/y_lora.c ****                         _y_lora_write_fifo(lora, (lora->buf + lora->setting.FskPacketHandler.NbByte
1735:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.NbBytes += lora->setting.FskPacketHandler.Ch
1736:FML/Src/y_lora.c ****                     } else {
1737:FML/Src/y_lora.c ****                         // Write the last chunk of data
1738:FML/Src/y_lora.c ****                         _y_lora_write_fifo(lora, lora->buf + lora->setting.FskPacketHandler.NbBytes
1739:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.NbBytes += lora->setting.FskPacketHandler.Si
1740:FML/Src/y_lora.c ****                     }
1741:FML/Src/y_lora.c ****                     break;
1742:FML/Src/y_lora.c ****                 case MODEM_LORA:
1743:FML/Src/y_lora.c ****                     break;
1744:FML/Src/y_lora.c ****                 default:
1745:FML/Src/y_lora.c ****                     break;
1746:FML/Src/y_lora.c ****             }
1747:FML/Src/y_lora.c ****             break;
1748:FML/Src/y_lora.c ****         default:
1749:FML/Src/y_lora.c ****             break;
1750:FML/Src/y_lora.c ****     }
1751:FML/Src/y_lora.c **** }
1752:FML/Src/y_lora.c **** 
1753:FML/Src/y_lora.c **** /// @brief   DIO2‰∏≠Êñ≠ÂõûË∞É
1754:FML/Src/y_lora.c **** /// @param   [in] lora                     lora Âè•ÊüÑ
1755:FML/Src/y_lora.c **** void y_lora_io2_irq(LORA_st *lora) {
1756:FML/Src/y_lora.c **** 
1757:FML/Src/y_lora.c ****     // Êñ≠Ë®Ä
1758:FML/Src/y_lora.c ****     if (lora == NULL) {
1759:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
1760:FML/Src/y_lora.c ****         return;
1761:FML/Src/y_lora.c ****     }
1762:FML/Src/y_lora.c **** 
1763:FML/Src/y_lora.c ****     switch (lora->setting.State) {
1764:FML/Src/y_lora.c ****         case RF_RX_RUNNING:
1765:FML/Src/y_lora.c ****             switch (lora->setting.Modem) {
1766:FML/Src/y_lora.c ****                 case MODEM_FSK:
1767:FML/Src/y_lora.c ****                     // Checks if DIO4 is connected. If it is not PreambleDetected is set to true.
1768:FML/Src/y_lora.c ****                     lora->setting.FskPacketHandler.PreambleDetected = true;
1769:FML/Src/y_lora.c **** 
1770:FML/Src/y_lora.c ****                     if ((lora->setting.FskPacketHandler.PreambleDetected == true) && (lora->setting
1771:FML/Src/y_lora.c ****                         //osTimerStop(lora->rx_sync_timer);
1772:FML/Src/y_lora.c **** 
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 36


1773:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.SyncWordDetected = true;
1774:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.RssiValue        = (int8_t) - (y_lora_read(l
1775:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.AfcValue =
1776:FML/Src/y_lora.c ****                                 (int32_t) (double) (((uint16_t) y_lora_read(lora, REG_AFCMSB) << 8)
1777:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.RxGain = (y_lora_read(lora, REG_LNA) >> 5) &
1778:FML/Src/y_lora.c ****                     }
1779:FML/Src/y_lora.c ****                     break;
1780:FML/Src/y_lora.c ****                 case MODEM_LORA:
1781:FML/Src/y_lora.c ****                     if (lora->setting.LoRa.FreqHopOn == true) {
1782:FML/Src/y_lora.c ****                         // Clear Irq
1783:FML/Src/y_lora.c ****                         y_lora_write(lora, REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL);
1784:FML/Src/y_lora.c **** 
1785:FML/Src/y_lora.c ****                         if (lora->event.FhssChangeChannel != NULL) {
1786:FML/Src/y_lora.c ****                             lora->event.FhssChangeChannel(lora, (y_lora_read(lora, REG_LR_HOPCHANNE
1787:FML/Src/y_lora.c ****                         }
1788:FML/Src/y_lora.c ****                     }
1789:FML/Src/y_lora.c ****                     break;
1790:FML/Src/y_lora.c ****                 default:
1791:FML/Src/y_lora.c ****                     break;
1792:FML/Src/y_lora.c ****             }
1793:FML/Src/y_lora.c ****             break;
1794:FML/Src/y_lora.c ****         case RF_TX_RUNNING:
1795:FML/Src/y_lora.c ****             switch (lora->setting.Modem) {
1796:FML/Src/y_lora.c ****                 case MODEM_FSK:
1797:FML/Src/y_lora.c ****                     break;
1798:FML/Src/y_lora.c ****                 case MODEM_LORA:
1799:FML/Src/y_lora.c ****                     if (lora->setting.LoRa.FreqHopOn == true) {
1800:FML/Src/y_lora.c ****                         // Clear Irq
1801:FML/Src/y_lora.c ****                         y_lora_write(lora, REG_LR_IRQFLAGS, RFLR_IRQFLAGS_FHSSCHANGEDCHANNEL);
1802:FML/Src/y_lora.c **** 
1803:FML/Src/y_lora.c ****                         if (lora->event.FhssChangeChannel != NULL) {
1804:FML/Src/y_lora.c ****                             lora->event.FhssChangeChannel(lora, (y_lora_read(lora, REG_LR_HOPCHANNE
1805:FML/Src/y_lora.c ****                         }
1806:FML/Src/y_lora.c ****                     }
1807:FML/Src/y_lora.c ****                     break;
1808:FML/Src/y_lora.c ****                 default:
1809:FML/Src/y_lora.c ****                     break;
1810:FML/Src/y_lora.c ****             }
1811:FML/Src/y_lora.c ****             break;
1812:FML/Src/y_lora.c ****         default:
1813:FML/Src/y_lora.c ****             break;
1814:FML/Src/y_lora.c ****     }
1815:FML/Src/y_lora.c **** }
1816:FML/Src/y_lora.c **** 
1817:FML/Src/y_lora.c **** /// @brief   DIO3‰∏≠Êñ≠ÂõûË∞É
1818:FML/Src/y_lora.c **** /// @param   [in] lora                     lora Âè•ÊüÑ
1819:FML/Src/y_lora.c **** void y_lora_io3_irq(LORA_st *lora) {
1820:FML/Src/y_lora.c **** 
1821:FML/Src/y_lora.c ****     // Êñ≠Ë®Ä
1822:FML/Src/y_lora.c ****     if (lora == NULL) {
1823:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
1824:FML/Src/y_lora.c ****         return;
1825:FML/Src/y_lora.c ****     }
1826:FML/Src/y_lora.c **** 
1827:FML/Src/y_lora.c ****     switch (lora->setting.Modem) {
1828:FML/Src/y_lora.c ****         case MODEM_FSK:
1829:FML/Src/y_lora.c ****             break;
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 37


1830:FML/Src/y_lora.c ****         case MODEM_LORA:
1831:FML/Src/y_lora.c ****             if ((y_lora_read(lora, REG_LR_IRQFLAGS) & RFLR_IRQFLAGS_CADDETECTED) == RFLR_IRQFLAGS_C
1832:FML/Src/y_lora.c ****                 // Clear Irq
1833:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDETECTED | RFLR_IRQFLAGS_CADDO
1834:FML/Src/y_lora.c ****                 if (lora->event.CadDone != NULL) {
1835:FML/Src/y_lora.c ****                     lora->event.CadDone(lora, true);
1836:FML/Src/y_lora.c ****                 }
1837:FML/Src/y_lora.c ****             } else {
1838:FML/Src/y_lora.c ****                 // Clear Irq
1839:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_IRQFLAGS, RFLR_IRQFLAGS_CADDONE);
1840:FML/Src/y_lora.c ****                 if (lora->event.CadDone != NULL) {
1841:FML/Src/y_lora.c ****                     lora->event.CadDone(lora, false);
1842:FML/Src/y_lora.c ****                 }
1843:FML/Src/y_lora.c ****             }
1844:FML/Src/y_lora.c ****             break;
1845:FML/Src/y_lora.c ****         default:
1846:FML/Src/y_lora.c ****             break;
1847:FML/Src/y_lora.c ****     }
1848:FML/Src/y_lora.c **** }
1849:FML/Src/y_lora.c **** 
1850:FML/Src/y_lora.c **** /// @brief   DIO4‰∏≠Êñ≠ÂõûË∞É
1851:FML/Src/y_lora.c **** /// @param   [in] lora                     lora Âè•ÊüÑ
1852:FML/Src/y_lora.c **** void y_lora_io4_irq(LORA_st *lora) {
1853:FML/Src/y_lora.c **** 
1854:FML/Src/y_lora.c ****     // Êñ≠Ë®Ä
1855:FML/Src/y_lora.c ****     if (lora == NULL) {
1856:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
1857:FML/Src/y_lora.c ****         return;
1858:FML/Src/y_lora.c ****     }
1859:FML/Src/y_lora.c **** 
1860:FML/Src/y_lora.c ****     switch (lora->setting.Modem) {
1861:FML/Src/y_lora.c ****         case MODEM_FSK: {
1862:FML/Src/y_lora.c ****             if (lora->setting.FskPacketHandler.PreambleDetected == false) {
1863:FML/Src/y_lora.c ****                 lora->setting.FskPacketHandler.PreambleDetected = true;
1864:FML/Src/y_lora.c ****             }
1865:FML/Src/y_lora.c ****         } break;
1866:FML/Src/y_lora.c ****         case MODEM_LORA:
1867:FML/Src/y_lora.c ****             break;
1868:FML/Src/y_lora.c ****         default:
1869:FML/Src/y_lora.c ****             break;
1870:FML/Src/y_lora.c ****     }
1871:FML/Src/y_lora.c **** }
1872:FML/Src/y_lora.c **** 
1873:FML/Src/y_lora.c **** /// @brief   DIO5‰∏≠Êñ≠ÂõûË∞É
1874:FML/Src/y_lora.c **** /// @param   [in] lora                     lora Âè•ÊüÑ
1875:FML/Src/y_lora.c **** void y_lora_io5_irq(LORA_st *lora) {
1876:FML/Src/y_lora.c **** 
1877:FML/Src/y_lora.c ****     // Êñ≠Ë®Ä
1878:FML/Src/y_lora.c ****     if (lora == NULL) {
1879:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
1880:FML/Src/y_lora.c ****         return;
1881:FML/Src/y_lora.c ****     }
1882:FML/Src/y_lora.c **** 
1883:FML/Src/y_lora.c ****     switch (lora->setting.Modem) {
1884:FML/Src/y_lora.c ****         case MODEM_FSK:
1885:FML/Src/y_lora.c ****             break;
1886:FML/Src/y_lora.c ****         case MODEM_LORA:
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 38


1887:FML/Src/y_lora.c ****             break;
1888:FML/Src/y_lora.c ****         default:
1889:FML/Src/y_lora.c ****             break;
1890:FML/Src/y_lora.c ****     }
1891:FML/Src/y_lora.c **** }
1892:FML/Src/y_lora.c **** 
1893:FML/Src/y_lora.c **** 
1894:FML/Src/y_lora.c **** 
1895:FML/Src/y_lora.c **** /// -----------------------------------------------------------------------------------------------
1896:FML/Src/y_lora.c **** /// Â∫ïÂ±ÇÊé•Âè£ÂÆûÁé∞          note: ÈúÄÊ†πÊçÆÂÆûÈôÖ‰øÆÊîπ( Ëã•ÊúâÂ§ö‰∏™ lora ,ÂèØÊåâ‰ª•‰∏ãÂáΩÊï∞Á
1897:FML/Src/y_lora.c **** /// -----------------------------------------------------------------------------------------------
1898:FML/Src/y_lora.c **** 
1899:FML/Src/y_lora.c **** /// @brief   lora spi ÂèëÈÄÅ/Êé•Êî∂Êï∞ÊçÆ
1900:FML/Src/y_lora.c **** /// @param   [in] outData                  Ë¶ÅÂèëÈÄÅÁöÑÊï∞ÊçÆ
1901:FML/Src/y_lora.c **** /// @return  Êé•Êî∂Âà∞ÁöÑÊï∞ÊçÆ
1902:FML/Src/y_lora.c **** uint8_t y_lora_1_spi_transmit(uint8_t outData) {
1903:FML/Src/y_lora.c **** 
1904:FML/Src/y_lora.c ****     uint8_t RxData = 0;
1905:FML/Src/y_lora.c **** 
1906:FML/Src/y_lora.c ****     // while (!LL_SPI_IsActiveFlag_TXE(SPI1)) {};
1907:FML/Src/y_lora.c ****     // LL_SPI_TransmitData8(SPI1, outData);
1908:FML/Src/y_lora.c ****     // while (!LL_SPI_IsActiveFlag_TXE(SPI1)) {};
1909:FML/Src/y_lora.c ****     // while (!LL_SPI_IsActiveFlag_RXNE(SPI1)) {};
1910:FML/Src/y_lora.c ****     // RxData = LL_SPI_ReceiveData8(SPI1);
1911:FML/Src/y_lora.c **** 
1912:FML/Src/y_lora.c ****     if (HAL_SPI_TransmitReceive(&hspi1, &outData, &RxData, 1, 60) != HAL_OK) {
1913:FML/Src/y_lora.c ****         return 0;
1914:FML/Src/y_lora.c ****     }
1915:FML/Src/y_lora.c **** 
1916:FML/Src/y_lora.c ****     return RxData;
1917:FML/Src/y_lora.c **** }
1918:FML/Src/y_lora.c **** 
1919:FML/Src/y_lora.c **** /// @brief   lora spi ÂºÄÂÖ≥
1920:FML/Src/y_lora.c **** /// @param   [in] on_off                   ÂºÄ/ÂÖ≥
1921:FML/Src/y_lora.c **** void y_lora_1_spi_nss(bool on_off) {
1922:FML/Src/y_lora.c **** 
1923:FML/Src/y_lora.c ****     if (on_off == true) {
1924:FML/Src/y_lora.c ****         HAL_GPIO_WritePin(LORA1_SPI_NSS_GPIO_Port, LORA1_SPI_NSS_Pin, GPIO_PIN_SET);
1925:FML/Src/y_lora.c ****     } else {
1926:FML/Src/y_lora.c ****         HAL_GPIO_WritePin(LORA1_SPI_NSS_GPIO_Port, LORA1_SPI_NSS_Pin, GPIO_PIN_RESET);
1927:FML/Src/y_lora.c ****     }
1928:FML/Src/y_lora.c **** }
1929:FML/Src/y_lora.c **** 
1930:FML/Src/y_lora.c **** /// @brief   lora ÈáçÂêØ
1931:FML/Src/y_lora.c **** void y_lora_1_reset() {
1932:FML/Src/y_lora.c **** 
1933:FML/Src/y_lora.c ****     // Â∞Ü RESET ÂºïËÑöËÆæÁΩÆ‰∏∫ 0
1934:FML/Src/y_lora.c ****     GPIO_InitTypeDef GPIO_InitStructure;
1935:FML/Src/y_lora.c ****     GPIO_InitStructure.Pin   = LORA1_RST_Pin;
1936:FML/Src/y_lora.c ****     GPIO_InitStructure.Pull  = GPIO_NOPULL;
1937:FML/Src/y_lora.c ****     GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_LOW;
1938:FML/Src/y_lora.c ****     GPIO_InitStructure.Mode  = GPIO_MODE_OUTPUT_PP;
1939:FML/Src/y_lora.c ****     HAL_GPIO_WritePin(LORA1_RST_GPIO_Port, LORA1_RST_Pin, GPIO_PIN_RESET);
1940:FML/Src/y_lora.c ****     HAL_GPIO_Init(LORA1_RST_GPIO_Port, &GPIO_InitStructure);
1941:FML/Src/y_lora.c **** 
1942:FML/Src/y_lora.c ****     HAL_Delay(1);  // Wait 1 ms
1943:FML/Src/y_lora.c **** 
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 39


1944:FML/Src/y_lora.c ****     // ÈÖçÁΩÆ RESET ‰∏∫ËæìÂÖ•
1945:FML/Src/y_lora.c ****     GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
1946:FML/Src/y_lora.c ****     HAL_GPIO_Init(LORA1_RST_GPIO_Port, &GPIO_InitStructure);
1947:FML/Src/y_lora.c **** 
1948:FML/Src/y_lora.c ****     HAL_Delay(6);  // Wait 6 ms
1949:FML/Src/y_lora.c **** }
1950:FML/Src/y_lora.c **** 
1951:FML/Src/y_lora.c **** /// @brief   lora spi ÂèëÈÄÅ/Êé•Êî∂Êï∞ÊçÆ
1952:FML/Src/y_lora.c **** /// @param   [in] outData                 Ë¶ÅÂèëÈÄÅÁöÑÊï∞ÊçÆ
1953:FML/Src/y_lora.c **** /// @return  Êé•Êî∂Âà∞ÁöÑÊï∞ÊçÆ
1954:FML/Src/y_lora.c **** uint8_t y_lora_2_spi_transmit(uint8_t outData) {
 224              		.loc 1 1954 48 is_stmt 1 view -0
 225              		.cfi_startproc
 226              		@ args = 0, pretend = 0, frame = 16
 227              		@ frame_needed = 0, uses_anonymous_args = 0
 228              		.loc 1 1954 48 is_stmt 0 view .LVU44
 229 0000 00B5     		push	{lr}
 230              	.LCFI3:
 231              		.cfi_def_cfa_offset 4
 232              		.cfi_offset 14, -4
 233 0002 87B0     		sub	sp, sp, #28
 234              	.LCFI4:
 235              		.cfi_def_cfa_offset 32
 236 0004 8DF80F00 		strb	r0, [sp, #15]
1955:FML/Src/y_lora.c **** 
1956:FML/Src/y_lora.c ****     uint8_t RxData = 0;
 237              		.loc 1 1956 5 is_stmt 1 view .LVU45
 238              		.loc 1 1956 13 is_stmt 0 view .LVU46
 239 0008 0023     		movs	r3, #0
 240 000a 8DF81730 		strb	r3, [sp, #23]
1957:FML/Src/y_lora.c **** 
1958:FML/Src/y_lora.c ****     // while (!LL_SPI_IsActiveFlag_TXE(SPI1)) {};
1959:FML/Src/y_lora.c ****     // LL_SPI_TransmitData8(SPI1, outData);
1960:FML/Src/y_lora.c ****     // while (!LL_SPI_IsActiveFlag_TXE(SPI1)) {};
1961:FML/Src/y_lora.c ****     // while (!LL_SPI_IsActiveFlag_RXNE(SPI1)) {};
1962:FML/Src/y_lora.c ****     // RxData = LL_SPI_ReceiveData8(SPI1);
1963:FML/Src/y_lora.c **** 
1964:FML/Src/y_lora.c ****     if (HAL_SPI_TransmitReceive(&hspi2, &outData, &RxData, 1, 100) != HAL_OK) {
 241              		.loc 1 1964 5 is_stmt 1 view .LVU47
 242              		.loc 1 1964 9 is_stmt 0 view .LVU48
 243 000e 6423     		movs	r3, #100
 244 0010 0093     		str	r3, [sp]
 245 0012 0123     		movs	r3, #1
 246 0014 0DF11702 		add	r2, sp, #23
 247 0018 0DF10F01 		add	r1, sp, #15
 248 001c 0548     		ldr	r0, .L21
 249              	.LVL21:
 250              		.loc 1 1964 9 view .LVU49
 251 001e FFF7FEFF 		bl	HAL_SPI_TransmitReceive
 252              	.LVL22:
 253              		.loc 1 1964 8 view .LVU50
 254 0022 20B9     		cbnz	r0, .L19
1965:FML/Src/y_lora.c ****         return 0;
1966:FML/Src/y_lora.c ****     }
1967:FML/Src/y_lora.c **** 
1968:FML/Src/y_lora.c ****     return RxData;
 255              		.loc 1 1968 5 is_stmt 1 view .LVU51
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 40


 256              		.loc 1 1968 12 is_stmt 0 view .LVU52
 257 0024 9DF81700 		ldrb	r0, [sp, #23]	@ zero_extendqisi2
 258              	.L18:
1969:FML/Src/y_lora.c **** }
 259              		.loc 1 1969 1 view .LVU53
 260 0028 07B0     		add	sp, sp, #28
 261              	.LCFI5:
 262              		.cfi_remember_state
 263              		.cfi_def_cfa_offset 4
 264              		@ sp needed
 265 002a 5DF804FB 		ldr	pc, [sp], #4
 266              	.L19:
 267              	.LCFI6:
 268              		.cfi_restore_state
1965:FML/Src/y_lora.c ****         return 0;
 269              		.loc 1 1965 16 view .LVU54
 270 002e 0020     		movs	r0, #0
 271 0030 FAE7     		b	.L18
 272              	.L22:
 273 0032 00BF     		.align	2
 274              	.L21:
 275 0034 00000000 		.word	hspi2
 276              		.cfi_endproc
 277              	.LFE334:
 279              		.section	.text.y_lora_2_spi_nss,"ax",%progbits
 280              		.align	1
 281              		.global	y_lora_2_spi_nss
 282              		.syntax unified
 283              		.thumb
 284              		.thumb_func
 286              	y_lora_2_spi_nss:
 287              	.LVL23:
 288              	.LFB335:
1970:FML/Src/y_lora.c **** 
1971:FML/Src/y_lora.c **** /// @brief   lora spi ÂºÄÂÖ≥
1972:FML/Src/y_lora.c **** /// @param   [in] on_off                   ÂºÄ/ÂÖ≥
1973:FML/Src/y_lora.c **** void y_lora_2_spi_nss(bool on_off) {
 289              		.loc 1 1973 36 is_stmt 1 view -0
 290              		.cfi_startproc
 291              		@ args = 0, pretend = 0, frame = 0
 292              		@ frame_needed = 0, uses_anonymous_args = 0
 293              		.loc 1 1973 36 is_stmt 0 view .LVU56
 294 0000 08B5     		push	{r3, lr}
 295              	.LCFI7:
 296              		.cfi_def_cfa_offset 8
 297              		.cfi_offset 3, -8
 298              		.cfi_offset 14, -4
1974:FML/Src/y_lora.c **** 
1975:FML/Src/y_lora.c ****     if (on_off == true) {
 299              		.loc 1 1975 5 is_stmt 1 view .LVU57
 300              		.loc 1 1975 8 is_stmt 0 view .LVU58
 301 0002 30B1     		cbz	r0, .L24
1976:FML/Src/y_lora.c ****         HAL_GPIO_WritePin(LORA2_SPI_NSS_GPIO_Port, LORA2_SPI_NSS_Pin, GPIO_PIN_SET);
 302              		.loc 1 1976 9 is_stmt 1 view .LVU59
 303 0004 0122     		movs	r2, #1
 304 0006 4FF48051 		mov	r1, #4096
 305 000a 0548     		ldr	r0, .L27
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 41


 306              	.LVL24:
 307              		.loc 1 1976 9 is_stmt 0 view .LVU60
 308 000c FFF7FEFF 		bl	HAL_GPIO_WritePin
 309              	.LVL25:
 310              	.L23:
1977:FML/Src/y_lora.c ****     } else {
1978:FML/Src/y_lora.c ****         HAL_GPIO_WritePin(LORA2_SPI_NSS_GPIO_Port, LORA2_SPI_NSS_Pin, GPIO_PIN_RESET);
1979:FML/Src/y_lora.c ****     }
1980:FML/Src/y_lora.c **** }
 311              		.loc 1 1980 1 view .LVU61
 312 0010 08BD     		pop	{r3, pc}
 313              	.LVL26:
 314              	.L24:
1978:FML/Src/y_lora.c ****     }
 315              		.loc 1 1978 9 is_stmt 1 view .LVU62
 316 0012 0022     		movs	r2, #0
 317 0014 4FF48051 		mov	r1, #4096
 318 0018 0148     		ldr	r0, .L27
 319              	.LVL27:
1978:FML/Src/y_lora.c ****     }
 320              		.loc 1 1978 9 is_stmt 0 view .LVU63
 321 001a FFF7FEFF 		bl	HAL_GPIO_WritePin
 322              	.LVL28:
 323              		.loc 1 1980 1 view .LVU64
 324 001e F7E7     		b	.L23
 325              	.L28:
 326              		.align	2
 327              	.L27:
 328 0020 00040048 		.word	1207960576
 329              		.cfi_endproc
 330              	.LFE335:
 332              		.section	.text.y_lora_2_reset,"ax",%progbits
 333              		.align	1
 334              		.global	y_lora_2_reset
 335              		.syntax unified
 336              		.thumb
 337              		.thumb_func
 339              	y_lora_2_reset:
 340              	.LFB336:
1981:FML/Src/y_lora.c **** 
1982:FML/Src/y_lora.c **** /// @brief   lora ÈáçÂêØ
1983:FML/Src/y_lora.c **** void y_lora_2_reset() {
 341              		.loc 1 1983 23 is_stmt 1 view -0
 342              		.cfi_startproc
 343              		@ args = 0, pretend = 0, frame = 24
 344              		@ frame_needed = 0, uses_anonymous_args = 0
 345 0000 70B5     		push	{r4, r5, r6, lr}
 346              	.LCFI8:
 347              		.cfi_def_cfa_offset 16
 348              		.cfi_offset 4, -16
 349              		.cfi_offset 5, -12
 350              		.cfi_offset 6, -8
 351              		.cfi_offset 14, -4
 352 0002 86B0     		sub	sp, sp, #24
 353              	.LCFI9:
 354              		.cfi_def_cfa_offset 40
1984:FML/Src/y_lora.c **** 
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 42


1985:FML/Src/y_lora.c ****     // Â∞Ü RESET ÂºïËÑöËÆæÁΩÆ‰∏∫ 0
1986:FML/Src/y_lora.c ****     GPIO_InitTypeDef GPIO_InitStructure;
 355              		.loc 1 1986 5 view .LVU66
1987:FML/Src/y_lora.c ****     GPIO_InitStructure.Pin   = LORA2_RST_Pin;
 356              		.loc 1 1987 5 view .LVU67
 357              		.loc 1 1987 30 is_stmt 0 view .LVU68
 358 0004 0221     		movs	r1, #2
 359 0006 0191     		str	r1, [sp, #4]
1988:FML/Src/y_lora.c ****     GPIO_InitStructure.Pull  = GPIO_NOPULL;
 360              		.loc 1 1988 5 is_stmt 1 view .LVU69
 361              		.loc 1 1988 30 is_stmt 0 view .LVU70
 362 0008 0024     		movs	r4, #0
 363 000a 0394     		str	r4, [sp, #12]
1989:FML/Src/y_lora.c ****     GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_LOW;
 364              		.loc 1 1989 5 is_stmt 1 view .LVU71
 365              		.loc 1 1989 30 is_stmt 0 view .LVU72
 366 000c 0494     		str	r4, [sp, #16]
1990:FML/Src/y_lora.c ****     GPIO_InitStructure.Mode  = GPIO_MODE_OUTPUT_PP;
 367              		.loc 1 1990 5 is_stmt 1 view .LVU73
 368              		.loc 1 1990 30 is_stmt 0 view .LVU74
 369 000e 0126     		movs	r6, #1
 370 0010 0296     		str	r6, [sp, #8]
1991:FML/Src/y_lora.c ****     HAL_GPIO_WritePin(LORA2_RST_GPIO_Port, LORA2_RST_Pin, GPIO_PIN_RESET);
 371              		.loc 1 1991 5 is_stmt 1 view .LVU75
 372 0012 094D     		ldr	r5, .L31
 373 0014 2246     		mov	r2, r4
 374 0016 2846     		mov	r0, r5
 375 0018 FFF7FEFF 		bl	HAL_GPIO_WritePin
 376              	.LVL29:
1992:FML/Src/y_lora.c ****     
1993:FML/Src/y_lora.c **** 
1994:FML/Src/y_lora.c ****     HAL_Delay(1);  // Wait 1 ms
 377              		.loc 1 1994 5 view .LVU76
 378 001c 3046     		mov	r0, r6
 379 001e FFF7FEFF 		bl	HAL_Delay
 380              	.LVL30:
1995:FML/Src/y_lora.c **** 
1996:FML/Src/y_lora.c ****     // ÈÖçÁΩÆ RESET ‰∏∫ËæìÂÖ•
1997:FML/Src/y_lora.c ****     GPIO_InitStructure.Mode = GPIO_MODE_INPUT;
 381              		.loc 1 1997 5 view .LVU77
 382              		.loc 1 1997 29 is_stmt 0 view .LVU78
 383 0022 0294     		str	r4, [sp, #8]
1998:FML/Src/y_lora.c ****     HAL_GPIO_Init(LORA2_RST_GPIO_Port, &GPIO_InitStructure);
 384              		.loc 1 1998 5 is_stmt 1 view .LVU79
 385 0024 01A9     		add	r1, sp, #4
 386 0026 2846     		mov	r0, r5
 387 0028 FFF7FEFF 		bl	HAL_GPIO_Init
 388              	.LVL31:
1999:FML/Src/y_lora.c **** 
2000:FML/Src/y_lora.c ****     HAL_Delay(6);  // Wait 6 ms
 389              		.loc 1 2000 5 view .LVU80
 390 002c 0620     		movs	r0, #6
 391 002e FFF7FEFF 		bl	HAL_Delay
 392              	.LVL32:
2001:FML/Src/y_lora.c **** }
 393              		.loc 1 2001 1 is_stmt 0 view .LVU81
 394 0032 06B0     		add	sp, sp, #24
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 43


 395              	.LCFI10:
 396              		.cfi_def_cfa_offset 16
 397              		@ sp needed
 398 0034 70BD     		pop	{r4, r5, r6, pc}
 399              	.L32:
 400 0036 00BF     		.align	2
 401              	.L31:
 402 0038 00040048 		.word	1207960576
 403              		.cfi_endproc
 404              	.LFE336:
 406              		.section	.rodata.y_lora_print_version.str1.4,"aMS",%progbits,1
 407              		.align	2
 408              	.LC3:
 409 0000 795F6C6F 		.ascii	"y_lora module version : V%d.%d.%d\000"
 409      7261206D 
 409      6F64756C 
 409      65207665 
 409      7273696F 
 410              		.section	.text.y_lora_print_version,"ax",%progbits
 411              		.align	1
 412              		.global	y_lora_print_version
 413              		.syntax unified
 414              		.thumb
 415              		.thumb_func
 417              	y_lora_print_version:
 418              	.LFB297:
 438:FML/Src/y_lora.c ****     YLOGI("y_lora module version : V%d.%d.%d", Y_LORA_MAJOR, Y_LORA_MINOR, Y_LORA_PATCH);
 419              		.loc 1 438 29 is_stmt 1 view -0
 420              		.cfi_startproc
 421              		@ args = 0, pretend = 0, frame = 0
 422              		@ frame_needed = 0, uses_anonymous_args = 0
 423 0000 08B5     		push	{r3, lr}
 424              	.LCFI11:
 425              		.cfi_def_cfa_offset 8
 426              		.cfi_offset 3, -8
 427              		.cfi_offset 14, -4
 439:FML/Src/y_lora.c **** }
 428              		.loc 1 439 5 view .LVU83
 429 0002 0023     		movs	r3, #0
 430 0004 0122     		movs	r2, #1
 431 0006 1946     		mov	r1, r3
 432 0008 0148     		ldr	r0, .L35
 433 000a FFF7FEFF 		bl	YLOGI
 434              	.LVL33:
 440:FML/Src/y_lora.c **** 
 435              		.loc 1 440 1 is_stmt 0 view .LVU84
 436 000e 08BD     		pop	{r3, pc}
 437              	.L36:
 438              		.align	2
 439              	.L35:
 440 0010 00000000 		.word	.LC3
 441              		.cfi_endproc
 442              	.LFE297:
 444              		.section	.text.y_lora_destroy,"ax",%progbits
 445              		.align	1
 446              		.global	y_lora_destroy
 447              		.syntax unified
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 44


 448              		.thumb
 449              		.thumb_func
 451              	y_lora_destroy:
 452              	.LVL34:
 453              	.LFB302:
 561:FML/Src/y_lora.c **** 
 454              		.loc 1 561 36 is_stmt 1 view -0
 455              		.cfi_startproc
 456              		@ args = 0, pretend = 0, frame = 0
 457              		@ frame_needed = 0, uses_anonymous_args = 0
 578:FML/Src/y_lora.c ****         free(lora);
 458              		.loc 1 578 5 view .LVU86
 578:FML/Src/y_lora.c ****         free(lora);
 459              		.loc 1 578 8 is_stmt 0 view .LVU87
 460 0000 18B1     		cbz	r0, .L40
 561:FML/Src/y_lora.c **** 
 461              		.loc 1 561 36 view .LVU88
 462 0002 08B5     		push	{r3, lr}
 463              	.LCFI12:
 464              		.cfi_def_cfa_offset 8
 465              		.cfi_offset 3, -8
 466              		.cfi_offset 14, -4
 579:FML/Src/y_lora.c ****     }
 467              		.loc 1 579 9 is_stmt 1 view .LVU89
 468 0004 FFF7FEFF 		bl	free
 469              	.LVL35:
 581:FML/Src/y_lora.c **** 
 470              		.loc 1 581 1 is_stmt 0 view .LVU90
 471 0008 08BD     		pop	{r3, pc}
 472              	.LVL36:
 473              	.L40:
 474              	.LCFI13:
 475              		.cfi_def_cfa_offset 0
 476              		.cfi_restore 3
 477              		.cfi_restore 14
 581:FML/Src/y_lora.c **** 
 478              		.loc 1 581 1 view .LVU91
 479 000a 7047     		bx	lr
 480              		.cfi_endproc
 481              	.LFE302:
 483              		.section	.text.y_lora_write_buf,"ax",%progbits
 484              		.align	1
 485              		.global	y_lora_write_buf
 486              		.syntax unified
 487              		.thumb
 488              		.thumb_func
 490              	y_lora_write_buf:
 491              	.LVL37:
 492              	.LFB303:
 588:FML/Src/y_lora.c **** 
 493              		.loc 1 588 84 is_stmt 1 view -0
 494              		.cfi_startproc
 495              		@ args = 0, pretend = 0, frame = 0
 496              		@ frame_needed = 0, uses_anonymous_args = 0
 591:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 497              		.loc 1 591 5 view .LVU93
 591:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 45


 498              		.loc 1 591 8 is_stmt 0 view .LVU94
 499 0000 C8B1     		cbz	r0, .L48
 588:FML/Src/y_lora.c **** 
 500              		.loc 1 588 84 view .LVU95
 501 0002 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 502              	.LCFI14:
 503              		.cfi_def_cfa_offset 24
 504              		.cfi_offset 3, -24
 505              		.cfi_offset 4, -20
 506              		.cfi_offset 5, -16
 507              		.cfi_offset 6, -12
 508              		.cfi_offset 7, -8
 509              		.cfi_offset 14, -4
 510 0004 0C46     		mov	r4, r1
 511 0006 1746     		mov	r7, r2
 512 0008 1D46     		mov	r5, r3
 513 000a 0646     		mov	r6, r0
 596:FML/Src/y_lora.c **** 
 514              		.loc 1 596 5 is_stmt 1 view .LVU96
 596:FML/Src/y_lora.c **** 
 515              		.loc 1 596 15 is_stmt 0 view .LVU97
 516 000c 036A     		ldr	r3, [r0, #32]
 517              	.LVL38:
 596:FML/Src/y_lora.c **** 
 518              		.loc 1 596 5 view .LVU98
 519 000e 0020     		movs	r0, #0
 520              	.LVL39:
 596:FML/Src/y_lora.c **** 
 521              		.loc 1 596 5 view .LVU99
 522 0010 9847     		blx	r3
 523              	.LVL40:
 598:FML/Src/y_lora.c ****     for (uint8_t i = 0; i < size; i++) {
 524              		.loc 1 598 5 is_stmt 1 view .LVU100
 598:FML/Src/y_lora.c ****     for (uint8_t i = 0; i < size; i++) {
 525              		.loc 1 598 15 is_stmt 0 view .LVU101
 526 0012 F369     		ldr	r3, [r6, #28]
 598:FML/Src/y_lora.c ****     for (uint8_t i = 0; i < size; i++) {
 527              		.loc 1 598 5 view .LVU102
 528 0014 64F07F00 		orn	r0, r4, #127
 529 0018 C0B2     		uxtb	r0, r0
 530 001a 9847     		blx	r3
 531              	.LVL41:
 599:FML/Src/y_lora.c ****         lora->port.spi_transmit(buffer[i]);
 532              		.loc 1 599 5 is_stmt 1 view .LVU103
 533              	.LBB3:
 599:FML/Src/y_lora.c ****         lora->port.spi_transmit(buffer[i]);
 534              		.loc 1 599 10 view .LVU104
 599:FML/Src/y_lora.c ****         lora->port.spi_transmit(buffer[i]);
 535              		.loc 1 599 18 is_stmt 0 view .LVU105
 536 001c 0024     		movs	r4, #0
 599:FML/Src/y_lora.c ****         lora->port.spi_transmit(buffer[i]);
 537              		.loc 1 599 5 view .LVU106
 538 001e 04E0     		b	.L45
 539              	.LVL42:
 540              	.L46:
 600:FML/Src/y_lora.c ****     }
 541              		.loc 1 600 9 is_stmt 1 discriminator 3 view .LVU107
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 46


 600:FML/Src/y_lora.c ****     }
 542              		.loc 1 600 19 is_stmt 0 discriminator 3 view .LVU108
 543 0020 F169     		ldr	r1, [r6, #28]
 600:FML/Src/y_lora.c ****     }
 544              		.loc 1 600 9 discriminator 3 view .LVU109
 545 0022 385D     		ldrb	r0, [r7, r4]	@ zero_extendqisi2
 546 0024 8847     		blx	r1
 547              	.LVL43:
 599:FML/Src/y_lora.c ****         lora->port.spi_transmit(buffer[i]);
 548              		.loc 1 599 36 is_stmt 1 discriminator 3 view .LVU110
 549 0026 0134     		adds	r4, r4, #1
 550              	.LVL44:
 599:FML/Src/y_lora.c ****         lora->port.spi_transmit(buffer[i]);
 551              		.loc 1 599 36 is_stmt 0 discriminator 3 view .LVU111
 552 0028 E4B2     		uxtb	r4, r4
 553              	.LVL45:
 554              	.L45:
 599:FML/Src/y_lora.c ****         lora->port.spi_transmit(buffer[i]);
 555              		.loc 1 599 27 is_stmt 1 discriminator 1 view .LVU112
 556 002a AC42     		cmp	r4, r5
 557 002c F8D3     		bcc	.L46
 558              	.LBE3:
 603:FML/Src/y_lora.c **** }
 559              		.loc 1 603 5 view .LVU113
 603:FML/Src/y_lora.c **** }
 560              		.loc 1 603 15 is_stmt 0 view .LVU114
 561 002e 336A     		ldr	r3, [r6, #32]
 603:FML/Src/y_lora.c **** }
 562              		.loc 1 603 5 view .LVU115
 563 0030 0120     		movs	r0, #1
 564 0032 9847     		blx	r3
 565              	.LVL46:
 604:FML/Src/y_lora.c **** 
 566              		.loc 1 604 1 view .LVU116
 567 0034 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 568              	.LVL47:
 569              	.L48:
 570              	.LCFI15:
 571              		.cfi_def_cfa_offset 0
 572              		.cfi_restore 3
 573              		.cfi_restore 4
 574              		.cfi_restore 5
 575              		.cfi_restore 6
 576              		.cfi_restore 7
 577              		.cfi_restore 14
 604:FML/Src/y_lora.c **** 
 578              		.loc 1 604 1 view .LVU117
 579 0036 7047     		bx	lr
 580              		.cfi_endproc
 581              	.LFE303:
 583              		.section	.text._y_lora_write_fifo,"ax",%progbits
 584              		.align	1
 585              		.syntax unified
 586              		.thumb
 587              		.thumb_func
 589              	_y_lora_write_fifo:
 590              	.LVL48:
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 47


 591              	.LFB293:
 234:FML/Src/y_lora.c ****     y_lora_write_buf(lora, 0, buffer, size);
 592              		.loc 1 234 78 is_stmt 1 view -0
 593              		.cfi_startproc
 594              		@ args = 0, pretend = 0, frame = 0
 595              		@ frame_needed = 0, uses_anonymous_args = 0
 234:FML/Src/y_lora.c ****     y_lora_write_buf(lora, 0, buffer, size);
 596              		.loc 1 234 78 is_stmt 0 view .LVU119
 597 0000 08B5     		push	{r3, lr}
 598              	.LCFI16:
 599              		.cfi_def_cfa_offset 8
 600              		.cfi_offset 3, -8
 601              		.cfi_offset 14, -4
 602 0002 1346     		mov	r3, r2
 235:FML/Src/y_lora.c **** }
 603              		.loc 1 235 5 is_stmt 1 view .LVU120
 604 0004 0A46     		mov	r2, r1
 605              	.LVL49:
 235:FML/Src/y_lora.c **** }
 606              		.loc 1 235 5 is_stmt 0 view .LVU121
 607 0006 0021     		movs	r1, #0
 608              	.LVL50:
 235:FML/Src/y_lora.c **** }
 609              		.loc 1 235 5 view .LVU122
 610 0008 FFF7FEFF 		bl	y_lora_write_buf
 611              	.LVL51:
 236:FML/Src/y_lora.c **** 
 612              		.loc 1 236 1 view .LVU123
 613 000c 08BD     		pop	{r3, pc}
 614              		.cfi_endproc
 615              	.LFE293:
 617              		.section	.text.y_lora_read_buf,"ax",%progbits
 618              		.align	1
 619              		.global	y_lora_read_buf
 620              		.syntax unified
 621              		.thumb
 622              		.thumb_func
 624              	y_lora_read_buf:
 625              	.LVL52:
 626              	.LFB304:
 611:FML/Src/y_lora.c **** 
 627              		.loc 1 611 83 is_stmt 1 view -0
 628              		.cfi_startproc
 629              		@ args = 0, pretend = 0, frame = 0
 630              		@ frame_needed = 0, uses_anonymous_args = 0
 614:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 631              		.loc 1 614 5 view .LVU125
 614:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 632              		.loc 1 614 8 is_stmt 0 view .LVU126
 633 0000 C8B1     		cbz	r0, .L58
 611:FML/Src/y_lora.c **** 
 634              		.loc 1 611 83 view .LVU127
 635 0002 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 636              	.LCFI17:
 637              		.cfi_def_cfa_offset 24
 638              		.cfi_offset 3, -24
 639              		.cfi_offset 4, -20
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 48


 640              		.cfi_offset 5, -16
 641              		.cfi_offset 6, -12
 642              		.cfi_offset 7, -8
 643              		.cfi_offset 14, -4
 644 0004 0C46     		mov	r4, r1
 645 0006 1746     		mov	r7, r2
 646 0008 1D46     		mov	r5, r3
 647 000a 0646     		mov	r6, r0
 619:FML/Src/y_lora.c **** 
 648              		.loc 1 619 5 is_stmt 1 view .LVU128
 619:FML/Src/y_lora.c **** 
 649              		.loc 1 619 15 is_stmt 0 view .LVU129
 650 000c 036A     		ldr	r3, [r0, #32]
 651              	.LVL53:
 619:FML/Src/y_lora.c **** 
 652              		.loc 1 619 5 view .LVU130
 653 000e 0020     		movs	r0, #0
 654              	.LVL54:
 619:FML/Src/y_lora.c **** 
 655              		.loc 1 619 5 view .LVU131
 656 0010 9847     		blx	r3
 657              	.LVL55:
 621:FML/Src/y_lora.c ****     for (uint8_t i = 0; i < size; i++) {
 658              		.loc 1 621 5 is_stmt 1 view .LVU132
 621:FML/Src/y_lora.c ****     for (uint8_t i = 0; i < size; i++) {
 659              		.loc 1 621 15 is_stmt 0 view .LVU133
 660 0012 F369     		ldr	r3, [r6, #28]
 621:FML/Src/y_lora.c ****     for (uint8_t i = 0; i < size; i++) {
 661              		.loc 1 621 5 view .LVU134
 662 0014 04F07F00 		and	r0, r4, #127
 663 0018 9847     		blx	r3
 664              	.LVL56:
 622:FML/Src/y_lora.c ****         buffer[i] = lora->port.spi_transmit(0);
 665              		.loc 1 622 5 is_stmt 1 view .LVU135
 666              	.LBB4:
 622:FML/Src/y_lora.c ****         buffer[i] = lora->port.spi_transmit(0);
 667              		.loc 1 622 10 view .LVU136
 622:FML/Src/y_lora.c ****         buffer[i] = lora->port.spi_transmit(0);
 668              		.loc 1 622 18 is_stmt 0 view .LVU137
 669 001a 0024     		movs	r4, #0
 622:FML/Src/y_lora.c ****         buffer[i] = lora->port.spi_transmit(0);
 670              		.loc 1 622 5 view .LVU138
 671 001c 05E0     		b	.L55
 672              	.LVL57:
 673              	.L56:
 623:FML/Src/y_lora.c ****     }
 674              		.loc 1 623 9 is_stmt 1 discriminator 3 view .LVU139
 623:FML/Src/y_lora.c ****     }
 675              		.loc 1 623 31 is_stmt 0 discriminator 3 view .LVU140
 676 001e F169     		ldr	r1, [r6, #28]
 623:FML/Src/y_lora.c ****     }
 677              		.loc 1 623 21 discriminator 3 view .LVU141
 678 0020 0020     		movs	r0, #0
 679 0022 8847     		blx	r1
 680              	.LVL58:
 623:FML/Src/y_lora.c ****     }
 681              		.loc 1 623 19 discriminator 3 view .LVU142
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 49


 682 0024 3855     		strb	r0, [r7, r4]
 622:FML/Src/y_lora.c ****         buffer[i] = lora->port.spi_transmit(0);
 683              		.loc 1 622 36 is_stmt 1 discriminator 3 view .LVU143
 684 0026 0134     		adds	r4, r4, #1
 685              	.LVL59:
 622:FML/Src/y_lora.c ****         buffer[i] = lora->port.spi_transmit(0);
 686              		.loc 1 622 36 is_stmt 0 discriminator 3 view .LVU144
 687 0028 E4B2     		uxtb	r4, r4
 688              	.LVL60:
 689              	.L55:
 622:FML/Src/y_lora.c ****         buffer[i] = lora->port.spi_transmit(0);
 690              		.loc 1 622 27 is_stmt 1 discriminator 1 view .LVU145
 691 002a AC42     		cmp	r4, r5
 692 002c F7D3     		bcc	.L56
 693              	.LBE4:
 626:FML/Src/y_lora.c **** }
 694              		.loc 1 626 5 view .LVU146
 626:FML/Src/y_lora.c **** }
 695              		.loc 1 626 15 is_stmt 0 view .LVU147
 696 002e 336A     		ldr	r3, [r6, #32]
 626:FML/Src/y_lora.c **** }
 697              		.loc 1 626 5 view .LVU148
 698 0030 0120     		movs	r0, #1
 699 0032 9847     		blx	r3
 700              	.LVL61:
 627:FML/Src/y_lora.c **** 
 701              		.loc 1 627 1 view .LVU149
 702 0034 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 703              	.LVL62:
 704              	.L58:
 705              	.LCFI18:
 706              		.cfi_def_cfa_offset 0
 707              		.cfi_restore 3
 708              		.cfi_restore 4
 709              		.cfi_restore 5
 710              		.cfi_restore 6
 711              		.cfi_restore 7
 712              		.cfi_restore 14
 627:FML/Src/y_lora.c **** 
 713              		.loc 1 627 1 view .LVU150
 714 0036 7047     		bx	lr
 715              		.cfi_endproc
 716              	.LFE304:
 718              		.section	.text._y_lora_read_fifo,"ax",%progbits
 719              		.align	1
 720              		.syntax unified
 721              		.thumb
 722              		.thumb_func
 724              	_y_lora_read_fifo:
 725              	.LVL63:
 726              	.LFB292:
 226:FML/Src/y_lora.c ****     y_lora_read_buf(lora, 0, buffer, size);
 727              		.loc 1 226 77 is_stmt 1 view -0
 728              		.cfi_startproc
 729              		@ args = 0, pretend = 0, frame = 0
 730              		@ frame_needed = 0, uses_anonymous_args = 0
 226:FML/Src/y_lora.c ****     y_lora_read_buf(lora, 0, buffer, size);
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 50


 731              		.loc 1 226 77 is_stmt 0 view .LVU152
 732 0000 08B5     		push	{r3, lr}
 733              	.LCFI19:
 734              		.cfi_def_cfa_offset 8
 735              		.cfi_offset 3, -8
 736              		.cfi_offset 14, -4
 737 0002 1346     		mov	r3, r2
 227:FML/Src/y_lora.c **** }
 738              		.loc 1 227 5 is_stmt 1 view .LVU153
 739 0004 0A46     		mov	r2, r1
 740              	.LVL64:
 227:FML/Src/y_lora.c **** }
 741              		.loc 1 227 5 is_stmt 0 view .LVU154
 742 0006 0021     		movs	r1, #0
 743              	.LVL65:
 227:FML/Src/y_lora.c **** }
 744              		.loc 1 227 5 view .LVU155
 745 0008 FFF7FEFF 		bl	y_lora_read_buf
 746              	.LVL66:
 228:FML/Src/y_lora.c **** 
 747              		.loc 1 228 1 view .LVU156
 748 000c 08BD     		pop	{r3, pc}
 749              		.cfi_endproc
 750              	.LFE292:
 752              		.section	.text.y_lora_write,"ax",%progbits
 753              		.align	1
 754              		.global	y_lora_write
 755              		.syntax unified
 756              		.thumb
 757              		.thumb_func
 759              	y_lora_write:
 760              	.LVL67:
 761              	.LFB305:
 633:FML/Src/y_lora.c ****     y_lora_write_buf(lora, addr, &data, 1);
 762              		.loc 1 633 63 is_stmt 1 view -0
 763              		.cfi_startproc
 764              		@ args = 0, pretend = 0, frame = 8
 765              		@ frame_needed = 0, uses_anonymous_args = 0
 633:FML/Src/y_lora.c ****     y_lora_write_buf(lora, addr, &data, 1);
 766              		.loc 1 633 63 is_stmt 0 view .LVU158
 767 0000 00B5     		push	{lr}
 768              	.LCFI20:
 769              		.cfi_def_cfa_offset 4
 770              		.cfi_offset 14, -4
 771 0002 83B0     		sub	sp, sp, #12
 772              	.LCFI21:
 773              		.cfi_def_cfa_offset 16
 774 0004 8DF80720 		strb	r2, [sp, #7]
 634:FML/Src/y_lora.c **** }
 775              		.loc 1 634 5 is_stmt 1 view .LVU159
 776 0008 0123     		movs	r3, #1
 777 000a 0DF10702 		add	r2, sp, #7
 778              	.LVL68:
 634:FML/Src/y_lora.c **** }
 779              		.loc 1 634 5 is_stmt 0 view .LVU160
 780 000e FFF7FEFF 		bl	y_lora_write_buf
 781              	.LVL69:
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 51


 635:FML/Src/y_lora.c **** 
 782              		.loc 1 635 1 view .LVU161
 783 0012 03B0     		add	sp, sp, #12
 784              	.LCFI22:
 785              		.cfi_def_cfa_offset 4
 786              		@ sp needed
 787 0014 5DF804FB 		ldr	pc, [sp], #4
 788              		.cfi_endproc
 789              	.LFE305:
 791              		.section	.text.y_lora_read,"ax",%progbits
 792              		.align	1
 793              		.global	y_lora_read
 794              		.syntax unified
 795              		.thumb
 796              		.thumb_func
 798              	y_lora_read:
 799              	.LVL70:
 800              	.LFB306:
 641:FML/Src/y_lora.c ****     uint8_t data = 0;
 801              		.loc 1 641 51 is_stmt 1 view -0
 802              		.cfi_startproc
 803              		@ args = 0, pretend = 0, frame = 8
 804              		@ frame_needed = 0, uses_anonymous_args = 0
 641:FML/Src/y_lora.c ****     uint8_t data = 0;
 805              		.loc 1 641 51 is_stmt 0 view .LVU163
 806 0000 00B5     		push	{lr}
 807              	.LCFI23:
 808              		.cfi_def_cfa_offset 4
 809              		.cfi_offset 14, -4
 810 0002 83B0     		sub	sp, sp, #12
 811              	.LCFI24:
 812              		.cfi_def_cfa_offset 16
 642:FML/Src/y_lora.c ****     y_lora_read_buf(lora, addr, &data, 1);
 813              		.loc 1 642 5 is_stmt 1 view .LVU164
 642:FML/Src/y_lora.c ****     y_lora_read_buf(lora, addr, &data, 1);
 814              		.loc 1 642 13 is_stmt 0 view .LVU165
 815 0004 0023     		movs	r3, #0
 816 0006 8DF80730 		strb	r3, [sp, #7]
 643:FML/Src/y_lora.c ****     return data;
 817              		.loc 1 643 5 is_stmt 1 view .LVU166
 818 000a 0123     		movs	r3, #1
 819 000c 0DF10702 		add	r2, sp, #7
 820 0010 FFF7FEFF 		bl	y_lora_read_buf
 821              	.LVL71:
 644:FML/Src/y_lora.c **** }
 822              		.loc 1 644 5 view .LVU167
 645:FML/Src/y_lora.c **** 
 823              		.loc 1 645 1 is_stmt 0 view .LVU168
 824 0014 9DF80700 		ldrb	r0, [sp, #7]	@ zero_extendqisi2
 825 0018 03B0     		add	sp, sp, #12
 826              	.LCFI25:
 827              		.cfi_def_cfa_offset 4
 828              		@ sp needed
 829 001a 5DF804FB 		ldr	pc, [sp], #4
 830              		.cfi_endproc
 831              	.LFE306:
 833              		.section	.text._y_lora_set_op_mode,"ax",%progbits
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 52


 834              		.align	1
 835              		.syntax unified
 836              		.thumb
 837              		.thumb_func
 839              	_y_lora_set_op_mode:
 840              	.LVL72:
 841              	.LFB290:
 176:FML/Src/y_lora.c **** 
 842              		.loc 1 176 64 is_stmt 1 view -0
 843              		.cfi_startproc
 844              		@ args = 0, pretend = 0, frame = 0
 845              		@ frame_needed = 0, uses_anonymous_args = 0
 179:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 846              		.loc 1 179 5 view .LVU170
 179:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 847              		.loc 1 179 8 is_stmt 0 view .LVU171
 848 0000 78B1     		cbz	r0, .L70
 176:FML/Src/y_lora.c **** 
 849              		.loc 1 176 64 view .LVU172
 850 0002 38B5     		push	{r3, r4, r5, lr}
 851              	.LCFI26:
 852              		.cfi_def_cfa_offset 16
 853              		.cfi_offset 3, -16
 854              		.cfi_offset 4, -12
 855              		.cfi_offset 5, -8
 856              		.cfi_offset 14, -4
 857 0004 0C46     		mov	r4, r1
 858 0006 0546     		mov	r5, r0
 184:FML/Src/y_lora.c **** }
 859              		.loc 1 184 5 is_stmt 1 view .LVU173
 184:FML/Src/y_lora.c **** }
 860              		.loc 1 184 37 is_stmt 0 view .LVU174
 861 0008 0121     		movs	r1, #1
 862              	.LVL73:
 184:FML/Src/y_lora.c **** }
 863              		.loc 1 184 37 view .LVU175
 864 000a FFF7FEFF 		bl	y_lora_read
 865              	.LVL74:
 184:FML/Src/y_lora.c **** }
 866              		.loc 1 184 5 view .LVU176
 867 000e 20F00700 		bic	r0, r0, #7
 868 0012 44EA0002 		orr	r2, r4, r0
 869 0016 D2B2     		uxtb	r2, r2
 870 0018 0121     		movs	r1, #1
 871 001a 2846     		mov	r0, r5
 872 001c FFF7FEFF 		bl	y_lora_write
 873              	.LVL75:
 185:FML/Src/y_lora.c **** 
 874              		.loc 1 185 1 view .LVU177
 875 0020 38BD     		pop	{r3, r4, r5, pc}
 876              	.LVL76:
 877              	.L70:
 878              	.LCFI27:
 879              		.cfi_def_cfa_offset 0
 880              		.cfi_restore 3
 881              		.cfi_restore 4
 882              		.cfi_restore 5
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 53


 883              		.cfi_restore 14
 185:FML/Src/y_lora.c **** 
 884              		.loc 1 185 1 view .LVU178
 885 0022 7047     		bx	lr
 886              		.cfi_endproc
 887              	.LFE290:
 889              		.section	.text._y_lora_set_tx_power,"ax",%progbits
 890              		.align	1
 891              		.syntax unified
 892              		.thumb
 893              		.thumb_func
 895              	_y_lora_set_tx_power:
 896              	.LVL77:
 897              	.LFB295:
 299:FML/Src/y_lora.c **** 
 898              		.loc 1 299 63 is_stmt 1 view -0
 899              		.cfi_startproc
 900              		@ args = 0, pretend = 0, frame = 0
 901              		@ frame_needed = 0, uses_anonymous_args = 0
 302:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 902              		.loc 1 302 5 view .LVU180
 302:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 903              		.loc 1 302 8 is_stmt 0 view .LVU181
 904 0000 0028     		cmp	r0, #0
 905 0002 57D0     		beq	.L96
 299:FML/Src/y_lora.c **** 
 906              		.loc 1 299 63 view .LVU182
 907 0004 F8B5     		push	{r3, r4, r5, r6, r7, lr}
 908              	.LCFI28:
 909              		.cfi_def_cfa_offset 24
 910              		.cfi_offset 3, -24
 911              		.cfi_offset 4, -20
 912              		.cfi_offset 5, -16
 913              		.cfi_offset 6, -12
 914              		.cfi_offset 7, -8
 915              		.cfi_offset 14, -4
 916 0006 0C46     		mov	r4, r1
 917 0008 0646     		mov	r6, r0
 307:FML/Src/y_lora.c ****     uint8_t paDac    = y_lora_read(lora, REG_PADAC);
 918              		.loc 1 307 5 is_stmt 1 view .LVU183
 307:FML/Src/y_lora.c ****     uint8_t paDac    = y_lora_read(lora, REG_PADAC);
 919              		.loc 1 307 24 is_stmt 0 view .LVU184
 920 000a 0921     		movs	r1, #9
 921              	.LVL78:
 307:FML/Src/y_lora.c ****     uint8_t paDac    = y_lora_read(lora, REG_PADAC);
 922              		.loc 1 307 24 view .LVU185
 923 000c FFF7FEFF 		bl	y_lora_read
 924              	.LVL79:
 307:FML/Src/y_lora.c ****     uint8_t paDac    = y_lora_read(lora, REG_PADAC);
 925              		.loc 1 307 24 view .LVU186
 926 0010 0546     		mov	r5, r0
 927              	.LVL80:
 308:FML/Src/y_lora.c **** 
 928              		.loc 1 308 5 is_stmt 1 view .LVU187
 308:FML/Src/y_lora.c **** 
 929              		.loc 1 308 24 is_stmt 0 view .LVU188
 930 0012 4D21     		movs	r1, #77
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 54


 931 0014 3046     		mov	r0, r6
 932              	.LVL81:
 308:FML/Src/y_lora.c **** 
 933              		.loc 1 308 24 view .LVU189
 934 0016 FFF7FEFF 		bl	y_lora_read
 935              	.LVL82:
 936 001a 0746     		mov	r7, r0
 937              	.LVL83:
 310:FML/Src/y_lora.c ****         paConfig = (paConfig & RF_PACONFIG_PASELECT_MASK) | RF_PACONFIG_PASELECT_PABOOST;
 938              		.loc 1 310 5 is_stmt 1 view .LVU190
 310:FML/Src/y_lora.c ****         paConfig = (paConfig & RF_PACONFIG_PASELECT_MASK) | RF_PACONFIG_PASELECT_PABOOST;
 939              		.loc 1 310 8 is_stmt 0 view .LVU191
 940 001c 0E2C     		cmp	r4, #14
 941 001e 0ADD     		ble	.L75
 311:FML/Src/y_lora.c ****     } else {
 942              		.loc 1 311 9 is_stmt 1 view .LVU192
 311:FML/Src/y_lora.c ****     } else {
 943              		.loc 1 311 18 is_stmt 0 view .LVU193
 944 0020 65F07F05 		orn	r5, r5, #127
 945              	.LVL84:
 311:FML/Src/y_lora.c ****     } else {
 946              		.loc 1 311 18 view .LVU194
 947 0024 EDB2     		uxtb	r5, r5
 948              	.LVL85:
 316:FML/Src/y_lora.c ****         if (power > 17) {
 949              		.loc 1 316 5 is_stmt 1 view .LVU195
 317:FML/Src/y_lora.c ****             paDac = (paDac & RF_PADAC_20DBM_MASK) | RF_PADAC_20DBM_ON;
 950              		.loc 1 317 9 view .LVU196
 317:FML/Src/y_lora.c ****             paDac = (paDac & RF_PADAC_20DBM_MASK) | RF_PADAC_20DBM_ON;
 951              		.loc 1 317 12 is_stmt 0 view .LVU197
 952 0026 112C     		cmp	r4, #17
 953 0028 0EDC     		bgt	.L76
 320:FML/Src/y_lora.c ****         }
 954              		.loc 1 320 13 is_stmt 1 view .LVU198
 955 002a 20F00707 		bic	r7, r0, #7
 956 002e 47F00407 		orr	r7, r7, #4
 957 0032 FFB2     		uxtb	r7, r7
 958              	.LVL86:
 320:FML/Src/y_lora.c ****         }
 959              		.loc 1 320 13 is_stmt 0 view .LVU199
 960 0034 0BE0     		b	.L80
 961              	.LVL87:
 962              	.L75:
 313:FML/Src/y_lora.c ****     }
 963              		.loc 1 313 9 is_stmt 1 view .LVU200
 316:FML/Src/y_lora.c ****         if (power > 17) {
 964              		.loc 1 316 5 view .LVU201
 340:FML/Src/y_lora.c ****             if (power > 15) {
 965              		.loc 1 340 9 view .LVU202
 340:FML/Src/y_lora.c ****             if (power > 15) {
 966              		.loc 1 340 12 is_stmt 0 view .LVU203
 967 0036 002C     		cmp	r4, #0
 968 0038 34DD     		ble	.L99
 341:FML/Src/y_lora.c ****                 power = 15;
 969              		.loc 1 341 13 is_stmt 1 view .LVU204
 341:FML/Src/y_lora.c ****                 power = 15;
 970              		.loc 1 341 16 is_stmt 0 view .LVU205
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 55


 971 003a 0F2C     		cmp	r4, #15
 972 003c 00DD     		ble	.L85
 342:FML/Src/y_lora.c ****             }
 973              		.loc 1 342 23 view .LVU206
 974 003e 0F24     		movs	r4, #15
 975              	.L85:
 976              	.LVL88:
 344:FML/Src/y_lora.c ****         } else {
 977              		.loc 1 344 13 is_stmt 1 view .LVU207
 344:FML/Src/y_lora.c ****         } else {
 978              		.loc 1 344 22 is_stmt 0 view .LVU208
 979 0040 44F07002 		orr	r2, r4, #112
 980 0044 D2B2     		uxtb	r2, r2
 981              	.LVL89:
 344:FML/Src/y_lora.c ****         } else {
 982              		.loc 1 344 22 view .LVU209
 983 0046 23E0     		b	.L83
 984              	.LVL90:
 985              	.L76:
 318:FML/Src/y_lora.c ****         } else {
 986              		.loc 1 318 13 is_stmt 1 view .LVU210
 318:FML/Src/y_lora.c ****         } else {
 987              		.loc 1 318 19 is_stmt 0 view .LVU211
 988 0048 40F00707 		orr	r7, r0, #7
 989 004c FFB2     		uxtb	r7, r7
 990              	.LVL91:
 991              	.L80:
 322:FML/Src/y_lora.c ****             if (power < 5) {
 992              		.loc 1 322 9 is_stmt 1 view .LVU212
 322:FML/Src/y_lora.c ****             if (power < 5) {
 993              		.loc 1 322 12 is_stmt 0 view .LVU213
 994 004e 07F00703 		and	r3, r7, #7
 995 0052 072B     		cmp	r3, #7
 996 0054 05D0     		beq	.L100
 331:FML/Src/y_lora.c ****                 power = 2;
 997              		.loc 1 331 13 is_stmt 1 view .LVU214
 331:FML/Src/y_lora.c ****                 power = 2;
 998              		.loc 1 331 16 is_stmt 0 view .LVU215
 999 0056 012C     		cmp	r4, #1
 1000 0058 12DD     		ble	.L89
 1001              	.LVL92:
 334:FML/Src/y_lora.c ****                 power = 17;
 1002              		.loc 1 334 13 is_stmt 1 view .LVU216
 334:FML/Src/y_lora.c ****                 power = 17;
 1003              		.loc 1 334 16 is_stmt 0 view .LVU217
 1004 005a 112C     		cmp	r4, #17
 1005 005c 11DD     		ble	.L84
 335:FML/Src/y_lora.c ****             }
 1006              		.loc 1 335 23 view .LVU218
 1007 005e 1124     		movs	r4, #17
 1008              	.LVL93:
 335:FML/Src/y_lora.c ****             }
 1009              		.loc 1 335 23 view .LVU219
 1010 0060 0FE0     		b	.L84
 1011              	.LVL94:
 1012              	.L100:
 323:FML/Src/y_lora.c ****                 power = 5;
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 56


 1013              		.loc 1 323 13 is_stmt 1 view .LVU220
 323:FML/Src/y_lora.c ****                 power = 5;
 1014              		.loc 1 323 16 is_stmt 0 view .LVU221
 1015 0062 042C     		cmp	r4, #4
 1016 0064 03DD     		ble	.L87
 1017              	.LVL95:
 326:FML/Src/y_lora.c ****                 power = 20;
 1018              		.loc 1 326 13 is_stmt 1 view .LVU222
 326:FML/Src/y_lora.c ****                 power = 20;
 1019              		.loc 1 326 16 is_stmt 0 view .LVU223
 1020 0066 142C     		cmp	r4, #20
 1021 0068 02DD     		ble	.L82
 327:FML/Src/y_lora.c ****             }
 1022              		.loc 1 327 23 view .LVU224
 1023 006a 1424     		movs	r4, #20
 1024              	.LVL96:
 327:FML/Src/y_lora.c ****             }
 1025              		.loc 1 327 23 view .LVU225
 1026 006c 00E0     		b	.L82
 1027              	.LVL97:
 1028              	.L87:
 324:FML/Src/y_lora.c ****             }
 1029              		.loc 1 324 23 view .LVU226
 1030 006e 0524     		movs	r4, #5
 1031              	.LVL98:
 1032              	.L82:
 329:FML/Src/y_lora.c ****         } else {
 1033              		.loc 1 329 13 is_stmt 1 view .LVU227
 329:FML/Src/y_lora.c ****         } else {
 1034              		.loc 1 329 79 is_stmt 0 view .LVU228
 1035 0070 053C     		subs	r4, r4, #5
 1036              	.LVL99:
 329:FML/Src/y_lora.c ****         } else {
 1037              		.loc 1 329 79 view .LVU229
 1038 0072 25F00F05 		bic	r5, r5, #15
 1039              	.LVL100:
 329:FML/Src/y_lora.c ****         } else {
 1040              		.loc 1 329 79 view .LVU230
 1041 0076 04F00F04 		and	r4, r4, #15
 1042 007a 45EA0402 		orr	r2, r5, r4
 1043              	.LVL101:
 329:FML/Src/y_lora.c ****         } else {
 1044              		.loc 1 329 79 view .LVU231
 1045 007e 07E0     		b	.L83
 1046              	.LVL102:
 1047              	.L89:
 332:FML/Src/y_lora.c ****             }
 1048              		.loc 1 332 23 view .LVU232
 1049 0080 0224     		movs	r4, #2
 1050              	.LVL103:
 1051              	.L84:
 337:FML/Src/y_lora.c ****         }
 1052              		.loc 1 337 13 is_stmt 1 view .LVU233
 337:FML/Src/y_lora.c ****         }
 1053              		.loc 1 337 79 is_stmt 0 view .LVU234
 1054 0082 023C     		subs	r4, r4, #2
 1055              	.LVL104:
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 57


 337:FML/Src/y_lora.c ****         }
 1056              		.loc 1 337 79 view .LVU235
 1057 0084 25F00F05 		bic	r5, r5, #15
 1058              	.LVL105:
 337:FML/Src/y_lora.c ****         }
 1059              		.loc 1 337 79 view .LVU236
 1060 0088 04F00F04 		and	r4, r4, #15
 1061 008c 45EA0402 		orr	r2, r5, r4
 1062              	.LVL106:
 1063              	.L83:
 352:FML/Src/y_lora.c ****     y_lora_write(lora, REG_PADAC, paDac);
 1064              		.loc 1 352 5 is_stmt 1 view .LVU237
 1065 0090 0921     		movs	r1, #9
 1066 0092 3046     		mov	r0, r6
 1067 0094 FFF7FEFF 		bl	y_lora_write
 1068              	.LVL107:
 353:FML/Src/y_lora.c **** }
 1069              		.loc 1 353 5 view .LVU238
 1070 0098 3A46     		mov	r2, r7
 1071 009a 4D21     		movs	r1, #77
 1072 009c 3046     		mov	r0, r6
 1073 009e FFF7FEFF 		bl	y_lora_write
 1074              	.LVL108:
 354:FML/Src/y_lora.c **** 
 1075              		.loc 1 354 1 is_stmt 0 view .LVU239
 1076 00a2 F8BD     		pop	{r3, r4, r5, r6, r7, pc}
 1077              	.LVL109:
 1078              	.L99:
 346:FML/Src/y_lora.c ****                 power = -4;
 1079              		.loc 1 346 13 is_stmt 1 view .LVU240
 346:FML/Src/y_lora.c ****                 power = -4;
 1080              		.loc 1 346 16 is_stmt 0 view .LVU241
 1081 00a4 14F1040F 		cmn	r4, #4
 1082 00a8 01DA     		bge	.L86
 347:FML/Src/y_lora.c ****             }
 1083              		.loc 1 347 23 view .LVU242
 1084 00aa 6FF00304 		mvn	r4, #3
 1085              	.L86:
 1086              	.LVL110:
 349:FML/Src/y_lora.c ****         }
 1087              		.loc 1 349 13 is_stmt 1 view .LVU243
 349:FML/Src/y_lora.c ****         }
 1088              		.loc 1 349 115 is_stmt 0 view .LVU244
 1089 00ae 0434     		adds	r4, r4, #4
 1090              	.LVL111:
 349:FML/Src/y_lora.c ****         }
 1091              		.loc 1 349 115 view .LVU245
 1092 00b0 E2B2     		uxtb	r2, r4
 1093              	.LVL112:
 349:FML/Src/y_lora.c ****         }
 1094              		.loc 1 349 115 view .LVU246
 1095 00b2 EDE7     		b	.L83
 1096              	.LVL113:
 1097              	.L96:
 1098              	.LCFI29:
 1099              		.cfi_def_cfa_offset 0
 1100              		.cfi_restore 3
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 58


 1101              		.cfi_restore 4
 1102              		.cfi_restore 5
 1103              		.cfi_restore 6
 1104              		.cfi_restore 7
 1105              		.cfi_restore 14
 349:FML/Src/y_lora.c ****         }
 1106              		.loc 1 349 115 view .LVU247
 1107 00b4 7047     		bx	lr
 1108              		.cfi_endproc
 1109              	.LFE295:
 1111              		.section	.text.y_lora_start_cad,"ax",%progbits
 1112              		.align	1
 1113              		.global	y_lora_start_cad
 1114              		.syntax unified
 1115              		.thumb
 1116              		.thumb_func
 1118              	y_lora_start_cad:
 1119              	.LVL114:
 1120              	.LFB309:
 766:FML/Src/y_lora.c **** 
 1121              		.loc 1 766 38 is_stmt 1 view -0
 1122              		.cfi_startproc
 1123              		@ args = 0, pretend = 0, frame = 0
 1124              		@ frame_needed = 0, uses_anonymous_args = 0
 769:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 1125              		.loc 1 769 5 view .LVU249
 769:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 1126              		.loc 1 769 8 is_stmt 0 view .LVU250
 1127 0000 E0B1     		cbz	r0, .L104
 766:FML/Src/y_lora.c **** 
 1128              		.loc 1 766 38 view .LVU251
 1129 0002 10B5     		push	{r4, lr}
 1130              	.LCFI30:
 1131              		.cfi_def_cfa_offset 8
 1132              		.cfi_offset 4, -8
 1133              		.cfi_offset 14, -4
 1134 0004 0446     		mov	r4, r0
 774:FML/Src/y_lora.c ****         case MODEM_FSK: {
 1135              		.loc 1 774 5 is_stmt 1 view .LVU252
 774:FML/Src/y_lora.c ****         case MODEM_FSK: {
 1136              		.loc 1 774 26 is_stmt 0 view .LVU253
 1137 0006 90F82830 		ldrb	r3, [r0, #40]	@ zero_extendqisi2
 774:FML/Src/y_lora.c ****         case MODEM_FSK: {
 1138              		.loc 1 774 5 view .LVU254
 1139 000a 012B     		cmp	r3, #1
 1140 000c 00D0     		beq	.L107
 1141              	.LVL115:
 1142              	.L101:
 793:FML/Src/y_lora.c **** 
 1143              		.loc 1 793 1 view .LVU255
 1144 000e 10BD     		pop	{r4, pc}
 1145              	.LVL116:
 1146              	.L107:
 779:FML/Src/y_lora.c ****                          REG_LR_IRQFLAGSMASK,
 1147              		.loc 1 779 13 is_stmt 1 view .LVU256
 1148 0010 FA22     		movs	r2, #250
 1149 0012 1121     		movs	r1, #17
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 59


 1150 0014 FFF7FEFF 		bl	y_lora_write
 1151              	.LVL117:
 785:FML/Src/y_lora.c **** 
 1152              		.loc 1 785 13 view .LVU257
 785:FML/Src/y_lora.c **** 
 1153              		.loc 1 785 50 is_stmt 0 view .LVU258
 1154 0018 4021     		movs	r1, #64
 1155 001a 2046     		mov	r0, r4
 1156 001c FFF7FEFF 		bl	y_lora_read
 1157              	.LVL118:
 785:FML/Src/y_lora.c **** 
 1158              		.loc 1 785 13 view .LVU259
 1159 0020 00F0FC02 		and	r2, r0, #252
 1160 0024 4021     		movs	r1, #64
 1161 0026 2046     		mov	r0, r4
 1162 0028 FFF7FEFF 		bl	y_lora_write
 1163              	.LVL119:
 787:FML/Src/y_lora.c ****             _y_lora_set_op_mode(lora, RFLR_OPMODE_CAD);
 1164              		.loc 1 787 13 is_stmt 1 view .LVU260
 787:FML/Src/y_lora.c ****             _y_lora_set_op_mode(lora, RFLR_OPMODE_CAD);
 1165              		.loc 1 787 33 is_stmt 0 view .LVU261
 1166 002c 0323     		movs	r3, #3
 1167 002e 84F82930 		strb	r3, [r4, #41]
 788:FML/Src/y_lora.c ****         } break;
 1168              		.loc 1 788 13 is_stmt 1 view .LVU262
 1169 0032 0721     		movs	r1, #7
 1170 0034 2046     		mov	r0, r4
 1171 0036 FFF7FEFF 		bl	_y_lora_set_op_mode
 1172              	.LVL120:
 789:FML/Src/y_lora.c ****         default:
 1173              		.loc 1 789 11 view .LVU263
 1174 003a E8E7     		b	.L101
 1175              	.LVL121:
 1176              	.L104:
 1177              	.LCFI31:
 1178              		.cfi_def_cfa_offset 0
 1179              		.cfi_restore 4
 1180              		.cfi_restore 14
 789:FML/Src/y_lora.c ****         default:
 1181              		.loc 1 789 11 is_stmt 0 view .LVU264
 1182 003c 7047     		bx	lr
 1183              		.cfi_endproc
 1184              	.LFE309:
 1186              		.section	.text.y_lora_get_status,"ax",%progbits
 1187              		.align	1
 1188              		.global	y_lora_get_status
 1189              		.syntax unified
 1190              		.thumb
 1191              		.thumb_func
 1193              	y_lora_get_status:
 1194              	.LVL122:
 1195              	.LFB310:
 798:FML/Src/y_lora.c **** 
 1196              		.loc 1 798 47 is_stmt 1 view -0
 1197              		.cfi_startproc
 1198              		@ args = 0, pretend = 0, frame = 0
 1199              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 60


 1200              		@ link register save eliminated.
 801:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 1201              		.loc 1 801 5 view .LVU266
 801:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 1202              		.loc 1 801 8 is_stmt 0 view .LVU267
 1203 0000 10B1     		cbz	r0, .L110
 806:FML/Src/y_lora.c **** }
 1204              		.loc 1 806 5 is_stmt 1 view .LVU268
 806:FML/Src/y_lora.c **** }
 1205              		.loc 1 806 25 is_stmt 0 view .LVU269
 1206 0002 90F82900 		ldrb	r0, [r0, #41]	@ zero_extendqisi2
 1207              	.LVL123:
 806:FML/Src/y_lora.c **** }
 1208              		.loc 1 806 25 view .LVU270
 1209 0006 7047     		bx	lr
 1210              	.LVL124:
 1211              	.L110:
 803:FML/Src/y_lora.c ****     }
 1212              		.loc 1 803 16 view .LVU271
 1213 0008 0020     		movs	r0, #0
 1214              	.LVL125:
 807:FML/Src/y_lora.c **** 
 1215              		.loc 1 807 1 view .LVU272
 1216 000a 7047     		bx	lr
 1217              		.cfi_endproc
 1218              	.LFE310:
 1220              		.section	.text.y_lora_get_rssi,"ax",%progbits
 1221              		.align	1
 1222              		.global	y_lora_get_rssi
 1223              		.syntax unified
 1224              		.thumb
 1225              		.thumb_func
 1227              	y_lora_get_rssi:
 1228              	.LVL126:
 1229              	.LFB312:
 847:FML/Src/y_lora.c **** 
 1230              		.loc 1 847 60 is_stmt 1 view -0
 1231              		.cfi_startproc
 1232              		@ args = 0, pretend = 0, frame = 0
 1233              		@ frame_needed = 0, uses_anonymous_args = 0
 850:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 1234              		.loc 1 850 5 view .LVU274
 850:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 1235              		.loc 1 850 8 is_stmt 0 view .LVU275
 1236 0000 F0B1     		cbz	r0, .L116
 847:FML/Src/y_lora.c **** 
 1237              		.loc 1 847 60 view .LVU276
 1238 0002 08B5     		push	{r3, lr}
 1239              	.LCFI32:
 1240              		.cfi_def_cfa_offset 8
 1241              		.cfi_offset 3, -8
 1242              		.cfi_offset 14, -4
 855:FML/Src/y_lora.c **** 
 1243              		.loc 1 855 5 is_stmt 1 view .LVU277
 1244              	.LVL127:
 857:FML/Src/y_lora.c ****         case MODEM_FSK:
 1245              		.loc 1 857 5 view .LVU278
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 61


 1246 0004 21B1     		cbz	r1, .L113
 1247 0006 0129     		cmp	r1, #1
 1248 0008 0AD0     		beq	.L114
 1249 000a 4FF0FF30 		mov	r0, #-1
 1250              	.LVL128:
 1251              	.L112:
 873:FML/Src/y_lora.c **** 
 1252              		.loc 1 873 1 is_stmt 0 view .LVU279
 1253 000e 08BD     		pop	{r3, pc}
 1254              	.LVL129:
 1255              	.L113:
 859:FML/Src/y_lora.c ****             break;
 1256              		.loc 1 859 13 is_stmt 1 view .LVU280
 859:FML/Src/y_lora.c ****             break;
 1257              		.loc 1 859 22 is_stmt 0 view .LVU281
 1258 0010 1121     		movs	r1, #17
 1259              	.LVL130:
 859:FML/Src/y_lora.c ****             break;
 1260              		.loc 1 859 22 view .LVU282
 1261 0012 FFF7FEFF 		bl	y_lora_read
 1262              	.LVL131:
 859:FML/Src/y_lora.c ****             break;
 1263              		.loc 1 859 18 view .LVU283
 1264 0016 C0F34700 		ubfx	r0, r0, #1, #8
 1265 001a 4042     		rsbs	r0, r0, #0
 1266 001c 00B2     		sxth	r0, r0
 1267              	.LVL132:
 860:FML/Src/y_lora.c ****         case MODEM_LORA:
 1268              		.loc 1 860 13 is_stmt 1 view .LVU284
 1269 001e F6E7     		b	.L112
 1270              	.LVL133:
 1271              	.L114:
 862:FML/Src/y_lora.c ****                 rssi = RSSI_OFFSET_HF + y_lora_read(lora, REG_LR_RSSIVALUE);
 1272              		.loc 1 862 13 view .LVU285
 862:FML/Src/y_lora.c ****                 rssi = RSSI_OFFSET_HF + y_lora_read(lora, REG_LR_RSSIVALUE);
 1273              		.loc 1 862 30 is_stmt 0 view .LVU286
 1274 0020 C16A     		ldr	r1, [r0, #44]
 1275              	.LVL134:
 862:FML/Src/y_lora.c ****                 rssi = RSSI_OFFSET_HF + y_lora_read(lora, REG_LR_RSSIVALUE);
 1276              		.loc 1 862 16 view .LVU287
 1277 0022 084A     		ldr	r2, .L121
 1278 0024 9142     		cmp	r1, r2
 1279 0026 05D9     		bls	.L115
 863:FML/Src/y_lora.c ****             } else {
 1280              		.loc 1 863 17 is_stmt 1 view .LVU288
 863:FML/Src/y_lora.c ****             } else {
 1281              		.loc 1 863 41 is_stmt 0 view .LVU289
 1282 0028 1B21     		movs	r1, #27
 1283 002a FFF7FEFF 		bl	y_lora_read
 1284              	.LVL135:
 863:FML/Src/y_lora.c ****             } else {
 1285              		.loc 1 863 39 view .LVU290
 1286 002e 9D38     		subs	r0, r0, #157
 863:FML/Src/y_lora.c ****             } else {
 1287              		.loc 1 863 22 view .LVU291
 1288 0030 00B2     		sxth	r0, r0
 1289              	.LVL136:
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 62


 863:FML/Src/y_lora.c ****             } else {
 1290              		.loc 1 863 22 view .LVU292
 1291 0032 ECE7     		b	.L112
 1292              	.LVL137:
 1293              	.L115:
 865:FML/Src/y_lora.c ****             }
 1294              		.loc 1 865 17 is_stmt 1 view .LVU293
 865:FML/Src/y_lora.c ****             }
 1295              		.loc 1 865 41 is_stmt 0 view .LVU294
 1296 0034 1B21     		movs	r1, #27
 1297 0036 FFF7FEFF 		bl	y_lora_read
 1298              	.LVL138:
 865:FML/Src/y_lora.c ****             }
 1299              		.loc 1 865 39 view .LVU295
 1300 003a A438     		subs	r0, r0, #164
 865:FML/Src/y_lora.c ****             }
 1301              		.loc 1 865 22 view .LVU296
 1302 003c 00B2     		sxth	r0, r0
 1303              	.LVL139:
 865:FML/Src/y_lora.c ****             }
 1304              		.loc 1 865 22 view .LVU297
 1305 003e E6E7     		b	.L112
 1306              	.LVL140:
 1307              	.L116:
 1308              	.LCFI33:
 1309              		.cfi_def_cfa_offset 0
 1310              		.cfi_restore 3
 1311              		.cfi_restore 14
 852:FML/Src/y_lora.c ****     }
 1312              		.loc 1 852 16 view .LVU298
 1313 0040 0020     		movs	r0, #0
 1314              	.LVL141:
 873:FML/Src/y_lora.c **** 
 1315              		.loc 1 873 1 view .LVU299
 1316 0042 7047     		bx	lr
 1317              	.L122:
 1318              		.align	2
 1319              	.L121:
 1320 0044 40DD4A1F 		.word	525000000
 1321              		.cfi_endproc
 1322              	.LFE312:
 1324              		.global	__aeabi_i2d
 1325              		.global	__aeabi_dadd
 1326              		.global	__aeabi_dmul
 1327              		.global	__aeabi_ui2d
 1328              		.global	__aeabi_ddiv
 1329              		.global	__aeabi_d2uiz
 1330              		.global	__aeabi_dcmpgt
 1331              		.section	.text.y_lora_get_time_on_air,"ax",%progbits
 1332              		.align	1
 1333              		.global	y_lora_get_time_on_air
 1334              		.syntax unified
 1335              		.thumb
 1336              		.thumb_func
 1338              	y_lora_get_time_on_air:
 1339              	.LVL142:
 1340              	.LFB313:
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 63


 880:FML/Src/y_lora.c **** 
 1341              		.loc 1 880 84 is_stmt 1 view -0
 1342              		.cfi_startproc
 1343              		@ args = 0, pretend = 0, frame = 0
 1344              		@ frame_needed = 0, uses_anonymous_args = 0
 883:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 1345              		.loc 1 883 5 view .LVU301
 883:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 1346              		.loc 1 883 8 is_stmt 0 view .LVU302
 1347 0000 0028     		cmp	r0, #0
 1348 0002 00F0FE80 		beq	.L135
 880:FML/Src/y_lora.c **** 
 1349              		.loc 1 880 84 view .LVU303
 1350 0006 2DE9F84F 		push	{r3, r4, r5, r6, r7, r8, r9, r10, fp, lr}
 1351              	.LCFI34:
 1352              		.cfi_def_cfa_offset 40
 1353              		.cfi_offset 3, -40
 1354              		.cfi_offset 4, -36
 1355              		.cfi_offset 5, -32
 1356              		.cfi_offset 6, -28
 1357              		.cfi_offset 7, -24
 1358              		.cfi_offset 8, -20
 1359              		.cfi_offset 9, -16
 1360              		.cfi_offset 10, -12
 1361              		.cfi_offset 11, -8
 1362              		.cfi_offset 14, -4
 1363 000a 9046     		mov	r8, r2
 1364 000c 0446     		mov	r4, r0
 888:FML/Src/y_lora.c ****     switch (modem) {
 1365              		.loc 1 888 5 is_stmt 1 view .LVU304
 1366              	.LVL143:
 889:FML/Src/y_lora.c **** 
 1367              		.loc 1 889 5 view .LVU305
 1368 000e 21B1     		cbz	r1, .L125
 1369 0010 0129     		cmp	r1, #1
 1370 0012 5AD0     		beq	.L126
 1371 0014 0020     		movs	r0, #0
 1372              	.LVL144:
 1373              	.L123:
 934:FML/Src/y_lora.c **** 
 1374              		.loc 1 934 1 is_stmt 0 view .LVU306
 1375 0016 BDE8F88F 		pop	{r3, r4, r5, r6, r7, r8, r9, r10, fp, pc}
 1376              	.LVL145:
 1377              	.L125:
 892:FML/Src/y_lora.c ****                     (8
 1378              		.loc 1 892 13 is_stmt 1 view .LVU307
 894:FML/Src/y_lora.c ****                         + (((y_lora_read(lora, REG_PACKETCONFIG1) & ~RF_PACKETCONFIG1_ADDRSFILTERIN
 1379              		.loc 1 894 42 is_stmt 0 view .LVU308
 1380 001a B0F84450 		ldrh	r5, [r0, #68]
 894:FML/Src/y_lora.c ****                         + (((y_lora_read(lora, REG_PACKETCONFIG1) & ~RF_PACKETCONFIG1_ADDRSFILTERIN
 1381              		.loc 1 894 59 view .LVU309
 1382 001e 2721     		movs	r1, #39
 1383              	.LVL146:
 894:FML/Src/y_lora.c ****                         + (((y_lora_read(lora, REG_PACKETCONFIG1) & ~RF_PACKETCONFIG1_ADDRSFILTERIN
 1384              		.loc 1 894 59 view .LVU310
 1385 0020 FFF7FEFF 		bl	y_lora_read
 1386              	.LVL147:
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 64


 894:FML/Src/y_lora.c ****                         + (((y_lora_read(lora, REG_PACKETCONFIG1) & ~RF_PACKETCONFIG1_ADDRSFILTERIN
 1387              		.loc 1 894 93 view .LVU311
 1388 0024 20F0F800 		bic	r0, r0, #248
 894:FML/Src/y_lora.c ****                         + (((y_lora_read(lora, REG_PACKETCONFIG1) & ~RF_PACKETCONFIG1_ADDRSFILTERIN
 1389              		.loc 1 894 125 view .LVU312
 1390 0028 0130     		adds	r0, r0, #1
 894:FML/Src/y_lora.c ****                         + (((y_lora_read(lora, REG_PACKETCONFIG1) & ~RF_PACKETCONFIG1_ADDRSFILTERIN
 1391              		.loc 1 894 130 view .LVU313
 1392 002a 2844     		add	r0, r0, r5
 1393 002c FFF7FEFF 		bl	__aeabi_i2d
 1394              	.LVL148:
 894:FML/Src/y_lora.c ****                         + (((y_lora_read(lora, REG_PACKETCONFIG1) & ~RF_PACKETCONFIG1_ADDRSFILTERIN
 1395              		.loc 1 894 151 view .LVU314
 1396 0030 94F84630 		ldrb	r3, [r4, #70]	@ zero_extendqisi2
 894:FML/Src/y_lora.c ****                         + (((y_lora_read(lora, REG_PACKETCONFIG1) & ~RF_PACKETCONFIG1_ADDRSFILTERIN
 1397              		.loc 1 894 174 view .LVU315
 1398 0034 002B     		cmp	r3, #0
 1399 0036 3FD0     		beq	.L136
 1400 0038 0022     		movs	r2, #0
 1401 003a 0023     		movs	r3, #0
 1402              	.L127:
 894:FML/Src/y_lora.c ****                         + (((y_lora_read(lora, REG_PACKETCONFIG1) & ~RF_PACKETCONFIG1_ADDRSFILTERIN
 1403              		.loc 1 894 130 discriminator 4 view .LVU316
 1404 003c FFF7FEFF 		bl	__aeabi_dadd
 1405              	.LVL149:
 1406 0040 0646     		mov	r6, r0
 1407 0042 0F46     		mov	r7, r1
 895:FML/Src/y_lora.c ****                         + ((lora->setting.Fsk.CrcOn == 0x01) ? 2.0 : 0))
 1408              		.loc 1 895 30 discriminator 4 view .LVU317
 1409 0044 3021     		movs	r1, #48
 1410 0046 2046     		mov	r0, r4
 1411 0048 FFF7FEFF 		bl	y_lora_read
 1412              	.LVL150:
 895:FML/Src/y_lora.c ****                         + ((lora->setting.Fsk.CrcOn == 0x01) ? 2.0 : 0))
 1413              		.loc 1 895 123 discriminator 4 view .LVU318
 1414 004c 30F0F903 		bics	r3, r0, #249
 1415 0050 35D0     		beq	.L137
 895:FML/Src/y_lora.c ****                         + ((lora->setting.Fsk.CrcOn == 0x01) ? 2.0 : 0))
 1416              		.loc 1 895 123 view .LVU319
 1417 0052 0022     		movs	r2, #0
 1418 0054 744B     		ldr	r3, .L151+32
 1419              	.L128:
 895:FML/Src/y_lora.c ****                         + ((lora->setting.Fsk.CrcOn == 0x01) ? 2.0 : 0))
 1420              		.loc 1 895 25 discriminator 4 view .LVU320
 1421 0056 3046     		mov	r0, r6
 1422 0058 3946     		mov	r1, r7
 1423 005a FFF7FEFF 		bl	__aeabi_dadd
 1424              	.LVL151:
 1425 005e 0646     		mov	r6, r0
 1426 0060 0F46     		mov	r7, r1
 895:FML/Src/y_lora.c ****                         + ((lora->setting.Fsk.CrcOn == 0x01) ? 2.0 : 0))
 1427              		.loc 1 895 128 discriminator 4 view .LVU321
 1428 0062 4046     		mov	r0, r8
 1429 0064 FFF7FEFF 		bl	__aeabi_i2d
 1430              	.LVL152:
 1431 0068 3246     		mov	r2, r6
 1432 006a 3B46     		mov	r3, r7
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 65


 1433 006c FFF7FEFF 		bl	__aeabi_dadd
 1434              	.LVL153:
 896:FML/Src/y_lora.c ****                      / lora->setting.Fsk.Datarate)
 1435              		.loc 1 896 46 discriminator 4 view .LVU322
 1436 0070 94F84830 		ldrb	r3, [r4, #72]	@ zero_extendqisi2
 896:FML/Src/y_lora.c ****                      / lora->setting.Fsk.Datarate)
 1437              		.loc 1 896 68 discriminator 4 view .LVU323
 1438 0074 33B3     		cbz	r3, .L138
 896:FML/Src/y_lora.c ****                      / lora->setting.Fsk.Datarate)
 1439              		.loc 1 896 68 view .LVU324
 1440 0076 0022     		movs	r2, #0
 1441 0078 4FF08043 		mov	r3, #1073741824
 1442              	.L129:
 896:FML/Src/y_lora.c ****                      / lora->setting.Fsk.Datarate)
 1443              		.loc 1 896 25 discriminator 4 view .LVU325
 1444 007c FFF7FEFF 		bl	__aeabi_dadd
 1445              	.LVL154:
 894:FML/Src/y_lora.c ****                         + (((y_lora_read(lora, REG_PACKETCONFIG1) & ~RF_PACKETCONFIG1_ADDRSFILTERIN
 1446              		.loc 1 894 22 discriminator 4 view .LVU326
 1447 0080 0022     		movs	r2, #0
 1448 0082 6A4B     		ldr	r3, .L151+36
 1449 0084 FFF7FEFF 		bl	__aeabi_dmul
 1450              	.LVL155:
 1451 0088 0646     		mov	r6, r0
 1452 008a 0F46     		mov	r7, r1
 897:FML/Src/y_lora.c ****                     * 1000);
 1453              		.loc 1 897 22 discriminator 4 view .LVU327
 1454 008c 206C     		ldr	r0, [r4, #64]
 1455 008e FFF7FEFF 		bl	__aeabi_ui2d
 1456              	.LVL156:
 1457 0092 0246     		mov	r2, r0
 1458 0094 0B46     		mov	r3, r1
 1459 0096 3046     		mov	r0, r6
 1460 0098 3946     		mov	r1, r7
 1461 009a FFF7FEFF 		bl	__aeabi_ddiv
 1462              	.LVL157:
 892:FML/Src/y_lora.c ****                     (8
 1463              		.loc 1 892 23 discriminator 4 view .LVU328
 1464 009e 0022     		movs	r2, #0
 1465 00a0 634B     		ldr	r3, .L151+40
 1466 00a2 FFF7FEFF 		bl	__aeabi_dmul
 1467              	.LVL158:
 1468 00a6 41EC100B 		vmov	d0, r0, r1
 1469 00aa FFF7FEFF 		bl	round
 1470              	.LVL159:
 1471 00ae 51EC100B 		vmov	r0, r1, d0
 892:FML/Src/y_lora.c ****                     (8
 1472              		.loc 1 892 21 discriminator 4 view .LVU329
 1473 00b2 FFF7FEFF 		bl	__aeabi_d2uiz
 1474              	.LVL160:
 899:FML/Src/y_lora.c **** 
 1475              		.loc 1 899 11 is_stmt 1 discriminator 4 view .LVU330
 1476 00b6 AEE7     		b	.L123
 1477              	.LVL161:
 1478              	.L136:
 894:FML/Src/y_lora.c ****                         + (((y_lora_read(lora, REG_PACKETCONFIG1) & ~RF_PACKETCONFIG1_ADDRSFILTERIN
 1479              		.loc 1 894 174 is_stmt 0 view .LVU331
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 66


 1480 00b8 0022     		movs	r2, #0
 1481 00ba 5B4B     		ldr	r3, .L151+32
 1482 00bc BEE7     		b	.L127
 1483              	.L137:
 895:FML/Src/y_lora.c ****                         + ((lora->setting.Fsk.CrcOn == 0x01) ? 2.0 : 0))
 1484              		.loc 1 895 123 view .LVU332
 1485 00be 0022     		movs	r2, #0
 1486 00c0 0023     		movs	r3, #0
 1487 00c2 C8E7     		b	.L128
 1488              	.L138:
 896:FML/Src/y_lora.c ****                      / lora->setting.Fsk.Datarate)
 1489              		.loc 1 896 68 view .LVU333
 1490 00c4 0022     		movs	r2, #0
 1491 00c6 0023     		movs	r3, #0
 1492 00c8 D8E7     		b	.L129
 1493              	.LVL162:
 1494              	.L126:
 1495              	.LBB5:
 902:FML/Src/y_lora.c ****             // REMARK: When using LoRa modem only bandwidths 125, 250 and 500 kHz are supported
 1496              		.loc 1 902 13 is_stmt 1 view .LVU334
 904:FML/Src/y_lora.c ****                 case 7:  // 125 kHz
 1497              		.loc 1 904 13 view .LVU335
 904:FML/Src/y_lora.c ****                 case 7:  // 125 kHz
 1498              		.loc 1 904 39 is_stmt 0 view .LVU336
 1499 00ca 836E     		ldr	r3, [r0, #104]
 1500 00cc 082B     		cmp	r3, #8
 1501 00ce 00F08980 		beq	.L139
 1502 00d2 092B     		cmp	r3, #9
 1503 00d4 00F08A80 		beq	.L140
 1504 00d8 072B     		cmp	r3, #7
 1505 00da 7FD0     		beq	.L149
 1506 00dc 0026     		movs	r6, #0
 1507 00de 0027     		movs	r7, #0
 1508              	.L130:
 1509              	.LVL163:
 917:FML/Src/y_lora.c ****             double ts        = 1 / rs;
 1510              		.loc 1 917 13 is_stmt 1 view .LVU337
 917:FML/Src/y_lora.c ****             double ts        = 1 / rs;
 1511              		.loc 1 917 61 is_stmt 0 view .LVU338
 1512 00e0 E56E     		ldr	r5, [r4, #108]
 917:FML/Src/y_lora.c ****             double ts        = 1 / rs;
 1513              		.loc 1 917 35 view .LVU339
 1514 00e2 0120     		movs	r0, #1
 1515              	.LVL164:
 917:FML/Src/y_lora.c ****             double ts        = 1 / rs;
 1516              		.loc 1 917 35 view .LVU340
 1517 00e4 A840     		lsls	r0, r0, r5
 1518 00e6 FFF7FEFF 		bl	__aeabi_i2d
 1519              	.LVL165:
 917:FML/Src/y_lora.c ****             double ts        = 1 / rs;
 1520              		.loc 1 917 35 view .LVU341
 1521 00ea 0246     		mov	r2, r0
 1522 00ec 0B46     		mov	r3, r1
 917:FML/Src/y_lora.c ****             double ts        = 1 / rs;
 1523              		.loc 1 917 20 view .LVU342
 1524 00ee 3046     		mov	r0, r6
 1525 00f0 3946     		mov	r1, r7
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 67


 1526 00f2 FFF7FEFF 		bl	__aeabi_ddiv
 1527              	.LVL166:
 1528 00f6 0246     		mov	r2, r0
 1529 00f8 0B46     		mov	r3, r1
 1530              	.LVL167:
 918:FML/Src/y_lora.c ****             // time of preamble
 1531              		.loc 1 918 13 is_stmt 1 view .LVU343
 918:FML/Src/y_lora.c ****             // time of preamble
 1532              		.loc 1 918 20 is_stmt 0 view .LVU344
 1533 00fa 0020     		movs	r0, #0
 1534 00fc 4A49     		ldr	r1, .L151+32
 1535 00fe FFF7FEFF 		bl	__aeabi_ddiv
 1536              	.LVL168:
 918:FML/Src/y_lora.c ****             // time of preamble
 1537              		.loc 1 918 20 view .LVU345
 1538 0102 0646     		mov	r6, r0
 1539              	.LVL169:
 918:FML/Src/y_lora.c ****             // time of preamble
 1540              		.loc 1 918 20 view .LVU346
 1541 0104 0F46     		mov	r7, r1
 1542              	.LVL170:
 920:FML/Src/y_lora.c ****             // Symbol length of payload and time
 1543              		.loc 1 920 13 is_stmt 1 view .LVU347
 920:FML/Src/y_lora.c ****             // Symbol length of payload and time
 1544              		.loc 1 920 64 is_stmt 0 view .LVU348
 1545 0106 B4F87200 		ldrh	r0, [r4, #114]
 1546 010a FFF7FEFF 		bl	__aeabi_i2d
 1547              	.LVL171:
 1548 010e 0022     		movs	r2, #0
 1549 0110 484B     		ldr	r3, .L151+44
 1550 0112 FFF7FEFF 		bl	__aeabi_dadd
 1551              	.LVL172:
 920:FML/Src/y_lora.c ****             // Symbol length of payload and time
 1552              		.loc 1 920 20 view .LVU349
 1553 0116 3246     		mov	r2, r6
 1554 0118 3B46     		mov	r3, r7
 1555 011a FFF7FEFF 		bl	__aeabi_dmul
 1556              	.LVL173:
 1557 011e 8246     		mov	r10, r0
 1558 0120 8B46     		mov	fp, r1
 1559              	.LVL174:
 922:FML/Src/y_lora.c ****                               / (double) (4 * (lora->setting.LoRa.Datarate - ((lora->setting.LoRa.L
 1560              		.loc 1 922 13 is_stmt 1 view .LVU350
 922:FML/Src/y_lora.c ****                               / (double) (4 * (lora->setting.LoRa.Datarate - ((lora->setting.LoRa.L
 1561              		.loc 1 922 53 is_stmt 0 view .LVU351
 1562 0122 A800     		lsls	r0, r5, #2
 922:FML/Src/y_lora.c ****                               / (double) (4 * (lora->setting.LoRa.Datarate - ((lora->setting.LoRa.L
 1563              		.loc 1 922 49 view .LVU352
 1564 0124 C0EBC800 		rsb	r0, r0, r8, lsl #3
 922:FML/Src/y_lora.c ****                               / (double) (4 * (lora->setting.LoRa.Datarate - ((lora->setting.LoRa.L
 1565              		.loc 1 922 113 view .LVU353
 1566 0128 94F87630 		ldrb	r3, [r4, #118]	@ zero_extendqisi2
 922:FML/Src/y_lora.c ****                               / (double) (4 * (lora->setting.LoRa.Datarate - ((lora->setting.LoRa.L
 1567              		.loc 1 922 88 view .LVU354
 1568 012c 00EB0310 		add	r0, r0, r3, lsl #4
 922:FML/Src/y_lora.c ****                               / (double) (4 * (lora->setting.LoRa.Datarate - ((lora->setting.LoRa.L
 1569              		.loc 1 922 141 view .LVU355
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 68


 1570 0130 94F87430 		ldrb	r3, [r4, #116]	@ zero_extendqisi2
 922:FML/Src/y_lora.c ****                               / (double) (4 * (lora->setting.LoRa.Datarate - ((lora->setting.LoRa.L
 1571              		.loc 1 922 154 view .LVU356
 1572 0134 002B     		cmp	r3, #0
 1573 0136 5DD0     		beq	.L142
 1574 0138 1423     		movs	r3, #20
 1575              	.L131:
 922:FML/Src/y_lora.c ****                               / (double) (4 * (lora->setting.LoRa.Datarate - ((lora->setting.LoRa.L
 1576              		.loc 1 922 120 discriminator 4 view .LVU357
 1577 013a C01A     		subs	r0, r0, r3
 922:FML/Src/y_lora.c ****                               / (double) (4 * (lora->setting.LoRa.Datarate - ((lora->setting.LoRa.L
 1578              		.loc 1 922 32 discriminator 4 view .LVU358
 1579 013c 1C30     		adds	r0, r0, #28
 1580 013e FFF7FEFF 		bl	__aeabi_ui2d
 1581              	.LVL175:
 1582 0142 8046     		mov	r8, r0
 1583 0144 8946     		mov	r9, r1
 923:FML/Src/y_lora.c ****                          * (lora->setting.LoRa.Coderate + 4);
 1584              		.loc 1 923 98 discriminator 4 view .LVU359
 1585 0146 94F87030 		ldrb	r3, [r4, #112]	@ zero_extendqisi2
 923:FML/Src/y_lora.c ****                          * (lora->setting.LoRa.Coderate + 4);
 1586              		.loc 1 923 128 discriminator 4 view .LVU360
 1587 014a 002B     		cmp	r3, #0
 1588 014c 54D0     		beq	.L143
 923:FML/Src/y_lora.c ****                          * (lora->setting.LoRa.Coderate + 4);
 1589              		.loc 1 923 128 view .LVU361
 1590 014e 0223     		movs	r3, #2
 1591              	.L132:
 923:FML/Src/y_lora.c ****                          * (lora->setting.LoRa.Coderate + 4);
 1592              		.loc 1 923 76 discriminator 4 view .LVU362
 1593 0150 E81A     		subs	r0, r5, r3
 923:FML/Src/y_lora.c ****                          * (lora->setting.LoRa.Coderate + 4);
 1594              		.loc 1 923 33 discriminator 4 view .LVU363
 1595 0152 8000     		lsls	r0, r0, #2
 1596 0154 FFF7FEFF 		bl	__aeabi_ui2d
 1597              	.LVL176:
 1598 0158 0246     		mov	r2, r0
 1599 015a 0B46     		mov	r3, r1
 922:FML/Src/y_lora.c ****                               / (double) (4 * (lora->setting.LoRa.Datarate - ((lora->setting.LoRa.L
 1600              		.loc 1 922 32 discriminator 4 view .LVU364
 1601 015c 4046     		mov	r0, r8
 1602 015e 4946     		mov	r1, r9
 1603 0160 FFF7FEFF 		bl	__aeabi_ddiv
 1604              	.LVL177:
 1605 0164 41EC100B 		vmov	d0, r0, r1
 1606 0168 FFF7FEFF 		bl	ceil
 1607              	.LVL178:
 1608 016c 59EC108B 		vmov	r8, r9, d0
 924:FML/Src/y_lora.c ****             double nPayload = 8 + ((tmp > 0) ? tmp : 0);
 1609              		.loc 1 924 47 discriminator 4 view .LVU365
 1610 0170 94F87100 		ldrb	r0, [r4, #113]	@ zero_extendqisi2
 924:FML/Src/y_lora.c ****             double nPayload = 8 + ((tmp > 0) ? tmp : 0);
 1611              		.loc 1 924 26 discriminator 4 view .LVU366
 1612 0174 0430     		adds	r0, r0, #4
 1613 0176 FFF7FEFF 		bl	__aeabi_i2d
 1614              	.LVL179:
 1615 017a 0246     		mov	r2, r0
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 69


 1616 017c 0B46     		mov	r3, r1
 922:FML/Src/y_lora.c ****                               / (double) (4 * (lora->setting.LoRa.Datarate - ((lora->setting.LoRa.L
 1617              		.loc 1 922 20 discriminator 4 view .LVU367
 1618 017e 4046     		mov	r0, r8
 1619 0180 4946     		mov	r1, r9
 1620 0182 FFF7FEFF 		bl	__aeabi_dmul
 1621              	.LVL180:
 1622 0186 0446     		mov	r4, r0
 1623              	.LVL181:
 922:FML/Src/y_lora.c ****                               / (double) (4 * (lora->setting.LoRa.Datarate - ((lora->setting.LoRa.L
 1624              		.loc 1 922 20 discriminator 4 view .LVU368
 1625 0188 0D46     		mov	r5, r1
 1626              	.LVL182:
 925:FML/Src/y_lora.c ****             double tPayload = nPayload * ts;
 1627              		.loc 1 925 13 is_stmt 1 discriminator 4 view .LVU369
 925:FML/Src/y_lora.c ****             double tPayload = nPayload * ts;
 1628              		.loc 1 925 52 is_stmt 0 discriminator 4 view .LVU370
 1629 018a 0022     		movs	r2, #0
 1630 018c 0023     		movs	r3, #0
 1631 018e FFF7FEFF 		bl	__aeabi_dcmpgt
 1632              	.LVL183:
 1633 0192 98B3     		cbz	r0, .L150
 1634              	.LVL184:
 1635              	.L133:
 925:FML/Src/y_lora.c ****             double tPayload = nPayload * ts;
 1636              		.loc 1 925 20 discriminator 4 view .LVU371
 1637 0194 0022     		movs	r2, #0
 1638 0196 254B     		ldr	r3, .L151+36
 1639 0198 2046     		mov	r0, r4
 1640 019a 2946     		mov	r1, r5
 1641 019c FFF7FEFF 		bl	__aeabi_dadd
 1642              	.LVL185:
 1643 01a0 0246     		mov	r2, r0
 1644 01a2 0B46     		mov	r3, r1
 1645              	.LVL186:
 926:FML/Src/y_lora.c ****             // Time on air
 1646              		.loc 1 926 13 is_stmt 1 discriminator 4 view .LVU372
 926:FML/Src/y_lora.c ****             // Time on air
 1647              		.loc 1 926 20 is_stmt 0 discriminator 4 view .LVU373
 1648 01a4 3046     		mov	r0, r6
 1649 01a6 3946     		mov	r1, r7
 1650 01a8 FFF7FEFF 		bl	__aeabi_dmul
 1651              	.LVL187:
 926:FML/Src/y_lora.c ****             // Time on air
 1652              		.loc 1 926 20 discriminator 4 view .LVU374
 1653 01ac 0246     		mov	r2, r0
 1654 01ae 0B46     		mov	r3, r1
 1655              	.LVL188:
 928:FML/Src/y_lora.c ****             // return ms secs
 1656              		.loc 1 928 13 is_stmt 1 discriminator 4 view .LVU375
 928:FML/Src/y_lora.c ****             // return ms secs
 1657              		.loc 1 928 20 is_stmt 0 discriminator 4 view .LVU376
 1658 01b0 5046     		mov	r0, r10
 1659 01b2 5946     		mov	r1, fp
 1660 01b4 FFF7FEFF 		bl	__aeabi_dadd
 1661              	.LVL189:
 930:FML/Src/y_lora.c ****         } break;
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 70


 1662              		.loc 1 930 13 is_stmt 1 discriminator 4 view .LVU377
 930:FML/Src/y_lora.c ****         } break;
 1663              		.loc 1 930 44 is_stmt 0 discriminator 4 view .LVU378
 1664 01b8 0022     		movs	r2, #0
 1665 01ba 1D4B     		ldr	r3, .L151+40
 1666 01bc FFF7FEFF 		bl	__aeabi_dmul
 1667              	.LVL190:
 930:FML/Src/y_lora.c ****         } break;
 1668              		.loc 1 930 31 discriminator 4 view .LVU379
 1669 01c0 11A3     		adr	r3, .L151
 1670 01c2 D3E90023 		ldrd	r2, [r3]
 1671 01c6 FFF7FEFF 		bl	__aeabi_dadd
 1672              	.LVL191:
 1673 01ca 41EC100B 		vmov	d0, r0, r1
 1674 01ce FFF7FEFF 		bl	floor
 1675              	.LVL192:
 1676 01d2 51EC100B 		vmov	r0, r1, d0
 930:FML/Src/y_lora.c ****         } break;
 1677              		.loc 1 930 29 discriminator 4 view .LVU380
 1678 01d6 FFF7FEFF 		bl	__aeabi_d2uiz
 1679              	.LVL193:
 930:FML/Src/y_lora.c ****         } break;
 1680              		.loc 1 930 29 discriminator 4 view .LVU381
 1681              	.LBE5:
 931:FML/Src/y_lora.c ****     }
 1682              		.loc 1 931 11 is_stmt 1 discriminator 4 view .LVU382
 1683 01da 1CE7     		b	.L123
 1684              	.LVL194:
 1685              	.L149:
 1686              	.LBB6:
 906:FML/Src/y_lora.c ****                     break;
 1687              		.loc 1 906 24 is_stmt 0 view .LVU383
 1688 01dc 0CA7     		adr	r7, .L151+8
 1689 01de D7E90067 		ldrd	r6, [r7]
 1690 01e2 7DE7     		b	.L130
 1691              	.L139:
 909:FML/Src/y_lora.c ****                     break;
 1692              		.loc 1 909 24 view .LVU384
 1693 01e4 0CA7     		adr	r7, .L151+16
 1694 01e6 D7E90067 		ldrd	r6, [r7]
 1695 01ea 79E7     		b	.L130
 1696              	.L140:
 912:FML/Src/y_lora.c ****                     break;
 1697              		.loc 1 912 24 view .LVU385
 1698 01ec 0CA7     		adr	r7, .L151+24
 1699 01ee D7E90067 		ldrd	r6, [r7]
 1700 01f2 75E7     		b	.L130
 1701              	.LVL195:
 1702              	.L142:
 922:FML/Src/y_lora.c ****                               / (double) (4 * (lora->setting.LoRa.Datarate - ((lora->setting.LoRa.L
 1703              		.loc 1 922 154 view .LVU386
 1704 01f4 0023     		movs	r3, #0
 1705 01f6 A0E7     		b	.L131
 1706              	.L143:
 923:FML/Src/y_lora.c ****                          * (lora->setting.LoRa.Coderate + 4);
 1707              		.loc 1 923 128 view .LVU387
 1708 01f8 0023     		movs	r3, #0
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 71


 1709 01fa A9E7     		b	.L132
 1710              	.LVL196:
 1711              	.L150:
 925:FML/Src/y_lora.c ****             double tPayload = nPayload * ts;
 1712              		.loc 1 925 52 discriminator 4 view .LVU388
 1713 01fc 0024     		movs	r4, #0
 1714              	.LVL197:
 925:FML/Src/y_lora.c ****             double tPayload = nPayload * ts;
 1715              		.loc 1 925 52 discriminator 4 view .LVU389
 1716 01fe 0025     		movs	r5, #0
 1717 0200 C8E7     		b	.L133
 1718              	.LVL198:
 1719              	.L135:
 1720              	.LCFI35:
 1721              		.cfi_def_cfa_offset 0
 1722              		.cfi_restore 3
 1723              		.cfi_restore 4
 1724              		.cfi_restore 5
 1725              		.cfi_restore 6
 1726              		.cfi_restore 7
 1727              		.cfi_restore 8
 1728              		.cfi_restore 9
 1729              		.cfi_restore 10
 1730              		.cfi_restore 11
 1731              		.cfi_restore 14
 925:FML/Src/y_lora.c ****             double tPayload = nPayload * ts;
 1732              		.loc 1 925 52 discriminator 4 view .LVU390
 1733              	.LBE6:
 885:FML/Src/y_lora.c ****     }
 1734              		.loc 1 885 16 view .LVU391
 1735 0202 0020     		movs	r0, #0
 1736              	.LVL199:
 934:FML/Src/y_lora.c **** 
 1737              		.loc 1 934 1 view .LVU392
 1738 0204 7047     		bx	lr
 1739              	.L152:
 1740 0206 00BF     		.align	3
 1741              	.L151:
 1742 0208 2B8716D9 		.word	-652835029
 1743 020c CEF7EF3F 		.word	1072691150
 1744 0210 00000000 		.word	0
 1745 0214 8084FE40 		.word	1090421888
 1746 0218 00000000 		.word	0
 1747 021c 80840E41 		.word	1091470464
 1748 0220 00000000 		.word	0
 1749 0224 80841E41 		.word	1092519040
 1750 0228 0000F03F 		.word	1072693248
 1751 022c 00002040 		.word	1075838976
 1752 0230 00408F40 		.word	1083129856
 1753 0234 00001140 		.word	1074855936
 1754              		.cfi_endproc
 1755              	.LFE313:
 1757              		.section	.text.y_lora_get_wakeup_time,"ax",%progbits
 1758              		.align	1
 1759              		.global	y_lora_get_wakeup_time
 1760              		.syntax unified
 1761              		.thumb
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 72


 1762              		.thumb_func
 1764              	y_lora_get_wakeup_time:
 1765              	.LFB314:
 938:FML/Src/y_lora.c ****     return LORA_TCXO_WAKEUP_TIME + LORA_WAKEUP_TIME;
 1766              		.loc 1 938 35 is_stmt 1 view -0
 1767              		.cfi_startproc
 1768              		@ args = 0, pretend = 0, frame = 0
 1769              		@ frame_needed = 0, uses_anonymous_args = 0
 1770              		@ link register save eliminated.
 939:FML/Src/y_lora.c **** }
 1771              		.loc 1 939 5 view .LVU394
 940:FML/Src/y_lora.c **** 
 1772              		.loc 1 940 1 is_stmt 0 view .LVU395
 1773 0000 0120     		movs	r0, #1
 1774 0002 7047     		bx	lr
 1775              		.cfi_endproc
 1776              	.LFE314:
 1778              		.section	.text.y_lora_set_modem,"ax",%progbits
 1779              		.align	1
 1780              		.global	y_lora_set_modem
 1781              		.syntax unified
 1782              		.thumb
 1783              		.thumb_func
 1785              	y_lora_set_modem:
 1786              	.LVL200:
 1787              	.LFB315:
 945:FML/Src/y_lora.c **** 
 1788              		.loc 1 945 58 is_stmt 1 view -0
 1789              		.cfi_startproc
 1790              		@ args = 0, pretend = 0, frame = 0
 1791              		@ frame_needed = 0, uses_anonymous_args = 0
 948:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 1792              		.loc 1 948 5 view .LVU397
 948:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 1793              		.loc 1 948 8 is_stmt 0 view .LVU398
 1794 0000 0028     		cmp	r0, #0
 1795 0002 4AD0     		beq	.L160
 945:FML/Src/y_lora.c **** 
 1796              		.loc 1 945 58 view .LVU399
 1797 0004 38B5     		push	{r3, r4, r5, lr}
 1798              	.LCFI36:
 1799              		.cfi_def_cfa_offset 16
 1800              		.cfi_offset 3, -16
 1801              		.cfi_offset 4, -12
 1802              		.cfi_offset 5, -8
 1803              		.cfi_offset 14, -4
 1804 0006 0D46     		mov	r5, r1
 1805 0008 0446     		mov	r4, r0
 953:FML/Src/y_lora.c ****         lora->setting.Modem = MODEM_LORA;
 1806              		.loc 1 953 5 is_stmt 1 view .LVU400
 953:FML/Src/y_lora.c ****         lora->setting.Modem = MODEM_LORA;
 1807              		.loc 1 953 10 is_stmt 0 view .LVU401
 1808 000a 0121     		movs	r1, #1
 1809              	.LVL201:
 953:FML/Src/y_lora.c ****         lora->setting.Modem = MODEM_LORA;
 1810              		.loc 1 953 10 view .LVU402
 1811 000c FFF7FEFF 		bl	y_lora_read
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 73


 1812              	.LVL202:
 953:FML/Src/y_lora.c ****         lora->setting.Modem = MODEM_LORA;
 1813              		.loc 1 953 8 view .LVU403
 1814 0010 10F0800F 		tst	r0, #128
 1815 0014 23D1     		bne	.L163
 956:FML/Src/y_lora.c ****     }
 1816              		.loc 1 956 9 is_stmt 1 view .LVU404
 956:FML/Src/y_lora.c ****     }
 1817              		.loc 1 956 29 is_stmt 0 view .LVU405
 1818 0016 0023     		movs	r3, #0
 1819 0018 84F82830 		strb	r3, [r4, #40]
 1820              	.L157:
 959:FML/Src/y_lora.c ****         return;
 1821              		.loc 1 959 5 is_stmt 1 view .LVU406
 959:FML/Src/y_lora.c ****         return;
 1822              		.loc 1 959 22 is_stmt 0 view .LVU407
 1823 001c 94F82830 		ldrb	r3, [r4, #40]	@ zero_extendqisi2
 959:FML/Src/y_lora.c ****         return;
 1824              		.loc 1 959 8 view .LVU408
 1825 0020 AB42     		cmp	r3, r5
 1826 0022 1BD0     		beq	.L154
 963:FML/Src/y_lora.c ****     switch (lora->setting.Modem) {
 1827              		.loc 1 963 5 is_stmt 1 view .LVU409
 963:FML/Src/y_lora.c ****     switch (lora->setting.Modem) {
 1828              		.loc 1 963 25 is_stmt 0 view .LVU410
 1829 0024 84F82850 		strb	r5, [r4, #40]
 964:FML/Src/y_lora.c ****         default:
 1830              		.loc 1 964 5 is_stmt 1 view .LVU411
 1831 0028 012D     		cmp	r5, #1
 1832 002a 1CD0     		beq	.L158
 967:FML/Src/y_lora.c ****             y_lora_write(lora, REG_OPMODE, (y_lora_read(lora, REG_OPMODE) & RFLR_OPMODE_LONGRANGEMO
 1833              		.loc 1 967 13 view .LVU412
 1834 002c 0021     		movs	r1, #0
 1835 002e 2046     		mov	r0, r4
 1836 0030 FFF7FEFF 		bl	_y_lora_set_op_mode
 1837              	.LVL203:
 968:FML/Src/y_lora.c ****             y_lora_write(lora, REG_DIOMAPPING1, 0x00);
 1838              		.loc 1 968 13 view .LVU413
 968:FML/Src/y_lora.c ****             y_lora_write(lora, REG_DIOMAPPING1, 0x00);
 1839              		.loc 1 968 45 is_stmt 0 view .LVU414
 1840 0034 0121     		movs	r1, #1
 1841 0036 2046     		mov	r0, r4
 1842 0038 FFF7FEFF 		bl	y_lora_read
 1843              	.LVL204:
 968:FML/Src/y_lora.c ****             y_lora_write(lora, REG_DIOMAPPING1, 0x00);
 1844              		.loc 1 968 13 view .LVU415
 1845 003c 00F07F02 		and	r2, r0, #127
 1846 0040 0121     		movs	r1, #1
 1847 0042 2046     		mov	r0, r4
 1848 0044 FFF7FEFF 		bl	y_lora_write
 1849              	.LVL205:
 969:FML/Src/y_lora.c ****             y_lora_write(lora, REG_DIOMAPPING2, 0x30);  // DIO5=ModeReady
 1850              		.loc 1 969 13 is_stmt 1 view .LVU416
 1851 0048 0022     		movs	r2, #0
 1852 004a 4021     		movs	r1, #64
 1853 004c 2046     		mov	r0, r4
 1854 004e FFF7FEFF 		bl	y_lora_write
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 74


 1855              	.LVL206:
 970:FML/Src/y_lora.c ****             break;
 1856              		.loc 1 970 13 view .LVU417
 1857 0052 3022     		movs	r2, #48
 1858 0054 4121     		movs	r1, #65
 1859 0056 2046     		mov	r0, r4
 1860 0058 FFF7FEFF 		bl	y_lora_write
 1861              	.LVL207:
 971:FML/Src/y_lora.c ****         case MODEM_LORA:
 1862              		.loc 1 971 13 view .LVU418
 1863              	.L154:
 979:FML/Src/y_lora.c **** 
 1864              		.loc 1 979 1 is_stmt 0 view .LVU419
 1865 005c 38BD     		pop	{r3, r4, r5, pc}
 1866              	.LVL208:
 1867              	.L163:
 954:FML/Src/y_lora.c ****     } else {
 1868              		.loc 1 954 9 is_stmt 1 view .LVU420
 954:FML/Src/y_lora.c ****     } else {
 1869              		.loc 1 954 29 is_stmt 0 view .LVU421
 1870 005e 0123     		movs	r3, #1
 1871 0060 84F82830 		strb	r3, [r4, #40]
 1872 0064 DAE7     		b	.L157
 1873              	.L158:
 973:FML/Src/y_lora.c ****             y_lora_write(lora, REG_OPMODE, (y_lora_read(lora, REG_OPMODE) & RFLR_OPMODE_LONGRANGEMO
 1874              		.loc 1 973 13 is_stmt 1 view .LVU422
 1875 0066 0021     		movs	r1, #0
 1876 0068 2046     		mov	r0, r4
 1877 006a FFF7FEFF 		bl	_y_lora_set_op_mode
 1878              	.LVL209:
 974:FML/Src/y_lora.c ****             y_lora_write(lora, REG_DIOMAPPING1, 0x00);
 1879              		.loc 1 974 13 view .LVU423
 974:FML/Src/y_lora.c ****             y_lora_write(lora, REG_DIOMAPPING1, 0x00);
 1880              		.loc 1 974 45 is_stmt 0 view .LVU424
 1881 006e 0121     		movs	r1, #1
 1882 0070 2046     		mov	r0, r4
 1883 0072 FFF7FEFF 		bl	y_lora_read
 1884              	.LVL210:
 974:FML/Src/y_lora.c ****             y_lora_write(lora, REG_DIOMAPPING1, 0x00);
 1885              		.loc 1 974 13 view .LVU425
 1886 0076 60F07F02 		orn	r2, r0, #127
 1887 007a D2B2     		uxtb	r2, r2
 1888 007c 0121     		movs	r1, #1
 1889 007e 2046     		mov	r0, r4
 1890 0080 FFF7FEFF 		bl	y_lora_write
 1891              	.LVL211:
 975:FML/Src/y_lora.c ****             y_lora_write(lora, REG_DIOMAPPING2, 0x00);
 1892              		.loc 1 975 13 is_stmt 1 view .LVU426
 1893 0084 0022     		movs	r2, #0
 1894 0086 4021     		movs	r1, #64
 1895 0088 2046     		mov	r0, r4
 1896 008a FFF7FEFF 		bl	y_lora_write
 1897              	.LVL212:
 976:FML/Src/y_lora.c ****             break;
 1898              		.loc 1 976 13 view .LVU427
 1899 008e 0022     		movs	r2, #0
 1900 0090 4121     		movs	r1, #65
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 75


 1901 0092 2046     		mov	r0, r4
 1902 0094 FFF7FEFF 		bl	y_lora_write
 1903              	.LVL213:
 977:FML/Src/y_lora.c ****     }
 1904              		.loc 1 977 13 view .LVU428
 1905 0098 E0E7     		b	.L154
 1906              	.LVL214:
 1907              	.L160:
 1908              	.LCFI37:
 1909              		.cfi_def_cfa_offset 0
 1910              		.cfi_restore 3
 1911              		.cfi_restore 4
 1912              		.cfi_restore 5
 1913              		.cfi_restore 14
 977:FML/Src/y_lora.c ****     }
 1914              		.loc 1 977 13 is_stmt 0 view .LVU429
 1915 009a 7047     		bx	lr
 1916              		.cfi_endproc
 1917              	.LFE315:
 1919              		.section	.text.y_lora_set_channel,"ax",%progbits
 1920              		.align	1
 1921              		.global	y_lora_set_channel
 1922              		.syntax unified
 1923              		.thumb
 1924              		.thumb_func
 1926              	y_lora_set_channel:
 1927              	.LVL215:
 1928              	.LFB316:
 984:FML/Src/y_lora.c **** 
 1929              		.loc 1 984 55 is_stmt 1 view -0
 1930              		.cfi_startproc
 1931              		@ args = 0, pretend = 0, frame = 0
 1932              		@ frame_needed = 0, uses_anonymous_args = 0
 987:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 1933              		.loc 1 987 5 view .LVU431
 987:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 1934              		.loc 1 987 8 is_stmt 0 view .LVU432
 1935 0000 F8B1     		cbz	r0, .L167
 984:FML/Src/y_lora.c **** 
 1936              		.loc 1 984 55 view .LVU433
 1937 0002 38B5     		push	{r3, r4, r5, lr}
 1938              	.LCFI38:
 1939              		.cfi_def_cfa_offset 16
 1940              		.cfi_offset 3, -16
 1941              		.cfi_offset 4, -12
 1942              		.cfi_offset 5, -8
 1943              		.cfi_offset 14, -4
 1944 0004 0546     		mov	r5, r0
 992:FML/Src/y_lora.c ****     freq                  = (uint32_t) ((double) freq / (double) LORA_FREQ_STEP);
 1945              		.loc 1 992 5 is_stmt 1 view .LVU434
 992:FML/Src/y_lora.c ****     freq                  = (uint32_t) ((double) freq / (double) LORA_FREQ_STEP);
 1946              		.loc 1 992 27 is_stmt 0 view .LVU435
 1947 0006 C162     		str	r1, [r0, #44]
 993:FML/Src/y_lora.c ****     y_lora_write(lora, REG_FRFMSB, (uint8_t) ((freq >> 16) & 0xFF));
 1948              		.loc 1 993 5 is_stmt 1 view .LVU436
 993:FML/Src/y_lora.c ****     y_lora_write(lora, REG_FRFMSB, (uint8_t) ((freq >> 16) & 0xFF));
 1949              		.loc 1 993 41 is_stmt 0 view .LVU437
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 76


 1950 0008 0846     		mov	r0, r1
 1951              	.LVL216:
 993:FML/Src/y_lora.c ****     y_lora_write(lora, REG_FRFMSB, (uint8_t) ((freq >> 16) & 0xFF));
 1952              		.loc 1 993 41 view .LVU438
 1953 000a FFF7FEFF 		bl	__aeabi_ui2d
 1954              	.LVL217:
 993:FML/Src/y_lora.c ****     y_lora_write(lora, REG_FRFMSB, (uint8_t) ((freq >> 16) & 0xFF));
 1955              		.loc 1 993 55 view .LVU439
 1956 000e 0EA3     		adr	r3, .L170
 1957 0010 D3E90023 		ldrd	r2, [r3]
 1958 0014 FFF7FEFF 		bl	__aeabi_ddiv
 1959              	.LVL218:
 993:FML/Src/y_lora.c ****     y_lora_write(lora, REG_FRFMSB, (uint8_t) ((freq >> 16) & 0xFF));
 1960              		.loc 1 993 27 view .LVU440
 1961 0018 FFF7FEFF 		bl	__aeabi_d2uiz
 1962              	.LVL219:
 1963 001c 0446     		mov	r4, r0
 1964              	.LVL220:
 994:FML/Src/y_lora.c ****     y_lora_write(lora, REG_FRFMID, (uint8_t) ((freq >> 8) & 0xFF));
 1965              		.loc 1 994 5 is_stmt 1 view .LVU441
 1966 001e C0F30742 		ubfx	r2, r0, #16, #8
 1967 0022 0621     		movs	r1, #6
 1968 0024 2846     		mov	r0, r5
 1969              	.LVL221:
 994:FML/Src/y_lora.c ****     y_lora_write(lora, REG_FRFMID, (uint8_t) ((freq >> 8) & 0xFF));
 1970              		.loc 1 994 5 is_stmt 0 view .LVU442
 1971 0026 FFF7FEFF 		bl	y_lora_write
 1972              	.LVL222:
 995:FML/Src/y_lora.c ****     y_lora_write(lora, REG_FRFLSB, (uint8_t) (freq & 0xFF));
 1973              		.loc 1 995 5 is_stmt 1 view .LVU443
 1974 002a C4F30722 		ubfx	r2, r4, #8, #8
 1975 002e 0721     		movs	r1, #7
 1976 0030 2846     		mov	r0, r5
 1977 0032 FFF7FEFF 		bl	y_lora_write
 1978              	.LVL223:
 996:FML/Src/y_lora.c **** }
 1979              		.loc 1 996 5 view .LVU444
 1980 0036 E2B2     		uxtb	r2, r4
 1981 0038 0821     		movs	r1, #8
 1982 003a 2846     		mov	r0, r5
 1983 003c FFF7FEFF 		bl	y_lora_write
 1984              	.LVL224:
 997:FML/Src/y_lora.c **** 
 1985              		.loc 1 997 1 is_stmt 0 view .LVU445
 1986 0040 38BD     		pop	{r3, r4, r5, pc}
 1987              	.LVL225:
 1988              	.L167:
 1989              	.LCFI39:
 1990              		.cfi_def_cfa_offset 0
 1991              		.cfi_restore 3
 1992              		.cfi_restore 4
 1993              		.cfi_restore 5
 1994              		.cfi_restore 14
 997:FML/Src/y_lora.c **** 
 1995              		.loc 1 997 1 view .LVU446
 1996 0042 7047     		bx	lr
 1997              	.L171:
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 77


 1998 0044 AFF30080 		.align	3
 1999              	.L170:
 2000 0048 00000000 		.word	0
 2001 004c 80844E40 		.word	1078887552
 2002              		.cfi_endproc
 2003              	.LFE316:
 2005              		.section	.text._y_lora_rx_chain_calibration,"ax",%progbits
 2006              		.align	1
 2007              		.syntax unified
 2008              		.thumb
 2009              		.thumb_func
 2011              	_y_lora_rx_chain_calibration:
 2012              	.LVL226:
 2013              	.LFB291:
 189:FML/Src/y_lora.c **** 
 2014              		.loc 1 189 57 is_stmt 1 view -0
 2015              		.cfi_startproc
 2016              		@ args = 0, pretend = 0, frame = 0
 2017              		@ frame_needed = 0, uses_anonymous_args = 0
 192:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 2018              		.loc 1 192 5 view .LVU448
 192:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 2019              		.loc 1 192 8 is_stmt 0 view .LVU449
 2020 0000 0028     		cmp	r0, #0
 2021 0002 56D0     		beq	.L177
 189:FML/Src/y_lora.c **** 
 2022              		.loc 1 189 57 view .LVU450
 2023 0004 70B5     		push	{r4, r5, r6, lr}
 2024              	.LCFI40:
 2025              		.cfi_def_cfa_offset 16
 2026              		.cfi_offset 4, -16
 2027              		.cfi_offset 5, -12
 2028              		.cfi_offset 6, -8
 2029              		.cfi_offset 14, -4
 2030 0006 0446     		mov	r4, r0
 198:FML/Src/y_lora.c ****     uint32_t initialFreq =
 2031              		.loc 1 198 5 is_stmt 1 view .LVU451
 198:FML/Src/y_lora.c ****     uint32_t initialFreq =
 2032              		.loc 1 198 35 is_stmt 0 view .LVU452
 2033 0008 0921     		movs	r1, #9
 2034 000a FFF7FEFF 		bl	y_lora_read
 2035              	.LVL227:
 198:FML/Src/y_lora.c ****     uint32_t initialFreq =
 2036              		.loc 1 198 35 view .LVU453
 2037 000e 0646     		mov	r6, r0
 2038              	.LVL228:
 199:FML/Src/y_lora.c ****             (uint32_t) ((double) (((uint32_t) y_lora_read(lora, REG_FRFMSB) << 16) | ((uint32_t) y_
 2039              		.loc 1 199 5 is_stmt 1 view .LVU454
 200:FML/Src/y_lora.c ****                         * (double) LORA_FREQ_STEP);
 2040              		.loc 1 200 47 is_stmt 0 view .LVU455
 2041 0010 0621     		movs	r1, #6
 2042 0012 2046     		mov	r0, r4
 2043 0014 FFF7FEFF 		bl	y_lora_read
 2044              	.LVL229:
 200:FML/Src/y_lora.c ****                         * (double) LORA_FREQ_STEP);
 2045              		.loc 1 200 77 view .LVU456
 2046 0018 0504     		lsls	r5, r0, #16
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 78


 200:FML/Src/y_lora.c ****                         * (double) LORA_FREQ_STEP);
 2047              		.loc 1 200 98 view .LVU457
 2048 001a 0721     		movs	r1, #7
 2049 001c 2046     		mov	r0, r4
 2050 001e FFF7FEFF 		bl	y_lora_read
 2051              	.LVL230:
 200:FML/Src/y_lora.c ****                         * (double) LORA_FREQ_STEP);
 2052              		.loc 1 200 84 view .LVU458
 2053 0022 45EA0025 		orr	r5, r5, r0, lsl #8
 200:FML/Src/y_lora.c ****                         * (double) LORA_FREQ_STEP);
 2054              		.loc 1 200 148 view .LVU459
 2055 0026 0821     		movs	r1, #8
 2056 0028 2046     		mov	r0, r4
 2057 002a FFF7FEFF 		bl	y_lora_read
 2058              	.LVL231:
 200:FML/Src/y_lora.c ****                         * (double) LORA_FREQ_STEP);
 2059              		.loc 1 200 25 view .LVU460
 2060 002e 2843     		orrs	r0, r0, r5
 2061 0030 FFF7FEFF 		bl	__aeabi_ui2d
 2062              	.LVL232:
 201:FML/Src/y_lora.c **** 
 2063              		.loc 1 201 25 view .LVU461
 2064 0034 21A3     		adr	r3, .L180+4
 2065 0036 D3E90023 		ldrd	r2, [r3]
 2066 003a FFF7FEFF 		bl	__aeabi_dmul
 2067              	.LVL233:
 199:FML/Src/y_lora.c ****             (uint32_t) ((double) (((uint32_t) y_lora_read(lora, REG_FRFMSB) << 16) | ((uint32_t) y_
 2068              		.loc 1 199 14 view .LVU462
 2069 003e FFF7FEFF 		bl	__aeabi_d2uiz
 2070              	.LVL234:
 2071 0042 0546     		mov	r5, r0
 2072              	.LVL235:
 204:FML/Src/y_lora.c **** 
 2073              		.loc 1 204 5 is_stmt 1 view .LVU463
 2074 0044 0022     		movs	r2, #0
 2075 0046 0921     		movs	r1, #9
 2076 0048 2046     		mov	r0, r4
 2077              	.LVL236:
 204:FML/Src/y_lora.c **** 
 2078              		.loc 1 204 5 is_stmt 0 view .LVU464
 2079 004a FFF7FEFF 		bl	y_lora_write
 2080              	.LVL237:
 207:FML/Src/y_lora.c ****     while ((y_lora_read(lora, REG_IMAGECAL) & RF_IMAGECAL_IMAGECAL_RUNNING) == RF_IMAGECAL_IMAGECAL
 2081              		.loc 1 207 5 is_stmt 1 view .LVU465
 207:FML/Src/y_lora.c ****     while ((y_lora_read(lora, REG_IMAGECAL) & RF_IMAGECAL_IMAGECAL_RUNNING) == RF_IMAGECAL_IMAGECAL
 2082              		.loc 1 207 39 is_stmt 0 view .LVU466
 2083 004e 3B21     		movs	r1, #59
 2084 0050 2046     		mov	r0, r4
 2085 0052 FFF7FEFF 		bl	y_lora_read
 2086              	.LVL238:
 207:FML/Src/y_lora.c ****     while ((y_lora_read(lora, REG_IMAGECAL) & RF_IMAGECAL_IMAGECAL_RUNNING) == RF_IMAGECAL_IMAGECAL
 2087              		.loc 1 207 5 view .LVU467
 2088 0056 40F04002 		orr	r2, r0, #64
 2089 005a D2B2     		uxtb	r2, r2
 2090 005c 3B21     		movs	r1, #59
 2091 005e 2046     		mov	r0, r4
 2092 0060 FFF7FEFF 		bl	y_lora_write
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 79


 2093              	.LVL239:
 208:FML/Src/y_lora.c **** 
 2094              		.loc 1 208 5 is_stmt 1 view .LVU468
 2095              	.L174:
 208:FML/Src/y_lora.c **** 
 2096              		.loc 1 208 111 discriminator 1 view .LVU469
 208:FML/Src/y_lora.c **** 
 2097              		.loc 1 208 77 discriminator 1 view .LVU470
 208:FML/Src/y_lora.c **** 
 2098              		.loc 1 208 13 is_stmt 0 discriminator 1 view .LVU471
 2099 0064 3B21     		movs	r1, #59
 2100 0066 2046     		mov	r0, r4
 2101 0068 FFF7FEFF 		bl	y_lora_read
 2102              	.LVL240:
 208:FML/Src/y_lora.c **** 
 2103              		.loc 1 208 77 discriminator 1 view .LVU472
 2104 006c 10F0200F 		tst	r0, #32
 2105 0070 F8D1     		bne	.L174
 211:FML/Src/y_lora.c **** 
 2106              		.loc 1 211 5 is_stmt 1 view .LVU473
 2107 0072 1149     		ldr	r1, .L180
 2108 0074 2046     		mov	r0, r4
 2109 0076 FFF7FEFF 		bl	y_lora_set_channel
 2110              	.LVL241:
 214:FML/Src/y_lora.c ****     while ((y_lora_read(lora, REG_IMAGECAL) & RF_IMAGECAL_IMAGECAL_RUNNING) == RF_IMAGECAL_IMAGECAL
 2111              		.loc 1 214 5 view .LVU474
 214:FML/Src/y_lora.c ****     while ((y_lora_read(lora, REG_IMAGECAL) & RF_IMAGECAL_IMAGECAL_RUNNING) == RF_IMAGECAL_IMAGECAL
 2112              		.loc 1 214 39 is_stmt 0 view .LVU475
 2113 007a 3B21     		movs	r1, #59
 2114 007c 2046     		mov	r0, r4
 2115 007e FFF7FEFF 		bl	y_lora_read
 2116              	.LVL242:
 214:FML/Src/y_lora.c ****     while ((y_lora_read(lora, REG_IMAGECAL) & RF_IMAGECAL_IMAGECAL_RUNNING) == RF_IMAGECAL_IMAGECAL
 2117              		.loc 1 214 5 view .LVU476
 2118 0082 40F04002 		orr	r2, r0, #64
 2119 0086 D2B2     		uxtb	r2, r2
 2120 0088 3B21     		movs	r1, #59
 2121 008a 2046     		mov	r0, r4
 2122 008c FFF7FEFF 		bl	y_lora_write
 2123              	.LVL243:
 215:FML/Src/y_lora.c **** 
 2124              		.loc 1 215 5 is_stmt 1 view .LVU477
 2125              	.L175:
 215:FML/Src/y_lora.c **** 
 2126              		.loc 1 215 111 discriminator 1 view .LVU478
 215:FML/Src/y_lora.c **** 
 2127              		.loc 1 215 77 discriminator 1 view .LVU479
 215:FML/Src/y_lora.c **** 
 2128              		.loc 1 215 13 is_stmt 0 discriminator 1 view .LVU480
 2129 0090 3B21     		movs	r1, #59
 2130 0092 2046     		mov	r0, r4
 2131 0094 FFF7FEFF 		bl	y_lora_read
 2132              	.LVL244:
 215:FML/Src/y_lora.c **** 
 2133              		.loc 1 215 77 discriminator 1 view .LVU481
 2134 0098 10F0200F 		tst	r0, #32
 2135 009c F8D1     		bne	.L175
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 80


 218:FML/Src/y_lora.c ****     y_lora_set_channel(lora, initialFreq);
 2136              		.loc 1 218 5 is_stmt 1 view .LVU482
 2137 009e 3246     		mov	r2, r6
 2138 00a0 0921     		movs	r1, #9
 2139 00a2 2046     		mov	r0, r4
 2140 00a4 FFF7FEFF 		bl	y_lora_write
 2141              	.LVL245:
 219:FML/Src/y_lora.c **** }
 2142              		.loc 1 219 5 view .LVU483
 2143 00a8 2946     		mov	r1, r5
 2144 00aa 2046     		mov	r0, r4
 2145 00ac FFF7FEFF 		bl	y_lora_set_channel
 2146              	.LVL246:
 220:FML/Src/y_lora.c **** 
 2147              		.loc 1 220 1 is_stmt 0 view .LVU484
 2148 00b0 70BD     		pop	{r4, r5, r6, pc}
 2149              	.LVL247:
 2150              	.L177:
 2151              	.LCFI41:
 2152              		.cfi_def_cfa_offset 0
 2153              		.cfi_restore 4
 2154              		.cfi_restore 5
 2155              		.cfi_restore 6
 2156              		.cfi_restore 14
 220:FML/Src/y_lora.c **** 
 2157              		.loc 1 220 1 view .LVU485
 2158 00b2 7047     		bx	lr
 2159              	.L181:
 2160 00b4 AFF30080 		.align	3
 2161              	.L180:
 2162 00b8 00A1BC33 		.word	868000000
 2163 00bc 00000000 		.word	0
 2164 00c0 80844E40 		.word	1078887552
 2165              		.cfi_endproc
 2166              	.LFE291:
 2168              		.section	.text.y_lora_create,"ax",%progbits
 2169              		.align	1
 2170              		.global	y_lora_create
 2171              		.syntax unified
 2172              		.thumb
 2173              		.thumb_func
 2175              	y_lora_create:
 2176              	.LVL248:
 2177              	.LFB301:
 495:FML/Src/y_lora.c **** 
 2178              		.loc 1 495 68 is_stmt 1 view -0
 2179              		.cfi_startproc
 2180              		@ args = 0, pretend = 0, frame = 0
 2181              		@ frame_needed = 0, uses_anonymous_args = 0
 495:FML/Src/y_lora.c **** 
 2182              		.loc 1 495 68 is_stmt 0 view .LVU487
 2183 0000 70B5     		push	{r4, r5, r6, lr}
 2184              	.LCFI42:
 2185              		.cfi_def_cfa_offset 16
 2186              		.cfi_offset 4, -16
 2187              		.cfi_offset 5, -12
 2188              		.cfi_offset 6, -8
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 81


 2189              		.cfi_offset 14, -4
 498:FML/Src/y_lora.c ****         //YLOGE("LORA_EVENT_CB_st is NULL or  LORA_PORT_CB_st is NULL, lora_init fail");
 2190              		.loc 1 498 5 is_stmt 1 view .LVU488
 498:FML/Src/y_lora.c ****         //YLOGE("LORA_EVENT_CB_st is NULL or  LORA_PORT_CB_st is NULL, lora_init fail");
 2191              		.loc 1 498 8 is_stmt 0 view .LVU489
 2192 0002 0446     		mov	r4, r0
 2193 0004 0028     		cmp	r0, #0
 2194 0006 46D0     		beq	.L186
 2195 0008 0E46     		mov	r6, r1
 498:FML/Src/y_lora.c ****         //YLOGE("LORA_EVENT_CB_st is NULL or  LORA_PORT_CB_st is NULL, lora_init fail");
 2196              		.loc 1 498 23 discriminator 1 view .LVU490
 2197 000a 0029     		cmp	r1, #0
 2198 000c 45D0     		beq	.L187
 504:FML/Src/y_lora.c ****     if (lora == NULL) {
 2199              		.loc 1 504 5 is_stmt 1 view .LVU491
 504:FML/Src/y_lora.c ****     if (lora == NULL) {
 2200              		.loc 1 504 33 is_stmt 0 view .LVU492
 2201 000e 4FF4C870 		mov	r0, #400
 2202              	.LVL249:
 504:FML/Src/y_lora.c ****     if (lora == NULL) {
 2203              		.loc 1 504 33 view .LVU493
 2204 0012 FFF7FEFF 		bl	malloc
 2205              	.LVL250:
 505:FML/Src/y_lora.c ****         //YLOGE("malloc LORA_st error");
 2206              		.loc 1 505 5 is_stmt 1 view .LVU494
 505:FML/Src/y_lora.c ****         //YLOGE("malloc LORA_st error");
 2207              		.loc 1 505 8 is_stmt 0 view .LVU495
 2208 0016 0546     		mov	r5, r0
 2209 0018 0028     		cmp	r0, #0
 2210 001a 3AD0     		beq	.L182
 509:FML/Src/y_lora.c ****     }
 2211              		.loc 1 509 9 is_stmt 1 view .LVU496
 2212 001c 4FF4C872 		mov	r2, #400
 2213 0020 0021     		movs	r1, #0
 2214 0022 FFF7FEFF 		bl	memset
 2215              	.LVL251:
 513:FML/Src/y_lora.c ****     memcpy(&lora->port, port, sizeof(RadioPortCb_t));
 2216              		.loc 1 513 5 view .LVU497
 2217 0026 2168     		ldr	r1, [r4]	@ unaligned
 2218 0028 6268     		ldr	r2, [r4, #4]	@ unaligned
 2219 002a A368     		ldr	r3, [r4, #8]	@ unaligned
 2220 002c E068     		ldr	r0, [r4, #12]	@ unaligned
 2221 002e 2960     		str	r1, [r5]	@ unaligned
 2222 0030 6A60     		str	r2, [r5, #4]	@ unaligned
 2223 0032 AB60     		str	r3, [r5, #8]	@ unaligned
 2224 0034 E860     		str	r0, [r5, #12]	@ unaligned
 2225 0036 2169     		ldr	r1, [r4, #16]	@ unaligned
 2226 0038 6269     		ldr	r2, [r4, #20]	@ unaligned
 2227 003a A369     		ldr	r3, [r4, #24]	@ unaligned
 2228 003c 2961     		str	r1, [r5, #16]	@ unaligned
 2229 003e 6A61     		str	r2, [r5, #20]	@ unaligned
 2230 0040 AB61     		str	r3, [r5, #24]	@ unaligned
 514:FML/Src/y_lora.c **** 
 2231              		.loc 1 514 5 view .LVU498
 2232 0042 3168     		ldr	r1, [r6]	@ unaligned
 2233 0044 7268     		ldr	r2, [r6, #4]	@ unaligned
 2234 0046 B368     		ldr	r3, [r6, #8]	@ unaligned
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 82


 2235 0048 E961     		str	r1, [r5, #28]	@ unaligned
 2236 004a 2A62     		str	r2, [r5, #32]	@ unaligned
 2237 004c 6B62     		str	r3, [r5, #36]	@ unaligned
 527:FML/Src/y_lora.c ****     _y_lora_rx_chain_calibration(lora);          // ÈáçÂêØÈìæ
 2238              		.loc 1 527 5 view .LVU499
 527:FML/Src/y_lora.c ****     _y_lora_rx_chain_calibration(lora);          // ÈáçÂêØÈìæ
 2239              		.loc 1 527 15 is_stmt 0 view .LVU500
 2240 004e 6B6A     		ldr	r3, [r5, #36]
 527:FML/Src/y_lora.c ****     _y_lora_rx_chain_calibration(lora);          // ÈáçÂêØÈìæ
 2241              		.loc 1 527 5 view .LVU501
 2242 0050 9847     		blx	r3
 2243              	.LVL252:
 528:FML/Src/y_lora.c ****     _y_lora_set_op_mode(lora, RF_OPMODE_SLEEP);  // ËÆæÁΩÆ‰ºëÁú†Ê®°Âºè
 2244              		.loc 1 528 5 is_stmt 1 view .LVU502
 2245 0052 2846     		mov	r0, r5
 2246 0054 FFF7FEFF 		bl	_y_lora_rx_chain_calibration
 2247              	.LVL253:
 529:FML/Src/y_lora.c **** 
 2248              		.loc 1 529 5 view .LVU503
 2249 0058 0021     		movs	r1, #0
 2250 005a 2846     		mov	r0, r5
 2251 005c FFF7FEFF 		bl	_y_lora_set_op_mode
 2252              	.LVL254:
 531:FML/Src/y_lora.c ****         y_lora_set_modem(lora, RadioRegsInit[i].Modem);
 2253              		.loc 1 531 5 view .LVU504
 2254              	.LBB7:
 531:FML/Src/y_lora.c ****         y_lora_set_modem(lora, RadioRegsInit[i].Modem);
 2255              		.loc 1 531 10 view .LVU505
 531:FML/Src/y_lora.c ****         y_lora_set_modem(lora, RadioRegsInit[i].Modem);
 2256              		.loc 1 531 19 is_stmt 0 view .LVU506
 2257 0060 0024     		movs	r4, #0
 2258              	.LVL255:
 531:FML/Src/y_lora.c ****         y_lora_set_modem(lora, RadioRegsInit[i].Modem);
 2259              		.loc 1 531 5 view .LVU507
 2260 0062 0DE0     		b	.L184
 2261              	.LVL256:
 2262              	.L185:
 532:FML/Src/y_lora.c ****         y_lora_write(lora, RadioRegsInit[i].Addr, RadioRegsInit[i].Value);
 2263              		.loc 1 532 9 is_stmt 1 discriminator 3 view .LVU508
 532:FML/Src/y_lora.c ****         y_lora_write(lora, RadioRegsInit[i].Addr, RadioRegsInit[i].Value);
 2264              		.loc 1 532 48 is_stmt 0 discriminator 3 view .LVU509
 2265 0064 0E4A     		ldr	r2, .L189
 2266 0066 04EB4403 		add	r3, r4, r4, lsl #1
 2267 006a D618     		adds	r6, r2, r3
 532:FML/Src/y_lora.c ****         y_lora_write(lora, RadioRegsInit[i].Addr, RadioRegsInit[i].Value);
 2268              		.loc 1 532 9 discriminator 3 view .LVU510
 2269 006c D15C     		ldrb	r1, [r2, r3]	@ zero_extendqisi2
 2270 006e 2846     		mov	r0, r5
 2271 0070 FFF7FEFF 		bl	y_lora_set_modem
 2272              	.LVL257:
 533:FML/Src/y_lora.c ****     }
 2273              		.loc 1 533 9 is_stmt 1 discriminator 3 view .LVU511
 2274 0074 B278     		ldrb	r2, [r6, #2]	@ zero_extendqisi2
 2275 0076 7178     		ldrb	r1, [r6, #1]	@ zero_extendqisi2
 2276 0078 2846     		mov	r0, r5
 2277 007a FFF7FEFF 		bl	y_lora_write
 2278              	.LVL258:
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 83


 531:FML/Src/y_lora.c ****         y_lora_set_modem(lora, RadioRegsInit[i].Modem);
 2279              		.loc 1 531 81 discriminator 3 view .LVU512
 2280 007e 0134     		adds	r4, r4, #1
 2281              	.LVL259:
 2282              	.L184:
 531:FML/Src/y_lora.c ****         y_lora_set_modem(lora, RadioRegsInit[i].Modem);
 2283              		.loc 1 531 28 discriminator 1 view .LVU513
 2284 0080 0F2C     		cmp	r4, #15
 2285 0082 EFD9     		bls	.L185
 2286              	.LBE7:
 536:FML/Src/y_lora.c ****     lora->setting.State = RF_IDLE;
 2287              		.loc 1 536 5 view .LVU514
 2288 0084 0021     		movs	r1, #0
 2289 0086 2846     		mov	r0, r5
 2290 0088 FFF7FEFF 		bl	y_lora_set_modem
 2291              	.LVL260:
 537:FML/Src/y_lora.c **** 
 2292              		.loc 1 537 5 view .LVU515
 537:FML/Src/y_lora.c **** 
 2293              		.loc 1 537 25 is_stmt 0 view .LVU516
 2294 008c 0023     		movs	r3, #0
 2295 008e 85F82930 		strb	r3, [r5, #41]
 539:FML/Src/y_lora.c **** 
 2296              		.loc 1 539 5 is_stmt 1 view .LVU517
 2297              	.LVL261:
 2298              	.L182:
 557:FML/Src/y_lora.c **** 
 2299              		.loc 1 557 1 is_stmt 0 view .LVU518
 2300 0092 2846     		mov	r0, r5
 2301 0094 70BD     		pop	{r4, r5, r6, pc}
 2302              	.LVL262:
 2303              	.L186:
 500:FML/Src/y_lora.c ****     }
 2304              		.loc 1 500 16 view .LVU519
 2305 0096 0546     		mov	r5, r0
 2306 0098 FBE7     		b	.L182
 2307              	.L187:
 500:FML/Src/y_lora.c ****     }
 2308              		.loc 1 500 16 view .LVU520
 2309 009a 0D46     		mov	r5, r1
 2310 009c F9E7     		b	.L182
 2311              	.L190:
 2312 009e 00BF     		.align	2
 2313              	.L189:
 2314 00a0 00000000 		.word	RadioRegsInit
 2315              		.cfi_endproc
 2316              	.LFE301:
 2318              		.section	.text.y_lora_set_tx_config,"ax",%progbits
 2319              		.align	1
 2320              		.global	y_lora_set_tx_config
 2321              		.syntax unified
 2322              		.thumb
 2323              		.thumb_func
 2325              	y_lora_set_tx_config:
 2326              	.LVL263:
 2327              	.LFB317:
1006:FML/Src/y_lora.c **** 
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 84


 2328              		.loc 1 1006 133 is_stmt 1 view -0
 2329              		.cfi_startproc
 2330              		@ args = 8, pretend = 0, frame = 0
 2331              		@ frame_needed = 0, uses_anonymous_args = 0
1006:FML/Src/y_lora.c **** 
 2332              		.loc 1 1006 133 is_stmt 0 view .LVU522
 2333 0000 2DE9F041 		push	{r4, r5, r6, r7, r8, lr}
 2334              	.LCFI43:
 2335              		.cfi_def_cfa_offset 24
 2336              		.cfi_offset 4, -24
 2337              		.cfi_offset 5, -20
 2338              		.cfi_offset 6, -16
 2339              		.cfi_offset 7, -12
 2340              		.cfi_offset 8, -8
 2341              		.cfi_offset 14, -4
 2342 0004 9DF81C80 		ldrb	r8, [sp, #28]	@ zero_extendqisi2
1009:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 2343              		.loc 1 1009 5 is_stmt 1 view .LVU523
1009:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 2344              		.loc 1 1009 8 is_stmt 0 view .LVU524
 2345 0008 60B1     		cbz	r0, .L191
 2346 000a 0D46     		mov	r5, r1
 2347 000c 1646     		mov	r6, r2
 2348 000e 1F46     		mov	r7, r3
 2349 0010 0446     		mov	r4, r0
1014:FML/Src/y_lora.c ****     uint16_t preambleLen = LORA_PREAMBLE_LEN;
 2350              		.loc 1 1014 5 is_stmt 1 view .LVU525
 2351              	.LVL264:
1015:FML/Src/y_lora.c ****     bool     fixLen      = LORA_FIXLEN;
 2352              		.loc 1 1015 5 view .LVU526
1016:FML/Src/y_lora.c ****     bool     crcOn       = LORA_CRC_ON;
 2353              		.loc 1 1016 5 view .LVU527
1017:FML/Src/y_lora.c ****     bool     freqHopOn   = LORA_FREQ_HOP_ON;
 2354              		.loc 1 1017 5 view .LVU528
1018:FML/Src/y_lora.c ****     uint8_t  hopPeriod   = LORA_HOP_PERIOD;
 2355              		.loc 1 1018 5 view .LVU529
1019:FML/Src/y_lora.c ****     bool     iqInverted  = LORA_IQ_INVERTED;
 2356              		.loc 1 1019 5 view .LVU530
1020:FML/Src/y_lora.c ****     uint32_t timeout     = LORA_TX_TIMEOUT;
 2357              		.loc 1 1020 5 view .LVU531
1021:FML/Src/y_lora.c **** 
 2358              		.loc 1 1021 5 view .LVU532
1023:FML/Src/y_lora.c ****     _y_lora_set_tx_power(lora, power);
 2359              		.loc 1 1023 5 view .LVU533
 2360 0012 FFF7FEFF 		bl	y_lora_set_modem
 2361              	.LVL265:
1024:FML/Src/y_lora.c **** 
 2362              		.loc 1 1024 5 view .LVU534
 2363 0016 3146     		mov	r1, r6
 2364 0018 2046     		mov	r0, r4
 2365 001a FFF7FEFF 		bl	_y_lora_set_tx_power
 2366              	.LVL266:
1026:FML/Src/y_lora.c ****         case MODEM_FSK: {
 2367              		.loc 1 1026 5 view .LVU535
 2368 001e 1DB1     		cbz	r5, .L193
 2369 0020 012D     		cmp	r5, #1
 2370 0022 58D0     		beq	.L194
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 85


 2371              	.LVL267:
 2372              	.L191:
1115:FML/Src/y_lora.c **** 
 2373              		.loc 1 1115 1 is_stmt 0 view .LVU536
 2374 0024 BDE8F081 		pop	{r4, r5, r6, r7, r8, pc}
 2375              	.LVL268:
 2376              	.L193:
1028:FML/Src/y_lora.c ****             lora->setting.Fsk.Fdev        = fdev;
 2377              		.loc 1 1028 13 is_stmt 1 view .LVU537
1028:FML/Src/y_lora.c ****             lora->setting.Fsk.Fdev        = fdev;
 2378              		.loc 1 1028 43 is_stmt 0 view .LVU538
 2379 0028 84F83060 		strb	r6, [r4, #48]
1029:FML/Src/y_lora.c ****             lora->setting.Fsk.Bandwidth   = bandwidth;
 2380              		.loc 1 1029 13 is_stmt 1 view .LVU539
1029:FML/Src/y_lora.c ****             lora->setting.Fsk.Bandwidth   = bandwidth;
 2381              		.loc 1 1029 43 is_stmt 0 view .LVU540
 2382 002c 0025     		movs	r5, #0
 2383 002e 6563     		str	r5, [r4, #52]
1030:FML/Src/y_lora.c ****             lora->setting.Fsk.Datarate    = datarate;
 2384              		.loc 1 1030 13 is_stmt 1 view .LVU541
1030:FML/Src/y_lora.c ****             lora->setting.Fsk.Datarate    = datarate;
 2385              		.loc 1 1030 43 is_stmt 0 view .LVU542
 2386 0030 A763     		str	r7, [r4, #56]
1031:FML/Src/y_lora.c ****             lora->setting.Fsk.PreambleLen = preambleLen;
 2387              		.loc 1 1031 13 is_stmt 1 view .LVU543
1031:FML/Src/y_lora.c ****             lora->setting.Fsk.PreambleLen = preambleLen;
 2388              		.loc 1 1031 43 is_stmt 0 view .LVU544
 2389 0032 069B     		ldr	r3, [sp, #24]
 2390 0034 2364     		str	r3, [r4, #64]
1032:FML/Src/y_lora.c ****             lora->setting.Fsk.FixLen      = fixLen;
 2391              		.loc 1 1032 13 is_stmt 1 view .LVU545
1032:FML/Src/y_lora.c ****             lora->setting.Fsk.FixLen      = fixLen;
 2392              		.loc 1 1032 43 is_stmt 0 view .LVU546
 2393 0036 0626     		movs	r6, #6
 2394 0038 A4F84460 		strh	r6, [r4, #68]	@ movhi
1033:FML/Src/y_lora.c ****             lora->setting.Fsk.CrcOn       = crcOn;
 2395              		.loc 1 1033 13 is_stmt 1 view .LVU547
1033:FML/Src/y_lora.c ****             lora->setting.Fsk.CrcOn       = crcOn;
 2396              		.loc 1 1033 43 is_stmt 0 view .LVU548
 2397 003c 84F84650 		strb	r5, [r4, #70]
1034:FML/Src/y_lora.c ****             lora->setting.Fsk.IqInverted  = iqInverted;
 2398              		.loc 1 1034 13 is_stmt 1 view .LVU549
1034:FML/Src/y_lora.c ****             lora->setting.Fsk.IqInverted  = iqInverted;
 2399              		.loc 1 1034 43 is_stmt 0 view .LVU550
 2400 0040 0123     		movs	r3, #1
 2401 0042 84F84830 		strb	r3, [r4, #72]
1035:FML/Src/y_lora.c ****             lora->setting.Fsk.TxTimeout   = timeout;
 2402              		.loc 1 1035 13 is_stmt 1 view .LVU551
1035:FML/Src/y_lora.c ****             lora->setting.Fsk.TxTimeout   = timeout;
 2403              		.loc 1 1035 43 is_stmt 0 view .LVU552
 2404 0046 84F84950 		strb	r5, [r4, #73]
1036:FML/Src/y_lora.c **** 
 2405              		.loc 1 1036 13 is_stmt 1 view .LVU553
1036:FML/Src/y_lora.c **** 
 2406              		.loc 1 1036 43 is_stmt 0 view .LVU554
 2407 004a 41F28833 		movw	r3, #5000
 2408 004e E364     		str	r3, [r4, #76]
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 86


1038:FML/Src/y_lora.c ****             y_lora_write(lora, REG_FDEVMSB, (uint8_t) (fdev >> 8));
 2409              		.loc 1 1038 13 is_stmt 1 view .LVU555
1039:FML/Src/y_lora.c ****             y_lora_write(lora, REG_FDEVLSB, (uint8_t) (fdev & 0xFF));
 2410              		.loc 1 1039 13 view .LVU556
 2411 0050 2A46     		mov	r2, r5
 2412 0052 0421     		movs	r1, #4
 2413 0054 2046     		mov	r0, r4
 2414 0056 FFF7FEFF 		bl	y_lora_write
 2415              	.LVL269:
1040:FML/Src/y_lora.c **** 
 2416              		.loc 1 1040 13 view .LVU557
 2417 005a 2A46     		mov	r2, r5
 2418 005c 0521     		movs	r1, #5
 2419 005e 2046     		mov	r0, r4
 2420 0060 FFF7FEFF 		bl	y_lora_write
 2421              	.LVL270:
1042:FML/Src/y_lora.c ****             y_lora_write(lora, REG_BITRATEMSB, (uint8_t) (datarate >> 8));
 2422              		.loc 1 1042 13 view .LVU558
1042:FML/Src/y_lora.c ****             y_lora_write(lora, REG_BITRATEMSB, (uint8_t) (datarate >> 8));
 2423              		.loc 1 1042 62 is_stmt 0 view .LVU559
 2424 0064 0698     		ldr	r0, [sp, #24]
 2425 0066 FFF7FEFF 		bl	__aeabi_ui2d
 2426              	.LVL271:
 2427 006a 0246     		mov	r2, r0
 2428 006c 0B46     		mov	r3, r1
1042:FML/Src/y_lora.c ****             y_lora_write(lora, REG_BITRATEMSB, (uint8_t) (datarate >> 8));
 2429              		.loc 1 1042 60 view .LVU560
 2430 006e 68A1     		adr	r1, .L209
 2431 0070 D1E90001 		ldrd	r0, [r1]
 2432 0074 FFF7FEFF 		bl	__aeabi_ddiv
 2433              	.LVL272:
1042:FML/Src/y_lora.c ****             y_lora_write(lora, REG_BITRATEMSB, (uint8_t) (datarate >> 8));
 2434              		.loc 1 1042 24 view .LVU561
 2435 0078 FFF7FEFF 		bl	__aeabi_d2uiz
 2436              	.LVL273:
 2437 007c 87B2     		uxth	r7, r0
 2438              	.LVL274:
1043:FML/Src/y_lora.c ****             y_lora_write(lora, REG_BITRATELSB, (uint8_t) (datarate & 0xFF));
 2439              		.loc 1 1043 13 is_stmt 1 view .LVU562
 2440 007e C0F30722 		ubfx	r2, r0, #8, #8
 2441 0082 0221     		movs	r1, #2
 2442 0084 2046     		mov	r0, r4
 2443 0086 FFF7FEFF 		bl	y_lora_write
 2444              	.LVL275:
1044:FML/Src/y_lora.c **** 
 2445              		.loc 1 1044 13 view .LVU563
 2446 008a FAB2     		uxtb	r2, r7
 2447 008c 0321     		movs	r1, #3
 2448 008e 2046     		mov	r0, r4
 2449 0090 FFF7FEFF 		bl	y_lora_write
 2450              	.LVL276:
1046:FML/Src/y_lora.c ****             y_lora_write(lora, REG_PREAMBLELSB, preambleLen & 0xFF);
 2451              		.loc 1 1046 13 view .LVU564
 2452 0094 2A46     		mov	r2, r5
 2453 0096 2521     		movs	r1, #37
 2454 0098 2046     		mov	r0, r4
 2455 009a FFF7FEFF 		bl	y_lora_write
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 87


 2456              	.LVL277:
1047:FML/Src/y_lora.c **** 
 2457              		.loc 1 1047 13 view .LVU565
 2458 009e 3246     		mov	r2, r6
 2459 00a0 2621     		movs	r1, #38
 2460 00a2 2046     		mov	r0, r4
 2461 00a4 FFF7FEFF 		bl	y_lora_write
 2462              	.LVL278:
1049:FML/Src/y_lora.c ****                          REG_PACKETCONFIG1,
 2463              		.loc 1 1049 13 view .LVU566
1051:FML/Src/y_lora.c ****                                  | ((fixLen == 1) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKET
 2464              		.loc 1 1051 27 is_stmt 0 view .LVU567
 2465 00a8 3021     		movs	r1, #48
 2466 00aa 2046     		mov	r0, r4
 2467 00ac FFF7FEFF 		bl	y_lora_read
 2468              	.LVL279:
1049:FML/Src/y_lora.c ****                          REG_PACKETCONFIG1,
 2469              		.loc 1 1049 13 view .LVU568
 2470 00b0 60F06F02 		orn	r2, r0, #111
 2471 00b4 D2B2     		uxtb	r2, r2
 2472 00b6 3021     		movs	r1, #48
 2473 00b8 2046     		mov	r0, r4
 2474 00ba FFF7FEFF 		bl	y_lora_write
 2475              	.LVL280:
1053:FML/Src/y_lora.c ****         } break;
 2476              		.loc 1 1053 13 is_stmt 1 view .LVU569
1053:FML/Src/y_lora.c ****         } break;
 2477              		.loc 1 1053 52 is_stmt 0 view .LVU570
 2478 00be 3121     		movs	r1, #49
 2479 00c0 2046     		mov	r0, r4
 2480 00c2 FFF7FEFF 		bl	y_lora_read
 2481              	.LVL281:
1053:FML/Src/y_lora.c ****         } break;
 2482              		.loc 1 1053 13 view .LVU571
 2483 00c6 40F04002 		orr	r2, r0, #64
 2484 00ca D2B2     		uxtb	r2, r2
 2485 00cc 3121     		movs	r1, #49
 2486 00ce 2046     		mov	r0, r4
 2487 00d0 FFF7FEFF 		bl	y_lora_write
 2488              	.LVL282:
1054:FML/Src/y_lora.c ****         case MODEM_LORA: {
 2489              		.loc 1 1054 11 is_stmt 1 view .LVU572
 2490 00d4 A6E7     		b	.L191
 2491              	.LVL283:
 2492              	.L194:
1056:FML/Src/y_lora.c ****             if (bandwidth > 2) {
 2493              		.loc 1 1056 13 view .LVU573
1056:FML/Src/y_lora.c ****             if (bandwidth > 2) {
 2494              		.loc 1 1056 38 is_stmt 0 view .LVU574
 2495 00d6 84F86460 		strb	r6, [r4, #100]
1057:FML/Src/y_lora.c ****                 // Fatal error: When using LoRa modem only bandwidths 125, 250 and 500 kHz are supp
 2496              		.loc 1 1057 13 is_stmt 1 view .LVU575
1057:FML/Src/y_lora.c ****                 // Fatal error: When using LoRa modem only bandwidths 125, 250 and 500 kHz are supp
 2497              		.loc 1 1057 16 is_stmt 0 view .LVU576
 2498 00da 022F     		cmp	r7, #2
 2499 00dc 00D9     		bls	.L195
 2500              	.L196:
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 88


1059:FML/Src/y_lora.c ****                     ;
 2501              		.loc 1 1059 17 is_stmt 1 discriminator 1 view .LVU577
1059:FML/Src/y_lora.c ****                     ;
 2502              		.loc 1 1059 23 discriminator 1 view .LVU578
 2503 00de FEE7     		b	.L196
 2504              	.L195:
1062:FML/Src/y_lora.c ****             lora->setting.LoRa.Bandwidth   = bandwidth;
 2505              		.loc 1 1062 13 view .LVU579
1062:FML/Src/y_lora.c ****             lora->setting.LoRa.Bandwidth   = bandwidth;
 2506              		.loc 1 1062 23 is_stmt 0 view .LVU580
 2507 00e0 0737     		adds	r7, r7, #7
 2508              	.LVL284:
1063:FML/Src/y_lora.c ****             lora->setting.LoRa.Datarate    = datarate;
 2509              		.loc 1 1063 13 is_stmt 1 view .LVU581
1063:FML/Src/y_lora.c ****             lora->setting.LoRa.Datarate    = datarate;
 2510              		.loc 1 1063 44 is_stmt 0 view .LVU582
 2511 00e2 A766     		str	r7, [r4, #104]
1064:FML/Src/y_lora.c ****             lora->setting.LoRa.Coderate    = coderate;
 2512              		.loc 1 1064 13 is_stmt 1 view .LVU583
1064:FML/Src/y_lora.c ****             lora->setting.LoRa.Coderate    = coderate;
 2513              		.loc 1 1064 44 is_stmt 0 view .LVU584
 2514 00e4 069B     		ldr	r3, [sp, #24]
 2515 00e6 E366     		str	r3, [r4, #108]
1065:FML/Src/y_lora.c ****             lora->setting.LoRa.PreambleLen = preambleLen;
 2516              		.loc 1 1065 13 is_stmt 1 view .LVU585
1065:FML/Src/y_lora.c ****             lora->setting.LoRa.PreambleLen = preambleLen;
 2517              		.loc 1 1065 44 is_stmt 0 view .LVU586
 2518 00e8 84F87180 		strb	r8, [r4, #113]
1066:FML/Src/y_lora.c ****             lora->setting.LoRa.FixLen      = fixLen;
 2519              		.loc 1 1066 13 is_stmt 1 view .LVU587
1066:FML/Src/y_lora.c ****             lora->setting.LoRa.FixLen      = fixLen;
 2520              		.loc 1 1066 44 is_stmt 0 view .LVU588
 2521 00ec 0623     		movs	r3, #6
 2522 00ee A4F87230 		strh	r3, [r4, #114]	@ movhi
1067:FML/Src/y_lora.c ****             lora->setting.LoRa.FreqHopOn   = freqHopOn;
 2523              		.loc 1 1067 13 is_stmt 1 view .LVU589
1067:FML/Src/y_lora.c ****             lora->setting.LoRa.FreqHopOn   = freqHopOn;
 2524              		.loc 1 1067 44 is_stmt 0 view .LVU590
 2525 00f2 0023     		movs	r3, #0
 2526 00f4 84F87430 		strb	r3, [r4, #116]
1068:FML/Src/y_lora.c ****             lora->setting.LoRa.HopPeriod   = hopPeriod;
 2527              		.loc 1 1068 13 is_stmt 1 view .LVU591
1068:FML/Src/y_lora.c ****             lora->setting.LoRa.HopPeriod   = hopPeriod;
 2528              		.loc 1 1068 44 is_stmt 0 view .LVU592
 2529 00f8 84F87730 		strb	r3, [r4, #119]
1069:FML/Src/y_lora.c ****             lora->setting.LoRa.CrcOn       = crcOn;
 2530              		.loc 1 1069 13 is_stmt 1 view .LVU593
1069:FML/Src/y_lora.c ****             lora->setting.LoRa.CrcOn       = crcOn;
 2531              		.loc 1 1069 44 is_stmt 0 view .LVU594
 2532 00fc 84F87830 		strb	r3, [r4, #120]
1070:FML/Src/y_lora.c ****             lora->setting.LoRa.IqInverted  = iqInverted;
 2533              		.loc 1 1070 13 is_stmt 1 view .LVU595
1070:FML/Src/y_lora.c ****             lora->setting.LoRa.IqInverted  = iqInverted;
 2534              		.loc 1 1070 44 is_stmt 0 view .LVU596
 2535 0100 0122     		movs	r2, #1
 2536 0102 84F87620 		strb	r2, [r4, #118]
1071:FML/Src/y_lora.c ****             lora->setting.LoRa.TxTimeout   = timeout;
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 89


 2537              		.loc 1 1071 13 is_stmt 1 view .LVU597
1071:FML/Src/y_lora.c ****             lora->setting.LoRa.TxTimeout   = timeout;
 2538              		.loc 1 1071 44 is_stmt 0 view .LVU598
 2539 0106 84F87930 		strb	r3, [r4, #121]
1072:FML/Src/y_lora.c **** 
 2540              		.loc 1 1072 13 is_stmt 1 view .LVU599
1072:FML/Src/y_lora.c **** 
 2541              		.loc 1 1072 44 is_stmt 0 view .LVU600
 2542 010a 41F28833 		movw	r3, #5000
 2543 010e E367     		str	r3, [r4, #124]
1074:FML/Src/y_lora.c ****                 datarate = 12;
 2544              		.loc 1 1074 13 is_stmt 1 view .LVU601
1074:FML/Src/y_lora.c ****                 datarate = 12;
 2545              		.loc 1 1074 16 is_stmt 0 view .LVU602
 2546 0110 069B     		ldr	r3, [sp, #24]
 2547 0112 0C2B     		cmp	r3, #12
 2548 0114 04D8     		bhi	.L203
1076:FML/Src/y_lora.c ****                 datarate = 6;
 2549              		.loc 1 1076 20 is_stmt 1 view .LVU603
1076:FML/Src/y_lora.c ****                 datarate = 6;
 2550              		.loc 1 1076 23 is_stmt 0 view .LVU604
 2551 0116 052B     		cmp	r3, #5
 2552 0118 04D8     		bhi	.L197
1077:FML/Src/y_lora.c ****             }
 2553              		.loc 1 1077 26 view .LVU605
 2554 011a 0623     		movs	r3, #6
 2555 011c 0693     		str	r3, [sp, #24]
 2556              	.LVL285:
1077:FML/Src/y_lora.c ****             }
 2557              		.loc 1 1077 26 view .LVU606
 2558 011e 01E0     		b	.L197
 2559              	.LVL286:
 2560              	.L203:
1075:FML/Src/y_lora.c ****             } else if (datarate < 6) {
 2561              		.loc 1 1075 26 view .LVU607
 2562 0120 0C23     		movs	r3, #12
 2563 0122 0693     		str	r3, [sp, #24]
 2564              	.LVL287:
 2565              	.L197:
1079:FML/Src/y_lora.c ****                 lora->setting.LoRa.LowDatarateOptimize = 0x01;
 2566              		.loc 1 1079 13 is_stmt 1 view .LVU608
1079:FML/Src/y_lora.c ****                 lora->setting.LoRa.LowDatarateOptimize = 0x01;
 2567              		.loc 1 1079 16 is_stmt 0 view .LVU609
 2568 0124 072F     		cmp	r7, #7
 2569 0126 52D0     		beq	.L206
 2570              	.L198:
1079:FML/Src/y_lora.c ****                 lora->setting.LoRa.LowDatarateOptimize = 0x01;
 2571              		.loc 1 1079 78 discriminator 3 view .LVU610
 2572 0128 082F     		cmp	r7, #8
 2573 012a 58D0     		beq	.L207
 2574              	.L200:
1082:FML/Src/y_lora.c ****             }
 2575              		.loc 1 1082 17 is_stmt 1 view .LVU611
1082:FML/Src/y_lora.c ****             }
 2576              		.loc 1 1082 56 is_stmt 0 view .LVU612
 2577 012c 0023     		movs	r3, #0
 2578 012e 84F87030 		strb	r3, [r4, #112]
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 90


 2579              	.L201:
1085:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_PLLHOP, (y_lora_read(lora, REG_LR_PLLHOP) & RFLR_PLLHOP_F
 2580              		.loc 1 1085 13 is_stmt 1 view .LVU613
1090:FML/Src/y_lora.c ****                          REG_LR_MODEMCONFIG1,
 2581              		.loc 1 1090 13 view .LVU614
1092:FML/Src/y_lora.c ****                                  | (bandwidth << 4) | (coderate << 1) | fixLen);
 2582              		.loc 1 1092 27 is_stmt 0 view .LVU615
 2583 0132 1D21     		movs	r1, #29
 2584 0134 2046     		mov	r0, r4
 2585 0136 FFF7FEFF 		bl	y_lora_read
 2586              	.LVL288:
1093:FML/Src/y_lora.c **** 
 2587              		.loc 1 1093 47 view .LVU616
 2588 013a 3F01     		lsls	r7, r7, #4
 2589              	.LVL289:
1093:FML/Src/y_lora.c **** 
 2590              		.loc 1 1093 47 view .LVU617
 2591 013c FAB2     		uxtb	r2, r7
1093:FML/Src/y_lora.c **** 
 2592              		.loc 1 1093 65 view .LVU618
 2593 013e 4FEA4803 		lsl	r3, r8, #1
 2594 0142 DBB2     		uxtb	r3, r3
1090:FML/Src/y_lora.c ****                          REG_LR_MODEMCONFIG1,
 2595              		.loc 1 1090 13 view .LVU619
 2596 0144 1A43     		orrs	r2, r2, r3
 2597 0146 1D21     		movs	r1, #29
 2598 0148 2046     		mov	r0, r4
 2599 014a FFF7FEFF 		bl	y_lora_write
 2600              	.LVL290:
1095:FML/Src/y_lora.c ****                          REG_LR_MODEMCONFIG2,
 2601              		.loc 1 1095 13 is_stmt 1 view .LVU620
1097:FML/Src/y_lora.c **** 
 2602              		.loc 1 1097 27 is_stmt 0 view .LVU621
 2603 014e 1E21     		movs	r1, #30
 2604 0150 2046     		mov	r0, r4
 2605 0152 FFF7FEFF 		bl	y_lora_read
 2606              	.LVL291:
1097:FML/Src/y_lora.c **** 
 2607              		.loc 1 1097 94 view .LVU622
 2608 0156 00F00B02 		and	r2, r0, #11
1097:FML/Src/y_lora.c **** 
 2609              		.loc 1 1097 145 view .LVU623
 2610 015a 069B     		ldr	r3, [sp, #24]
 2611 015c 1B01     		lsls	r3, r3, #4
 2612 015e DBB2     		uxtb	r3, r3
1097:FML/Src/y_lora.c **** 
 2613              		.loc 1 1097 133 view .LVU624
 2614 0160 1A43     		orrs	r2, r2, r3
1095:FML/Src/y_lora.c ****                          REG_LR_MODEMCONFIG2,
 2615              		.loc 1 1095 13 view .LVU625
 2616 0162 42F00402 		orr	r2, r2, #4
 2617 0166 1E21     		movs	r1, #30
 2618 0168 2046     		mov	r0, r4
 2619 016a FFF7FEFF 		bl	y_lora_write
 2620              	.LVL292:
1099:FML/Src/y_lora.c ****                          REG_LR_MODEMCONFIG3,
 2621              		.loc 1 1099 13 is_stmt 1 view .LVU626
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 91


1101:FML/Src/y_lora.c **** 
 2622              		.loc 1 1101 27 is_stmt 0 view .LVU627
 2623 016e 2621     		movs	r1, #38
 2624 0170 2046     		mov	r0, r4
 2625 0172 FFF7FEFF 		bl	y_lora_read
 2626              	.LVL293:
1101:FML/Src/y_lora.c **** 
 2627              		.loc 1 1101 133 view .LVU628
 2628 0176 94F87030 		ldrb	r3, [r4, #112]	@ zero_extendqisi2
1099:FML/Src/y_lora.c ****                          REG_LR_MODEMCONFIG3,
 2629              		.loc 1 1099 13 view .LVU629
 2630 017a 20F00802 		bic	r2, r0, #8
 2631 017e 42EAC302 		orr	r2, r2, r3, lsl #3
 2632 0182 D2B2     		uxtb	r2, r2
 2633 0184 2621     		movs	r1, #38
 2634 0186 2046     		mov	r0, r4
 2635 0188 FFF7FEFF 		bl	y_lora_write
 2636              	.LVL294:
1103:FML/Src/y_lora.c ****             y_lora_write(lora, REG_LR_PREAMBLELSB, preambleLen & 0xFF);
 2637              		.loc 1 1103 13 is_stmt 1 view .LVU630
 2638 018c 0022     		movs	r2, #0
 2639 018e 2021     		movs	r1, #32
 2640 0190 2046     		mov	r0, r4
 2641 0192 FFF7FEFF 		bl	y_lora_write
 2642              	.LVL295:
1104:FML/Src/y_lora.c **** 
 2643              		.loc 1 1104 13 view .LVU631
 2644 0196 0622     		movs	r2, #6
 2645 0198 2121     		movs	r1, #33
 2646 019a 2046     		mov	r0, r4
 2647 019c FFF7FEFF 		bl	y_lora_write
 2648              	.LVL296:
1106:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_DETECTOPTIMIZE, (y_lora_read(lora, REG_LR_DETECTOPTIMIZE)
 2649              		.loc 1 1106 13 view .LVU632
1106:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_DETECTOPTIMIZE, (y_lora_read(lora, REG_LR_DETECTOPTIMIZE)
 2650              		.loc 1 1106 16 is_stmt 0 view .LVU633
 2651 01a0 069B     		ldr	r3, [sp, #24]
 2652 01a2 062B     		cmp	r3, #6
 2653 01a4 1FD0     		beq	.L208
1110:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_DETECTIONTHRESHOLD, RFLR_DETECTIONTHRESH_SF7_TO_SF12);
 2654              		.loc 1 1110 17 is_stmt 1 view .LVU634
1110:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_DETECTIONTHRESHOLD, RFLR_DETECTIONTHRESH_SF7_TO_SF12);
 2655              		.loc 1 1110 60 is_stmt 0 view .LVU635
 2656 01a6 3121     		movs	r1, #49
 2657 01a8 2046     		mov	r0, r4
 2658 01aa FFF7FEFF 		bl	y_lora_read
 2659              	.LVL297:
1110:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_DETECTIONTHRESHOLD, RFLR_DETECTIONTHRESH_SF7_TO_SF12);
 2660              		.loc 1 1110 17 view .LVU636
 2661 01ae 20F00702 		bic	r2, r0, #7
 2662 01b2 42F00302 		orr	r2, r2, #3
 2663 01b6 02F0FB02 		and	r2, r2, #251
 2664 01ba 3121     		movs	r1, #49
 2665 01bc 2046     		mov	r0, r4
 2666 01be FFF7FEFF 		bl	y_lora_write
 2667              	.LVL298:
1111:FML/Src/y_lora.c ****             }
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 92


 2668              		.loc 1 1111 17 is_stmt 1 view .LVU637
 2669 01c2 0A22     		movs	r2, #10
 2670 01c4 3721     		movs	r1, #55
 2671 01c6 2046     		mov	r0, r4
 2672 01c8 FFF7FEFF 		bl	y_lora_write
 2673              	.LVL299:
 2674 01cc 2AE7     		b	.L191
 2675              	.LVL300:
 2676              	.L206:
1079:FML/Src/y_lora.c ****                 lora->setting.LoRa.LowDatarateOptimize = 0x01;
 2677              		.loc 1 1079 56 is_stmt 0 discriminator 1 view .LVU638
 2678 01ce 069B     		ldr	r3, [sp, #24]
 2679 01d0 0B3B     		subs	r3, r3, #11
1079:FML/Src/y_lora.c ****                 lora->setting.LoRa.LowDatarateOptimize = 0x01;
 2680              		.loc 1 1079 35 discriminator 1 view .LVU639
 2681 01d2 012B     		cmp	r3, #1
 2682 01d4 A8D8     		bhi	.L198
 2683              	.L199:
1080:FML/Src/y_lora.c ****             } else {
 2684              		.loc 1 1080 17 is_stmt 1 view .LVU640
1080:FML/Src/y_lora.c ****             } else {
 2685              		.loc 1 1080 56 is_stmt 0 view .LVU641
 2686 01d6 0123     		movs	r3, #1
 2687 01d8 84F87030 		strb	r3, [r4, #112]
 2688 01dc A9E7     		b	.L201
 2689              	.L207:
1079:FML/Src/y_lora.c ****                 lora->setting.LoRa.LowDatarateOptimize = 0x01;
 2690              		.loc 1 1079 99 discriminator 4 view .LVU642
 2691 01de 069B     		ldr	r3, [sp, #24]
 2692 01e0 0C2B     		cmp	r3, #12
 2693 01e2 A3D1     		bne	.L200
 2694 01e4 F7E7     		b	.L199
 2695              	.LVL301:
 2696              	.L208:
1107:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_DETECTIONTHRESHOLD, RFLR_DETECTIONTHRESH_SF6);
 2697              		.loc 1 1107 17 is_stmt 1 view .LVU643
1107:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_DETECTIONTHRESHOLD, RFLR_DETECTIONTHRESH_SF6);
 2698              		.loc 1 1107 60 is_stmt 0 view .LVU644
 2699 01e6 3121     		movs	r1, #49
 2700 01e8 2046     		mov	r0, r4
 2701 01ea FFF7FEFF 		bl	y_lora_read
 2702              	.LVL302:
1107:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_DETECTIONTHRESHOLD, RFLR_DETECTIONTHRESH_SF6);
 2703              		.loc 1 1107 17 view .LVU645
 2704 01ee 20F00702 		bic	r2, r0, #7
 2705 01f2 42F00502 		orr	r2, r2, #5
 2706 01f6 02F0FD02 		and	r2, r2, #253
 2707 01fa 3121     		movs	r1, #49
 2708 01fc 2046     		mov	r0, r4
 2709 01fe FFF7FEFF 		bl	y_lora_write
 2710              	.LVL303:
1108:FML/Src/y_lora.c ****             } else {
 2711              		.loc 1 1108 17 is_stmt 1 view .LVU646
 2712 0202 0C22     		movs	r2, #12
 2713 0204 3721     		movs	r1, #55
 2714 0206 2046     		mov	r0, r4
 2715 0208 FFF7FEFF 		bl	y_lora_write
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 93


 2716              	.LVL304:
 2717 020c 0AE7     		b	.L191
 2718              	.L210:
 2719 020e 00BF     		.align	3
 2720              	.L209:
 2721 0210 00000000 		.word	0
 2722 0214 80847E41 		.word	1098810496
 2723              		.cfi_endproc
 2724              	.LFE317:
 2726              		.section	.text.y_lora_set_tx_continuous_wave,"ax",%progbits
 2727              		.align	1
 2728              		.global	y_lora_set_tx_continuous_wave
 2729              		.syntax unified
 2730              		.thumb
 2731              		.thumb_func
 2733              	y_lora_set_tx_continuous_wave:
 2734              	.LVL305:
 2735              	.LFB318:
1122:FML/Src/y_lora.c **** 
 2736              		.loc 1 1122 95 view -0
 2737              		.cfi_startproc
 2738              		@ args = 0, pretend = 0, frame = 0
 2739              		@ frame_needed = 0, uses_anonymous_args = 0
1125:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 2740              		.loc 1 1125 5 view .LVU648
1125:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 2741              		.loc 1 1125 8 is_stmt 0 view .LVU649
 2742 0000 60B3     		cbz	r0, .L214
1122:FML/Src/y_lora.c **** 
 2743              		.loc 1 1122 95 view .LVU650
 2744 0002 30B5     		push	{r4, r5, lr}
 2745              	.LCFI44:
 2746              		.cfi_def_cfa_offset 12
 2747              		.cfi_offset 4, -12
 2748              		.cfi_offset 5, -8
 2749              		.cfi_offset 14, -4
 2750 0004 83B0     		sub	sp, sp, #12
 2751              	.LCFI45:
 2752              		.cfi_def_cfa_offset 24
 2753 0006 1546     		mov	r5, r2
 2754 0008 0446     		mov	r4, r0
1130:FML/Src/y_lora.c **** 
 2755              		.loc 1 1130 5 is_stmt 1 view .LVU651
 2756              	.LVL306:
1132:FML/Src/y_lora.c **** 
 2757              		.loc 1 1132 5 view .LVU652
 2758 000a FFF7FEFF 		bl	y_lora_set_channel
 2759              	.LVL307:
1134:FML/Src/y_lora.c **** 
 2760              		.loc 1 1134 5 view .LVU653
 2761 000e 0021     		movs	r1, #0
 2762 0010 0191     		str	r1, [sp, #4]
 2763 0012 4FF49653 		mov	r3, #4800
 2764 0016 0093     		str	r3, [sp]
 2765 0018 0B46     		mov	r3, r1
 2766 001a 2A46     		mov	r2, r5
 2767 001c 2046     		mov	r0, r4
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 94


 2768 001e FFF7FEFF 		bl	y_lora_set_tx_config
 2769              	.LVL308:
1136:FML/Src/y_lora.c ****     // Disable radio interrupts
 2770              		.loc 1 1136 5 view .LVU654
1136:FML/Src/y_lora.c ****     // Disable radio interrupts
 2771              		.loc 1 1136 44 is_stmt 0 view .LVU655
 2772 0022 3121     		movs	r1, #49
 2773 0024 2046     		mov	r0, r4
 2774 0026 FFF7FEFF 		bl	y_lora_read
 2775              	.LVL309:
1136:FML/Src/y_lora.c ****     // Disable radio interrupts
 2776              		.loc 1 1136 5 view .LVU656
 2777 002a 00F0BF02 		and	r2, r0, #191
 2778 002e 3121     		movs	r1, #49
 2779 0030 2046     		mov	r0, r4
 2780 0032 FFF7FEFF 		bl	y_lora_write
 2781              	.LVL310:
1138:FML/Src/y_lora.c ****     y_lora_write(lora, REG_DIOMAPPING2, RF_DIOMAPPING2_DIO4_10 | RF_DIOMAPPING2_DIO5_10);
 2782              		.loc 1 1138 5 is_stmt 1 view .LVU657
 2783 0036 F022     		movs	r2, #240
 2784 0038 4021     		movs	r1, #64
 2785 003a 2046     		mov	r0, r4
 2786 003c FFF7FEFF 		bl	y_lora_write
 2787              	.LVL311:
1139:FML/Src/y_lora.c **** 
 2788              		.loc 1 1139 5 view .LVU658
 2789 0040 A022     		movs	r2, #160
 2790 0042 4121     		movs	r1, #65
 2791 0044 2046     		mov	r0, r4
 2792 0046 FFF7FEFF 		bl	y_lora_write
 2793              	.LVL312:
1141:FML/Src/y_lora.c ****     ////osTimerStart(lora->tx_timer, timeout);
 2794              		.loc 1 1141 5 view .LVU659
1141:FML/Src/y_lora.c ****     ////osTimerStart(lora->tx_timer, timeout);
 2795              		.loc 1 1141 25 is_stmt 0 view .LVU660
 2796 004a 0223     		movs	r3, #2
 2797 004c 84F82930 		strb	r3, [r4, #41]
1144:FML/Src/y_lora.c **** }
 2798              		.loc 1 1144 5 is_stmt 1 view .LVU661
 2799 0050 0321     		movs	r1, #3
 2800 0052 2046     		mov	r0, r4
 2801 0054 FFF7FEFF 		bl	_y_lora_set_op_mode
 2802              	.LVL313:
1145:FML/Src/y_lora.c **** 
 2803              		.loc 1 1145 1 is_stmt 0 view .LVU662
 2804 0058 03B0     		add	sp, sp, #12
 2805              	.LCFI46:
 2806              		.cfi_def_cfa_offset 12
 2807              		@ sp needed
 2808 005a 30BD     		pop	{r4, r5, pc}
 2809              	.LVL314:
 2810              	.L214:
 2811              	.LCFI47:
 2812              		.cfi_def_cfa_offset 0
 2813              		.cfi_restore 4
 2814              		.cfi_restore 5
 2815              		.cfi_restore 14
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 95


1145:FML/Src/y_lora.c **** 
 2816              		.loc 1 1145 1 view .LVU663
 2817 005c 7047     		bx	lr
 2818              		.cfi_endproc
 2819              	.LFE318:
 2821              		.section	.text.y_lora_set_rx_time,"ax",%progbits
 2822              		.align	1
 2823              		.global	y_lora_set_rx_time
 2824              		.syntax unified
 2825              		.thumb
 2826              		.thumb_func
 2828              	y_lora_set_rx_time:
 2829              	.LVL315:
 2830              	.LFB320:
1297:FML/Src/y_lora.c **** 
 2831              		.loc 1 1297 58 is_stmt 1 view -0
 2832              		.cfi_startproc
 2833              		@ args = 0, pretend = 0, frame = 0
 2834              		@ frame_needed = 0, uses_anonymous_args = 0
1300:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 2835              		.loc 1 1300 5 view .LVU665
1300:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 2836              		.loc 1 1300 8 is_stmt 0 view .LVU666
 2837 0000 0028     		cmp	r0, #0
 2838 0002 00F03581 		beq	.L242
1297:FML/Src/y_lora.c **** 
 2839              		.loc 1 1297 58 view .LVU667
 2840 0006 38B5     		push	{r3, r4, r5, lr}
 2841              	.LCFI48:
 2842              		.cfi_def_cfa_offset 16
 2843              		.cfi_offset 3, -16
 2844              		.cfi_offset 4, -12
 2845              		.cfi_offset 5, -8
 2846              		.cfi_offset 14, -4
 2847 0008 0446     		mov	r4, r0
1305:FML/Src/y_lora.c ****     //osTimerStop(lora->tx_timer);
 2848              		.loc 1 1305 5 is_stmt 1 view .LVU668
 2849              	.LVL316:
1308:FML/Src/y_lora.c ****         case MODEM_FSK: {
 2850              		.loc 1 1308 5 view .LVU669
1308:FML/Src/y_lora.c ****         case MODEM_FSK: {
 2851              		.loc 1 1308 26 is_stmt 0 view .LVU670
 2852 000a 90F82830 		ldrb	r3, [r0, #40]	@ zero_extendqisi2
1308:FML/Src/y_lora.c ****         case MODEM_FSK: {
 2853              		.loc 1 1308 5 view .LVU671
 2854 000e CBB1     		cbz	r3, .L219
 2855 0010 012B     		cmp	r3, #1
 2856 0012 46D0     		beq	.L220
 2857 0014 0025     		movs	r5, #0
 2858              	.LVL317:
 2859              	.L221:
1414:FML/Src/y_lora.c **** 
 2860              		.loc 1 1414 5 is_stmt 1 view .LVU672
 2861 0016 4FF48072 		mov	r2, #256
 2862 001a 0021     		movs	r1, #0
 2863 001c 04F18C00 		add	r0, r4, #140
 2864 0020 FFF7FEFF 		bl	memset
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 96


 2865              	.LVL318:
1416:FML/Src/y_lora.c ****     if (timeout != 0) {
 2866              		.loc 1 1416 5 view .LVU673
1416:FML/Src/y_lora.c ****     if (timeout != 0) {
 2867              		.loc 1 1416 25 is_stmt 0 view .LVU674
 2868 0024 0123     		movs	r3, #1
 2869 0026 84F82930 		strb	r3, [r4, #41]
1417:FML/Src/y_lora.c ****         //osTimerStart(lora->rx_timer, timeout);
 2870              		.loc 1 1417 5 is_stmt 1 view .LVU675
1419:FML/Src/y_lora.c **** 
 2871              		.loc 1 1419 5 view .LVU676
1421:FML/Src/y_lora.c ****         _y_lora_set_op_mode(lora, RF_OPMODE_RECEIVER);
 2872              		.loc 1 1421 5 view .LVU677
1421:FML/Src/y_lora.c ****         _y_lora_set_op_mode(lora, RF_OPMODE_RECEIVER);
 2873              		.loc 1 1421 22 is_stmt 0 view .LVU678
 2874 002a 94F82830 		ldrb	r3, [r4, #40]	@ zero_extendqisi2
1421:FML/Src/y_lora.c ****         _y_lora_set_op_mode(lora, RF_OPMODE_RECEIVER);
 2875              		.loc 1 1421 8 view .LVU679
 2876 002e 002B     		cmp	r3, #0
 2877 0030 00F01481 		beq	.L245
1425:FML/Src/y_lora.c ****             _y_lora_set_op_mode(lora, RFLR_OPMODE_RECEIVER);
 2878              		.loc 1 1425 9 is_stmt 1 view .LVU680
1425:FML/Src/y_lora.c ****             _y_lora_set_op_mode(lora, RFLR_OPMODE_RECEIVER);
 2879              		.loc 1 1425 12 is_stmt 0 view .LVU681
 2880 0034 002D     		cmp	r5, #0
 2881 0036 00F01681 		beq	.L239
1426:FML/Src/y_lora.c ****         } else {
 2882              		.loc 1 1426 13 is_stmt 1 view .LVU682
 2883 003a 0521     		movs	r1, #5
 2884 003c 2046     		mov	r0, r4
 2885 003e FFF7FEFF 		bl	_y_lora_set_op_mode
 2886              	.LVL319:
 2887              	.L217:
1431:FML/Src/y_lora.c **** 
 2888              		.loc 1 1431 1 is_stmt 0 view .LVU683
 2889 0042 38BD     		pop	{r3, r4, r5, pc}
 2890              	.LVL320:
 2891              	.L219:
1310:FML/Src/y_lora.c ****             // DIO0=PayloadReady
 2892              		.loc 1 1310 13 is_stmt 1 view .LVU684
1310:FML/Src/y_lora.c ****             // DIO0=PayloadReady
 2893              		.loc 1 1310 26 is_stmt 0 view .LVU685
 2894 0044 90F84A50 		ldrb	r5, [r0, #74]	@ zero_extendqisi2
 2895              	.LVL321:
1317:FML/Src/y_lora.c ****                          REG_DIOMAPPING1,
 2896              		.loc 1 1317 13 is_stmt 1 view .LVU686
1319:FML/Src/y_lora.c ****                                  | RF_DIOMAPPING1_DIO1_00 | RF_DIOMAPPING1_DIO2_11);
 2897              		.loc 1 1319 27 is_stmt 0 view .LVU687
 2898 0048 4021     		movs	r1, #64
 2899              	.LVL322:
1319:FML/Src/y_lora.c ****                                  | RF_DIOMAPPING1_DIO1_00 | RF_DIOMAPPING1_DIO2_11);
 2900              		.loc 1 1319 27 view .LVU688
 2901 004a FFF7FEFF 		bl	y_lora_read
 2902              	.LVL323:
1317:FML/Src/y_lora.c ****                          REG_DIOMAPPING1,
 2903              		.loc 1 1317 13 view .LVU689
 2904 004e 00F00302 		and	r2, r0, #3
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 97


 2905 0052 42F00C02 		orr	r2, r2, #12
 2906 0056 4021     		movs	r1, #64
 2907 0058 2046     		mov	r0, r4
 2908 005a FFF7FEFF 		bl	y_lora_write
 2909              	.LVL324:
1322:FML/Src/y_lora.c ****                          REG_DIOMAPPING2,
 2910              		.loc 1 1322 13 is_stmt 1 view .LVU690
1324:FML/Src/y_lora.c **** 
 2911              		.loc 1 1324 27 is_stmt 0 view .LVU691
 2912 005e 4121     		movs	r1, #65
 2913 0060 2046     		mov	r0, r4
 2914 0062 FFF7FEFF 		bl	y_lora_read
 2915              	.LVL325:
1322:FML/Src/y_lora.c ****                          REG_DIOMAPPING2,
 2916              		.loc 1 1322 13 view .LVU692
 2917 0066 60F03E02 		orn	r2, r0, #62
 2918 006a D2B2     		uxtb	r2, r2
 2919 006c 4121     		movs	r1, #65
 2920 006e 2046     		mov	r0, r4
 2921 0070 FFF7FEFF 		bl	y_lora_write
 2922              	.LVL326:
1326:FML/Src/y_lora.c **** 
 2923              		.loc 1 1326 13 is_stmt 1 view .LVU693
1326:FML/Src/y_lora.c **** 
 2924              		.loc 1 1326 57 is_stmt 0 view .LVU694
 2925 0074 3521     		movs	r1, #53
 2926 0076 2046     		mov	r0, r4
 2927 0078 FFF7FEFF 		bl	y_lora_read
 2928              	.LVL327:
1326:FML/Src/y_lora.c **** 
 2929              		.loc 1 1326 91 view .LVU695
 2930 007c 00F03F00 		and	r0, r0, #63
1326:FML/Src/y_lora.c **** 
 2931              		.loc 1 1326 55 view .LVU696
 2932 0080 84F86200 		strb	r0, [r4, #98]
1328:FML/Src/y_lora.c **** 
 2933              		.loc 1 1328 13 is_stmt 1 view .LVU697
 2934 0084 1E22     		movs	r2, #30
 2935 0086 0D21     		movs	r1, #13
 2936 0088 2046     		mov	r0, r4
 2937 008a FFF7FEFF 		bl	y_lora_write
 2938              	.LVL328:
1330:FML/Src/y_lora.c ****             lora->setting.FskPacketHandler.SyncWordDetected = false;
 2939              		.loc 1 1330 13 view .LVU698
1330:FML/Src/y_lora.c ****             lora->setting.FskPacketHandler.SyncWordDetected = false;
 2940              		.loc 1 1330 61 is_stmt 0 view .LVU699
 2941 008e 0023     		movs	r3, #0
 2942 0090 84F85430 		strb	r3, [r4, #84]
1331:FML/Src/y_lora.c ****             lora->setting.FskPacketHandler.NbBytes          = 0;
 2943              		.loc 1 1331 13 is_stmt 1 view .LVU700
1331:FML/Src/y_lora.c ****             lora->setting.FskPacketHandler.NbBytes          = 0;
 2944              		.loc 1 1331 61 is_stmt 0 view .LVU701
 2945 0094 84F85530 		strb	r3, [r4, #85]
1332:FML/Src/y_lora.c ****             lora->setting.FskPacketHandler.Size             = 0;
 2946              		.loc 1 1332 13 is_stmt 1 view .LVU702
1332:FML/Src/y_lora.c ****             lora->setting.FskPacketHandler.Size             = 0;
 2947              		.loc 1 1332 61 is_stmt 0 view .LVU703
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 98


 2948 0098 A4F86030 		strh	r3, [r4, #96]	@ movhi
1333:FML/Src/y_lora.c ****         } break;
 2949              		.loc 1 1333 13 is_stmt 1 view .LVU704
1333:FML/Src/y_lora.c ****         } break;
 2950              		.loc 1 1333 61 is_stmt 0 view .LVU705
 2951 009c A4F85E30 		strh	r3, [r4, #94]	@ movhi
1334:FML/Src/y_lora.c **** 
 2952              		.loc 1 1334 11 is_stmt 1 view .LVU706
 2953 00a0 B9E7     		b	.L221
 2954              	.LVL329:
 2955              	.L220:
1337:FML/Src/y_lora.c ****                 y_lora_write(lora,
 2956              		.loc 1 1337 13 view .LVU707
1337:FML/Src/y_lora.c ****                 y_lora_write(lora,
 2957              		.loc 1 1337 35 is_stmt 0 view .LVU708
 2958 00a2 90F87930 		ldrb	r3, [r0, #121]	@ zero_extendqisi2
1337:FML/Src/y_lora.c ****                 y_lora_write(lora,
 2959              		.loc 1 1337 16 view .LVU709
 2960 00a6 63B3     		cbz	r3, .L222
1338:FML/Src/y_lora.c ****                              REG_LR_INVERTIQ,
 2961              		.loc 1 1338 17 is_stmt 1 view .LVU710
1340:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON);
 2962              		.loc 1 1340 32 is_stmt 0 view .LVU711
 2963 00a8 3321     		movs	r1, #51
 2964              	.LVL330:
1340:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON);
 2965              		.loc 1 1340 32 view .LVU712
 2966 00aa FFF7FEFF 		bl	y_lora_read
 2967              	.LVL331:
1338:FML/Src/y_lora.c ****                              REG_LR_INVERTIQ,
 2968              		.loc 1 1338 17 view .LVU713
 2969 00ae 40F04102 		orr	r2, r0, #65
 2970 00b2 D2B2     		uxtb	r2, r2
 2971 00b4 3321     		movs	r1, #51
 2972 00b6 2046     		mov	r0, r4
 2973 00b8 FFF7FEFF 		bl	y_lora_write
 2974              	.LVL332:
1341:FML/Src/y_lora.c ****             } else {
 2975              		.loc 1 1341 17 is_stmt 1 view .LVU714
 2976 00bc 1922     		movs	r2, #25
 2977 00be 3B21     		movs	r1, #59
 2978 00c0 2046     		mov	r0, r4
 2979 00c2 FFF7FEFF 		bl	y_lora_write
 2980              	.LVL333:
 2981              	.L223:
1350:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_DETECTOPTIMIZE, y_lora_read(lora, REG_LR_DETECTOPTIMIZE) 
 2982              		.loc 1 1350 13 view .LVU715
1350:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_DETECTOPTIMIZE, y_lora_read(lora, REG_LR_DETECTOPTIMIZE) 
 2983              		.loc 1 1350 35 is_stmt 0 view .LVU716
 2984 00c6 A36E     		ldr	r3, [r4, #104]
1350:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_DETECTOPTIMIZE, y_lora_read(lora, REG_LR_DETECTOPTIMIZE) 
 2985              		.loc 1 1350 16 view .LVU717
 2986 00c8 082B     		cmp	r3, #8
 2987 00ca 00F28D80 		bhi	.L224
1351:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_IFFREQ2, 0x00);
 2988              		.loc 1 1351 17 is_stmt 1 view .LVU718
1351:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_IFFREQ2, 0x00);
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 99


 2989              		.loc 1 1351 59 is_stmt 0 view .LVU719
 2990 00ce 3121     		movs	r1, #49
 2991 00d0 2046     		mov	r0, r4
 2992 00d2 FFF7FEFF 		bl	y_lora_read
 2993              	.LVL334:
1351:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_IFFREQ2, 0x00);
 2994              		.loc 1 1351 17 view .LVU720
 2995 00d6 00F07F02 		and	r2, r0, #127
 2996 00da 3121     		movs	r1, #49
 2997 00dc 2046     		mov	r0, r4
 2998 00de FFF7FEFF 		bl	y_lora_write
 2999              	.LVL335:
1352:FML/Src/y_lora.c ****                 switch (lora->setting.LoRa.Bandwidth) {
 3000              		.loc 1 1352 17 is_stmt 1 view .LVU721
 3001 00e2 0022     		movs	r2, #0
 3002 00e4 3021     		movs	r1, #48
 3003 00e6 2046     		mov	r0, r4
 3004 00e8 FFF7FEFF 		bl	y_lora_write
 3005              	.LVL336:
1353:FML/Src/y_lora.c ****                     case 0:  // 7.8 kHz
 3006              		.loc 1 1353 17 view .LVU722
1353:FML/Src/y_lora.c ****                     case 0:  // 7.8 kHz
 3007              		.loc 1 1353 43 is_stmt 0 view .LVU723
 3008 00ec A36E     		ldr	r3, [r4, #104]
 3009 00ee 082B     		cmp	r3, #8
 3010 00f0 00F28580 		bhi	.L225
 3011 00f4 DFE803F0 		tbb	[pc, r3]
 3012              	.L227:
 3013 00f8 18       		.byte	(.L235-.L227)/2
 3014 00f9 25       		.byte	(.L234-.L227)/2
 3015 00fa 32       		.byte	(.L233-.L227)/2
 3016 00fb 3F       		.byte	(.L232-.L227)/2
 3017 00fc 4C       		.byte	(.L231-.L227)/2
 3018 00fd 59       		.byte	(.L230-.L227)/2
 3019 00fe 66       		.byte	(.L229-.L227)/2
 3020 00ff 6C       		.byte	(.L228-.L227)/2
 3021 0100 72       		.byte	(.L226-.L227)/2
 3022              	.LVL337:
 3023 0101 00       		.p2align 1
 3024              	.L222:
1343:FML/Src/y_lora.c ****                              REG_LR_INVERTIQ,
 3025              		.loc 1 1343 17 is_stmt 1 view .LVU724
1345:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF);
 3026              		.loc 1 1345 32 is_stmt 0 view .LVU725
 3027 0102 3321     		movs	r1, #51
 3028              	.LVL338:
1345:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF);
 3029              		.loc 1 1345 32 view .LVU726
 3030 0104 FFF7FEFF 		bl	y_lora_read
 3031              	.LVL339:
1343:FML/Src/y_lora.c ****                              REG_LR_INVERTIQ,
 3032              		.loc 1 1343 17 view .LVU727
 3033 0108 20F04102 		bic	r2, r0, #65
 3034 010c 42F00102 		orr	r2, r2, #1
 3035 0110 02F0BF02 		and	r2, r2, #191
 3036 0114 3321     		movs	r1, #51
 3037 0116 2046     		mov	r0, r4
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 100


 3038 0118 FFF7FEFF 		bl	y_lora_write
 3039              	.LVL340:
1346:FML/Src/y_lora.c ****             }
 3040              		.loc 1 1346 17 is_stmt 1 view .LVU728
 3041 011c 1D22     		movs	r2, #29
 3042 011e 3B21     		movs	r1, #59
 3043 0120 2046     		mov	r0, r4
 3044 0122 FFF7FEFF 		bl	y_lora_write
 3045              	.LVL341:
 3046 0126 CEE7     		b	.L223
 3047              	.L235:
1355:FML/Src/y_lora.c ****                         y_lora_set_channel(lora, lora->setting.Channel + 7810);
 3048              		.loc 1 1355 25 view .LVU729
 3049 0128 4822     		movs	r2, #72
 3050 012a 2F21     		movs	r1, #47
 3051 012c 2046     		mov	r0, r4
 3052 012e FFF7FEFF 		bl	y_lora_write
 3053              	.LVL342:
1356:FML/Src/y_lora.c ****                         break;
 3054              		.loc 1 1356 25 view .LVU730
1356:FML/Src/y_lora.c ****                         break;
 3055              		.loc 1 1356 63 is_stmt 0 view .LVU731
 3056 0132 E16A     		ldr	r1, [r4, #44]
1356:FML/Src/y_lora.c ****                         break;
 3057              		.loc 1 1356 25 view .LVU732
 3058 0134 01F5F451 		add	r1, r1, #7808
 3059 0138 0231     		adds	r1, r1, #2
 3060 013a 2046     		mov	r0, r4
 3061 013c FFF7FEFF 		bl	y_lora_set_channel
 3062              	.LVL343:
1357:FML/Src/y_lora.c ****                     case 1:  // 10.4 kHz
 3063              		.loc 1 1357 25 is_stmt 1 view .LVU733
 3064 0140 5DE0     		b	.L225
 3065              	.L234:
1359:FML/Src/y_lora.c ****                         y_lora_set_channel(lora, lora->setting.Channel + 10420);
 3066              		.loc 1 1359 25 view .LVU734
 3067 0142 4422     		movs	r2, #68
 3068 0144 2F21     		movs	r1, #47
 3069 0146 2046     		mov	r0, r4
 3070 0148 FFF7FEFF 		bl	y_lora_write
 3071              	.LVL344:
1360:FML/Src/y_lora.c ****                         break;
 3072              		.loc 1 1360 25 view .LVU735
1360:FML/Src/y_lora.c ****                         break;
 3073              		.loc 1 1360 63 is_stmt 0 view .LVU736
 3074 014c E16A     		ldr	r1, [r4, #44]
1360:FML/Src/y_lora.c ****                         break;
 3075              		.loc 1 1360 25 view .LVU737
 3076 014e 01F52251 		add	r1, r1, #10368
 3077 0152 3431     		adds	r1, r1, #52
 3078 0154 2046     		mov	r0, r4
 3079 0156 FFF7FEFF 		bl	y_lora_set_channel
 3080              	.LVL345:
1361:FML/Src/y_lora.c ****                     case 2:  // 15.6 kHz
 3081              		.loc 1 1361 25 is_stmt 1 view .LVU738
 3082 015a 50E0     		b	.L225
 3083              	.L233:
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 101


1363:FML/Src/y_lora.c ****                         y_lora_set_channel(lora, lora->setting.Channel + 15620);
 3084              		.loc 1 1363 25 view .LVU739
 3085 015c 4422     		movs	r2, #68
 3086 015e 2F21     		movs	r1, #47
 3087 0160 2046     		mov	r0, r4
 3088 0162 FFF7FEFF 		bl	y_lora_write
 3089              	.LVL346:
1364:FML/Src/y_lora.c ****                         break;
 3090              		.loc 1 1364 25 view .LVU740
1364:FML/Src/y_lora.c ****                         break;
 3091              		.loc 1 1364 63 is_stmt 0 view .LVU741
 3092 0166 E16A     		ldr	r1, [r4, #44]
1364:FML/Src/y_lora.c ****                         break;
 3093              		.loc 1 1364 25 view .LVU742
 3094 0168 01F57451 		add	r1, r1, #15616
 3095 016c 0431     		adds	r1, r1, #4
 3096 016e 2046     		mov	r0, r4
 3097 0170 FFF7FEFF 		bl	y_lora_set_channel
 3098              	.LVL347:
1365:FML/Src/y_lora.c ****                     case 3:  // 20.8 kHz
 3099              		.loc 1 1365 25 is_stmt 1 view .LVU743
 3100 0174 43E0     		b	.L225
 3101              	.L232:
1367:FML/Src/y_lora.c ****                         y_lora_set_channel(lora, lora->setting.Channel + 20830);
 3102              		.loc 1 1367 25 view .LVU744
 3103 0176 4422     		movs	r2, #68
 3104 0178 2F21     		movs	r1, #47
 3105 017a 2046     		mov	r0, r4
 3106 017c FFF7FEFF 		bl	y_lora_write
 3107              	.LVL348:
1368:FML/Src/y_lora.c ****                         break;
 3108              		.loc 1 1368 25 view .LVU745
1368:FML/Src/y_lora.c ****                         break;
 3109              		.loc 1 1368 63 is_stmt 0 view .LVU746
 3110 0180 E16A     		ldr	r1, [r4, #44]
1368:FML/Src/y_lora.c ****                         break;
 3111              		.loc 1 1368 25 view .LVU747
 3112 0182 01F5A241 		add	r1, r1, #20736
 3113 0186 5E31     		adds	r1, r1, #94
 3114 0188 2046     		mov	r0, r4
 3115 018a FFF7FEFF 		bl	y_lora_set_channel
 3116              	.LVL349:
1369:FML/Src/y_lora.c ****                     case 4:  // 31.2 kHz
 3117              		.loc 1 1369 25 is_stmt 1 view .LVU748
 3118 018e 36E0     		b	.L225
 3119              	.L231:
1371:FML/Src/y_lora.c ****                         y_lora_set_channel(lora, lora->setting.Channel + 31250);
 3120              		.loc 1 1371 25 view .LVU749
 3121 0190 4422     		movs	r2, #68
 3122 0192 2F21     		movs	r1, #47
 3123 0194 2046     		mov	r0, r4
 3124 0196 FFF7FEFF 		bl	y_lora_write
 3125              	.LVL350:
1372:FML/Src/y_lora.c ****                         break;
 3126              		.loc 1 1372 25 view .LVU750
1372:FML/Src/y_lora.c ****                         break;
 3127              		.loc 1 1372 63 is_stmt 0 view .LVU751
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 102


 3128 019a E16A     		ldr	r1, [r4, #44]
1372:FML/Src/y_lora.c ****                         break;
 3129              		.loc 1 1372 25 view .LVU752
 3130 019c 01F5F441 		add	r1, r1, #31232
 3131 01a0 1231     		adds	r1, r1, #18
 3132 01a2 2046     		mov	r0, r4
 3133 01a4 FFF7FEFF 		bl	y_lora_set_channel
 3134              	.LVL351:
1373:FML/Src/y_lora.c ****                     case 5:  // 41.4 kHz
 3135              		.loc 1 1373 25 is_stmt 1 view .LVU753
 3136 01a8 29E0     		b	.L225
 3137              	.L230:
1375:FML/Src/y_lora.c ****                         y_lora_set_channel(lora, lora->setting.Channel + 41670);
 3138              		.loc 1 1375 25 view .LVU754
 3139 01aa 4422     		movs	r2, #68
 3140 01ac 2F21     		movs	r1, #47
 3141 01ae 2046     		mov	r0, r4
 3142 01b0 FFF7FEFF 		bl	y_lora_write
 3143              	.LVL352:
1376:FML/Src/y_lora.c ****                         break;
 3144              		.loc 1 1376 25 view .LVU755
1376:FML/Src/y_lora.c ****                         break;
 3145              		.loc 1 1376 63 is_stmt 0 view .LVU756
 3146 01b4 E16A     		ldr	r1, [r4, #44]
1376:FML/Src/y_lora.c ****                         break;
 3147              		.loc 1 1376 25 view .LVU757
 3148 01b6 01F52241 		add	r1, r1, #41472
 3149 01ba C631     		adds	r1, r1, #198
 3150 01bc 2046     		mov	r0, r4
 3151 01be FFF7FEFF 		bl	y_lora_set_channel
 3152              	.LVL353:
1377:FML/Src/y_lora.c ****                     case 6:  // 62.5 kHz
 3153              		.loc 1 1377 25 is_stmt 1 view .LVU758
 3154 01c2 1CE0     		b	.L225
 3155              	.L229:
1379:FML/Src/y_lora.c ****                         break;
 3156              		.loc 1 1379 25 view .LVU759
 3157 01c4 4022     		movs	r2, #64
 3158 01c6 2F21     		movs	r1, #47
 3159 01c8 2046     		mov	r0, r4
 3160 01ca FFF7FEFF 		bl	y_lora_write
 3161              	.LVL354:
1380:FML/Src/y_lora.c ****                     case 7:  // 125 kHz
 3162              		.loc 1 1380 25 view .LVU760
 3163 01ce 16E0     		b	.L225
 3164              	.L228:
1382:FML/Src/y_lora.c ****                         break;
 3165              		.loc 1 1382 25 view .LVU761
 3166 01d0 4022     		movs	r2, #64
 3167 01d2 2F21     		movs	r1, #47
 3168 01d4 2046     		mov	r0, r4
 3169 01d6 FFF7FEFF 		bl	y_lora_write
 3170              	.LVL355:
1383:FML/Src/y_lora.c ****                     case 8:  // 250 kHz
 3171              		.loc 1 1383 25 view .LVU762
 3172 01da 10E0     		b	.L225
 3173              	.L226:
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 103


1385:FML/Src/y_lora.c ****                         break;
 3174              		.loc 1 1385 25 view .LVU763
 3175 01dc 4022     		movs	r2, #64
 3176 01de 2F21     		movs	r1, #47
 3177 01e0 2046     		mov	r0, r4
 3178 01e2 FFF7FEFF 		bl	y_lora_write
 3179              	.LVL356:
1386:FML/Src/y_lora.c ****                 }
 3180              		.loc 1 1386 25 view .LVU764
 3181 01e6 0AE0     		b	.L225
 3182              	.L224:
1389:FML/Src/y_lora.c ****             }
 3183              		.loc 1 1389 17 view .LVU765
1389:FML/Src/y_lora.c ****             }
 3184              		.loc 1 1389 59 is_stmt 0 view .LVU766
 3185 01e8 3121     		movs	r1, #49
 3186 01ea 2046     		mov	r0, r4
 3187 01ec FFF7FEFF 		bl	y_lora_read
 3188              	.LVL357:
1389:FML/Src/y_lora.c ****             }
 3189              		.loc 1 1389 17 view .LVU767
 3190 01f0 60F07F02 		orn	r2, r0, #127
 3191 01f4 D2B2     		uxtb	r2, r2
 3192 01f6 3121     		movs	r1, #49
 3193 01f8 2046     		mov	r0, r4
 3194 01fa FFF7FEFF 		bl	y_lora_write
 3195              	.LVL358:
 3196              	.L225:
1392:FML/Src/y_lora.c **** 
 3197              		.loc 1 1392 13 is_stmt 1 view .LVU768
1392:FML/Src/y_lora.c **** 
 3198              		.loc 1 1392 26 is_stmt 0 view .LVU769
 3199 01fe 94F87A50 		ldrb	r5, [r4, #122]	@ zero_extendqisi2
 3200              	.LVL359:
1394:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_VALIDHEADER | RFLR_IRQFLAGS_T
 3201              		.loc 1 1394 13 is_stmt 1 view .LVU770
1394:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_VALIDHEADER | RFLR_IRQFLAGS_T
 3202              		.loc 1 1394 35 is_stmt 0 view .LVU771
 3203 0202 94F87730 		ldrb	r3, [r4, #119]	@ zero_extendqisi2
1394:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_IRQFLAGSMASK, RFLR_IRQFLAGS_VALIDHEADER | RFLR_IRQFLAGS_T
 3204              		.loc 1 1394 16 view .LVU772
 3205 0206 CBB1     		cbz	r3, .L236
1395:FML/Src/y_lora.c **** 
 3206              		.loc 1 1395 17 is_stmt 1 view .LVU773
 3207 0208 1D22     		movs	r2, #29
 3208 020a 1121     		movs	r1, #17
 3209 020c 2046     		mov	r0, r4
 3210 020e FFF7FEFF 		bl	y_lora_write
 3211              	.LVL360:
1398:FML/Src/y_lora.c ****                              REG_DIOMAPPING1,
 3212              		.loc 1 1398 17 view .LVU774
1400:FML/Src/y_lora.c ****             } else {
 3213              		.loc 1 1400 31 is_stmt 0 view .LVU775
 3214 0212 4021     		movs	r1, #64
 3215 0214 2046     		mov	r0, r4
 3216 0216 FFF7FEFF 		bl	y_lora_read
 3217              	.LVL361:
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 104


1398:FML/Src/y_lora.c ****                              REG_DIOMAPPING1,
 3218              		.loc 1 1398 17 view .LVU776
 3219 021a 00F03302 		and	r2, r0, #51
 3220 021e 4021     		movs	r1, #64
 3221 0220 2046     		mov	r0, r4
 3222 0222 FFF7FEFF 		bl	y_lora_write
 3223              	.LVL362:
 3224              	.L237:
1409:FML/Src/y_lora.c ****             y_lora_write(lora, REG_LR_FIFOADDRPTR, 0);
 3225              		.loc 1 1409 13 is_stmt 1 view .LVU777
 3226 0226 0022     		movs	r2, #0
 3227 0228 0F21     		movs	r1, #15
 3228 022a 2046     		mov	r0, r4
 3229 022c FFF7FEFF 		bl	y_lora_write
 3230              	.LVL363:
1410:FML/Src/y_lora.c ****         } break;
 3231              		.loc 1 1410 13 view .LVU778
 3232 0230 0022     		movs	r2, #0
 3233 0232 0D21     		movs	r1, #13
 3234 0234 2046     		mov	r0, r4
 3235 0236 FFF7FEFF 		bl	y_lora_write
 3236              	.LVL364:
1411:FML/Src/y_lora.c ****     }
 3237              		.loc 1 1411 11 view .LVU779
 3238 023a ECE6     		b	.L221
 3239              	.L236:
1402:FML/Src/y_lora.c ****                              REG_LR_IRQFLAGSMASK,
 3240              		.loc 1 1402 17 view .LVU780
 3241 023c 1F22     		movs	r2, #31
 3242 023e 1121     		movs	r1, #17
 3243 0240 2046     		mov	r0, r4
 3244 0242 FFF7FEFF 		bl	y_lora_write
 3245              	.LVL365:
1407:FML/Src/y_lora.c ****             }
 3246              		.loc 1 1407 17 view .LVU781
1407:FML/Src/y_lora.c ****             }
 3247              		.loc 1 1407 54 is_stmt 0 view .LVU782
 3248 0246 4021     		movs	r1, #64
 3249 0248 2046     		mov	r0, r4
 3250 024a FFF7FEFF 		bl	y_lora_read
 3251              	.LVL366:
1407:FML/Src/y_lora.c ****             }
 3252              		.loc 1 1407 17 view .LVU783
 3253 024e 00F03F02 		and	r2, r0, #63
 3254 0252 4021     		movs	r1, #64
 3255 0254 2046     		mov	r0, r4
 3256 0256 FFF7FEFF 		bl	y_lora_write
 3257              	.LVL367:
 3258 025a E4E7     		b	.L237
 3259              	.L245:
1422:FML/Src/y_lora.c ****         //osTimerStart(lora->rx_sync_timer, lora->setting.Fsk.RxSingleTimeout);
 3260              		.loc 1 1422 9 is_stmt 1 view .LVU784
 3261 025c 0521     		movs	r1, #5
 3262 025e 2046     		mov	r0, r4
 3263 0260 FFF7FEFF 		bl	_y_lora_set_op_mode
 3264              	.LVL368:
 3265 0264 EDE6     		b	.L217
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 105


 3266              	.L239:
1428:FML/Src/y_lora.c ****         }
 3267              		.loc 1 1428 13 view .LVU785
 3268 0266 0621     		movs	r1, #6
 3269 0268 2046     		mov	r0, r4
 3270 026a FFF7FEFF 		bl	_y_lora_set_op_mode
 3271              	.LVL369:
 3272 026e E8E6     		b	.L217
 3273              	.LVL370:
 3274              	.L242:
 3275              	.LCFI49:
 3276              		.cfi_def_cfa_offset 0
 3277              		.cfi_restore 3
 3278              		.cfi_restore 4
 3279              		.cfi_restore 5
 3280              		.cfi_restore 14
1428:FML/Src/y_lora.c ****         }
 3281              		.loc 1 1428 13 is_stmt 0 view .LVU786
 3282 0270 7047     		bx	lr
 3283              		.cfi_endproc
 3284              	.LFE320:
 3286              		.section	.text.y_lora_set_max_payload_length,"ax",%progbits
 3287              		.align	1
 3288              		.global	y_lora_set_max_payload_length
 3289              		.syntax unified
 3290              		.thumb
 3291              		.thumb_func
 3293              	y_lora_set_max_payload_length:
 3294              	.LVL371:
 3295              	.LFB321:
1437:FML/Src/y_lora.c **** 
 3296              		.loc 1 1437 84 is_stmt 1 view -0
 3297              		.cfi_startproc
 3298              		@ args = 0, pretend = 0, frame = 0
 3299              		@ frame_needed = 0, uses_anonymous_args = 0
1440:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 3300              		.loc 1 1440 5 view .LVU788
1440:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 3301              		.loc 1 1440 8 is_stmt 0 view .LVU789
 3302 0000 C8B1     		cbz	r0, .L251
1437:FML/Src/y_lora.c **** 
 3303              		.loc 1 1437 84 view .LVU790
 3304 0002 70B5     		push	{r4, r5, r6, lr}
 3305              	.LCFI50:
 3306              		.cfi_def_cfa_offset 16
 3307              		.cfi_offset 4, -16
 3308              		.cfi_offset 5, -12
 3309              		.cfi_offset 6, -8
 3310              		.cfi_offset 14, -4
 3311 0004 0C46     		mov	r4, r1
 3312 0006 1546     		mov	r5, r2
 3313 0008 0646     		mov	r6, r0
1445:FML/Src/y_lora.c ****     switch (modem) {
 3314              		.loc 1 1445 5 is_stmt 1 view .LVU791
 3315 000a FFF7FEFF 		bl	y_lora_set_modem
 3316              	.LVL372:
1446:FML/Src/y_lora.c ****         case MODEM_FSK:
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 106


 3317              		.loc 1 1446 5 view .LVU792
 3318 000e 14B1     		cbz	r4, .L248
 3319 0010 012C     		cmp	r4, #1
 3320 0012 0AD0     		beq	.L249
 3321              	.L246:
1456:FML/Src/y_lora.c **** 
 3322              		.loc 1 1456 1 is_stmt 0 view .LVU793
 3323 0014 70BD     		pop	{r4, r5, r6, pc}
 3324              	.LVL373:
 3325              	.L248:
1448:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_PAYLOADLENGTH, max);
 3326              		.loc 1 1448 13 is_stmt 1 view .LVU794
1448:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_PAYLOADLENGTH, max);
 3327              		.loc 1 1448 34 is_stmt 0 view .LVU795
 3328 0016 96F84630 		ldrb	r3, [r6, #70]	@ zero_extendqisi2
1448:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_PAYLOADLENGTH, max);
 3329              		.loc 1 1448 16 view .LVU796
 3330 001a 002B     		cmp	r3, #0
 3331 001c FAD1     		bne	.L246
1449:FML/Src/y_lora.c ****             }
 3332              		.loc 1 1449 17 is_stmt 1 view .LVU797
 3333 001e 2A46     		mov	r2, r5
 3334 0020 3221     		movs	r1, #50
 3335 0022 3046     		mov	r0, r6
 3336 0024 FFF7FEFF 		bl	y_lora_write
 3337              	.LVL374:
 3338 0028 F4E7     		b	.L246
 3339              	.L249:
1453:FML/Src/y_lora.c ****             break;
 3340              		.loc 1 1453 13 view .LVU798
 3341 002a 2A46     		mov	r2, r5
 3342 002c 2321     		movs	r1, #35
 3343 002e 3046     		mov	r0, r6
 3344 0030 FFF7FEFF 		bl	y_lora_write
 3345              	.LVL375:
1454:FML/Src/y_lora.c ****     }
 3346              		.loc 1 1454 13 view .LVU799
 3347 0034 EEE7     		b	.L246
 3348              	.LVL376:
 3349              	.L251:
 3350              	.LCFI51:
 3351              		.cfi_def_cfa_offset 0
 3352              		.cfi_restore 4
 3353              		.cfi_restore 5
 3354              		.cfi_restore 6
 3355              		.cfi_restore 14
1454:FML/Src/y_lora.c ****     }
 3356              		.loc 1 1454 13 is_stmt 0 view .LVU800
 3357 0036 7047     		bx	lr
 3358              		.cfi_endproc
 3359              	.LFE321:
 3361              		.section	.text.y_lora_set_rx_config,"ax",%progbits
 3362              		.align	1
 3363              		.global	y_lora_set_rx_config
 3364              		.syntax unified
 3365              		.thumb
 3366              		.thumb_func
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 107


 3368              	y_lora_set_rx_config:
 3369              	.LVL377:
 3370              	.LFB319:
1153:FML/Src/y_lora.c **** 
 3371              		.loc 1 1153 119 is_stmt 1 view -0
 3372              		.cfi_startproc
 3373              		@ args = 4, pretend = 0, frame = 0
 3374              		@ frame_needed = 0, uses_anonymous_args = 0
1153:FML/Src/y_lora.c **** 
 3375              		.loc 1 1153 119 is_stmt 0 view .LVU802
 3376 0000 2DE9F047 		push	{r4, r5, r6, r7, r8, r9, r10, lr}
 3377              	.LCFI52:
 3378              		.cfi_def_cfa_offset 32
 3379              		.cfi_offset 4, -32
 3380              		.cfi_offset 5, -28
 3381              		.cfi_offset 6, -24
 3382              		.cfi_offset 7, -20
 3383              		.cfi_offset 8, -16
 3384              		.cfi_offset 9, -12
 3385              		.cfi_offset 10, -8
 3386              		.cfi_offset 14, -4
 3387 0004 9DF82080 		ldrb	r8, [sp, #32]	@ zero_extendqisi2
1156:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 3388              		.loc 1 1156 5 is_stmt 1 view .LVU803
1156:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 3389              		.loc 1 1156 8 is_stmt 0 view .LVU804
 3390 0008 40B1     		cbz	r0, .L254
 3391 000a 0D46     		mov	r5, r1
 3392 000c 1646     		mov	r6, r2
 3393 000e 1F46     		mov	r7, r3
 3394 0010 0446     		mov	r4, r0
1161:FML/Src/y_lora.c ****     uint16_t preambleLen  = LORA_PREAMBLE_LEN;   // ËÆæÁΩÆÂâçÂØºÁ†ÅÈïøÂ∫¶
 3395              		.loc 1 1161 5 is_stmt 1 view .LVU805
 3396              	.LVL378:
1162:FML/Src/y_lora.c ****     uint16_t symbTimeout  = LORA_SYMB_TIMEOUT;   // ËÆæÁΩÆ RxSingle Ë∂ÖÊó∂ÂÄº
 3397              		.loc 1 1162 5 view .LVU806
1163:FML/Src/y_lora.c ****     bool     fixLen       = LORA_FIXLEN;         // Âõ∫ÂÆöÈïøÂ∫¶Êï∞ÊçÆÂåÖ
 3398              		.loc 1 1163 5 view .LVU807
1164:FML/Src/y_lora.c ****     uint8_t  payloadLen   = LORA_PAYLOAD_LEN;    // Âõ∫ÂÆöÈïøÂ∫¶Êó∂ËÆæÁΩÆÊúâÊïàË¥üËΩΩÈïøÂ∫¶
 3399              		.loc 1 1164 5 view .LVU808
1165:FML/Src/y_lora.c ****     bool     crcOn        = LORA_CRC_ON;         // ÂêØÁî®/Á¶ÅÁî® CRC
 3400              		.loc 1 1165 5 view .LVU809
1166:FML/Src/y_lora.c ****     bool     freqHopOn    = LORA_FREQ_HOP_ON;    // ÂêØÁî®/Á¶ÅÁî®Êï∞ÊçÆÂåÖÂÜÖË∑≥È¢ë
 3401              		.loc 1 1166 5 view .LVU810
1167:FML/Src/y_lora.c ****     uint8_t  hopPeriod    = LORA_HOP_PERIOD;     // ÊØèË∑≥‰πãÈó¥ÁöÑÁ¨¶Âè∑Êï∞
 3402              		.loc 1 1167 5 view .LVU811
1168:FML/Src/y_lora.c ****     bool     iqInverted   = LORA_IQ_INVERTED;    // ÂèçËΩ¨ IQ ‰ø°Âè∑Ôºà‰ªÖÈôê LoRa
 3403              		.loc 1 1168 5 view .LVU812
1169:FML/Src/y_lora.c ****     bool     rxContinuous = LORA_RX_CONTINUOUS;  // Â∞ÜÊé•Êî∂ËÆæÁΩÆ‰∏∫ËøûÁª≠Ê®°Âºè
 3404              		.loc 1 1169 5 view .LVU813
1170:FML/Src/y_lora.c **** 
 3405              		.loc 1 1170 5 view .LVU814
1172:FML/Src/y_lora.c **** 
 3406              		.loc 1 1172 5 view .LVU815
 3407 0012 FFF7FEFF 		bl	y_lora_set_modem
 3408              	.LVL379:
1174:FML/Src/y_lora.c ****         case MODEM_FSK: {
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 108


 3409              		.loc 1 1174 5 view .LVU816
 3410 0016 1DB1     		cbz	r5, .L256
 3411 0018 012D     		cmp	r5, #1
 3412 001a 79D0     		beq	.L257
 3413              	.LVL380:
 3414              	.L254:
1292:FML/Src/y_lora.c **** 
 3415              		.loc 1 1292 1 is_stmt 0 view .LVU817
 3416 001c BDE8F087 		pop	{r4, r5, r6, r7, r8, r9, r10, pc}
 3417              	.LVL381:
 3418              	.L256:
1176:FML/Src/y_lora.c ****             lora->setting.Fsk.Datarate        = datarate;
 3419              		.loc 1 1176 13 is_stmt 1 view .LVU818
1176:FML/Src/y_lora.c ****             lora->setting.Fsk.Datarate        = datarate;
 3420              		.loc 1 1176 47 is_stmt 0 view .LVU819
 3421 0020 A663     		str	r6, [r4, #56]
1177:FML/Src/y_lora.c ****             lora->setting.Fsk.BandwidthAfc    = bandwidthAfc;
 3422              		.loc 1 1177 13 is_stmt 1 view .LVU820
1177:FML/Src/y_lora.c ****             lora->setting.Fsk.BandwidthAfc    = bandwidthAfc;
 3423              		.loc 1 1177 47 is_stmt 0 view .LVU821
 3424 0022 2764     		str	r7, [r4, #64]
1178:FML/Src/y_lora.c ****             lora->setting.Fsk.FixLen          = fixLen;
 3425              		.loc 1 1178 13 is_stmt 1 view .LVU822
1178:FML/Src/y_lora.c ****             lora->setting.Fsk.FixLen          = fixLen;
 3426              		.loc 1 1178 47 is_stmt 0 view .LVU823
 3427 0024 0025     		movs	r5, #0
 3428 0026 E563     		str	r5, [r4, #60]
1179:FML/Src/y_lora.c ****             lora->setting.Fsk.PayloadLen      = payloadLen;
 3429              		.loc 1 1179 13 is_stmt 1 view .LVU824
1179:FML/Src/y_lora.c ****             lora->setting.Fsk.PayloadLen      = payloadLen;
 3430              		.loc 1 1179 47 is_stmt 0 view .LVU825
 3431 0028 84F84650 		strb	r5, [r4, #70]
1180:FML/Src/y_lora.c ****             lora->setting.Fsk.CrcOn           = crcOn;
 3432              		.loc 1 1180 13 is_stmt 1 view .LVU826
1180:FML/Src/y_lora.c ****             lora->setting.Fsk.CrcOn           = crcOn;
 3433              		.loc 1 1180 47 is_stmt 0 view .LVU827
 3434 002c 84F84750 		strb	r5, [r4, #71]
1181:FML/Src/y_lora.c ****             lora->setting.Fsk.IqInverted      = iqInverted;
 3435              		.loc 1 1181 13 is_stmt 1 view .LVU828
1181:FML/Src/y_lora.c ****             lora->setting.Fsk.IqInverted      = iqInverted;
 3436              		.loc 1 1181 47 is_stmt 0 view .LVU829
 3437 0030 0123     		movs	r3, #1
 3438 0032 84F84830 		strb	r3, [r4, #72]
1182:FML/Src/y_lora.c ****             lora->setting.Fsk.RxContinuous    = rxContinuous;
 3439              		.loc 1 1182 13 is_stmt 1 view .LVU830
1182:FML/Src/y_lora.c ****             lora->setting.Fsk.RxContinuous    = rxContinuous;
 3440              		.loc 1 1182 47 is_stmt 0 view .LVU831
 3441 0036 84F84950 		strb	r5, [r4, #73]
1183:FML/Src/y_lora.c ****             lora->setting.Fsk.PreambleLen     = preambleLen;
 3442              		.loc 1 1183 13 is_stmt 1 view .LVU832
1183:FML/Src/y_lora.c ****             lora->setting.Fsk.PreambleLen     = preambleLen;
 3443              		.loc 1 1183 47 is_stmt 0 view .LVU833
 3444 003a 84F84A30 		strb	r3, [r4, #74]
1184:FML/Src/y_lora.c ****             lora->setting.Fsk.RxSingleTimeout = (uint32_t) (symbTimeout * ((1.0 / (double) datarate
 3445              		.loc 1 1184 13 is_stmt 1 view .LVU834
1184:FML/Src/y_lora.c ****             lora->setting.Fsk.RxSingleTimeout = (uint32_t) (symbTimeout * ((1.0 / (double) datarate
 3446              		.loc 1 1184 47 is_stmt 0 view .LVU835
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 109


 3447 003e 4FF0060A 		mov	r10, #6
 3448 0042 A4F844A0 		strh	r10, [r4, #68]	@ movhi
1185:FML/Src/y_lora.c **** 
 3449              		.loc 1 1185 13 is_stmt 1 view .LVU836
1185:FML/Src/y_lora.c **** 
 3450              		.loc 1 1185 83 is_stmt 0 view .LVU837
 3451 0046 3846     		mov	r0, r7
 3452 0048 FFF7FEFF 		bl	__aeabi_ui2d
 3453              	.LVL382:
 3454 004c 8046     		mov	r8, r0
 3455 004e 8946     		mov	r9, r1
1185:FML/Src/y_lora.c **** 
 3456              		.loc 1 1185 81 view .LVU838
 3457 0050 0246     		mov	r2, r0
 3458 0052 0B46     		mov	r3, r1
 3459 0054 0020     		movs	r0, #0
 3460 0056 9A49     		ldr	r1, .L278+8
 3461 0058 FFF7FEFF 		bl	__aeabi_ddiv
 3462              	.LVL383:
1185:FML/Src/y_lora.c **** 
 3463              		.loc 1 1185 102 view .LVU839
 3464 005c 0022     		movs	r2, #0
 3465 005e 994B     		ldr	r3, .L278+12
 3466 0060 FFF7FEFF 		bl	__aeabi_dmul
 3467              	.LVL384:
1185:FML/Src/y_lora.c **** 
 3468              		.loc 1 1185 73 view .LVU840
 3469 0064 0022     		movs	r2, #0
 3470 0066 984B     		ldr	r3, .L278+16
 3471 0068 FFF7FEFF 		bl	__aeabi_dmul
 3472              	.LVL385:
1185:FML/Src/y_lora.c **** 
 3473              		.loc 1 1185 109 view .LVU841
 3474 006c 0022     		movs	r2, #0
 3475 006e 974B     		ldr	r3, .L278+20
 3476 0070 FFF7FEFF 		bl	__aeabi_dmul
 3477              	.LVL386:
1185:FML/Src/y_lora.c **** 
 3478              		.loc 1 1185 49 view .LVU842
 3479 0074 FFF7FEFF 		bl	__aeabi_d2uiz
 3480              	.LVL387:
1185:FML/Src/y_lora.c **** 
 3481              		.loc 1 1185 47 view .LVU843
 3482 0078 2065     		str	r0, [r4, #80]
1187:FML/Src/y_lora.c ****             y_lora_write(lora, REG_BITRATEMSB, (uint8_t) (datarate >> 8));
 3483              		.loc 1 1187 13 is_stmt 1 view .LVU844
1187:FML/Src/y_lora.c ****             y_lora_write(lora, REG_BITRATEMSB, (uint8_t) (datarate >> 8));
 3484              		.loc 1 1187 85 is_stmt 0 view .LVU845
 3485 007a 4246     		mov	r2, r8
 3486 007c 4B46     		mov	r3, r9
 3487 007e 8EA1     		adr	r1, .L278
 3488 0080 D1E90001 		ldrd	r0, [r1]
 3489 0084 FFF7FEFF 		bl	__aeabi_ddiv
 3490              	.LVL388:
1187:FML/Src/y_lora.c ****             y_lora_write(lora, REG_BITRATEMSB, (uint8_t) (datarate >> 8));
 3491              		.loc 1 1187 49 view .LVU846
 3492 0088 FFF7FEFF 		bl	__aeabi_d2uiz
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 110


 3493              	.LVL389:
 3494 008c 87B2     		uxth	r7, r0
 3495              	.LVL390:
1188:FML/Src/y_lora.c ****             y_lora_write(lora, REG_BITRATELSB, (uint8_t) (datarate & 0xFF));
 3496              		.loc 1 1188 13 is_stmt 1 view .LVU847
 3497 008e C0F30722 		ubfx	r2, r0, #8, #8
 3498 0092 0221     		movs	r1, #2
 3499 0094 2046     		mov	r0, r4
 3500 0096 FFF7FEFF 		bl	y_lora_write
 3501              	.LVL391:
1189:FML/Src/y_lora.c **** 
 3502              		.loc 1 1189 13 view .LVU848
 3503 009a FAB2     		uxtb	r2, r7
 3504 009c 0321     		movs	r1, #3
 3505 009e 2046     		mov	r0, r4
 3506 00a0 FFF7FEFF 		bl	y_lora_write
 3507              	.LVL392:
1191:FML/Src/y_lora.c ****             y_lora_write(lora, REG_AFCBW, _y_lora_get_Fsk_bandwidth_addr(bandwidthAfc));
 3508              		.loc 1 1191 13 view .LVU849
 3509 00a4 3046     		mov	r0, r6
 3510 00a6 FFF7FEFF 		bl	_y_lora_get_Fsk_bandwidth_addr
 3511              	.LVL393:
 3512 00aa 0246     		mov	r2, r0
 3513 00ac 1221     		movs	r1, #18
 3514 00ae 2046     		mov	r0, r4
 3515 00b0 FFF7FEFF 		bl	y_lora_write
 3516              	.LVL394:
1192:FML/Src/y_lora.c **** 
 3517              		.loc 1 1192 13 view .LVU850
 3518 00b4 2846     		mov	r0, r5
 3519 00b6 FFF7FEFF 		bl	_y_lora_get_Fsk_bandwidth_addr
 3520              	.LVL395:
 3521 00ba 0246     		mov	r2, r0
 3522 00bc 1321     		movs	r1, #19
 3523 00be 2046     		mov	r0, r4
 3524 00c0 FFF7FEFF 		bl	y_lora_write
 3525              	.LVL396:
1194:FML/Src/y_lora.c ****             y_lora_write(lora, REG_PREAMBLELSB, (uint8_t) (preambleLen & 0xFF));
 3526              		.loc 1 1194 13 view .LVU851
 3527 00c4 2A46     		mov	r2, r5
 3528 00c6 2521     		movs	r1, #37
 3529 00c8 2046     		mov	r0, r4
 3530 00ca FFF7FEFF 		bl	y_lora_write
 3531              	.LVL397:
1195:FML/Src/y_lora.c **** 
 3532              		.loc 1 1195 13 view .LVU852
 3533 00ce 5246     		mov	r2, r10
 3534 00d0 2621     		movs	r1, #38
 3535 00d2 2046     		mov	r0, r4
 3536 00d4 FFF7FEFF 		bl	y_lora_write
 3537              	.LVL398:
1197:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_PAYLOADLENGTH, payloadLen);
 3538              		.loc 1 1197 13 view .LVU853
1200:FML/Src/y_lora.c ****             }
 3539              		.loc 1 1200 17 view .LVU854
 3540 00d8 FF22     		movs	r2, #255
 3541 00da 3221     		movs	r1, #50
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 111


 3542 00dc 2046     		mov	r0, r4
 3543 00de FFF7FEFF 		bl	y_lora_write
 3544              	.LVL399:
1203:FML/Src/y_lora.c ****                          REG_PACKETCONFIG1,
 3545              		.loc 1 1203 13 view .LVU855
1205:FML/Src/y_lora.c ****                                  | ((fixLen == 1) ? RF_PACKETCONFIG1_PACKETFORMAT_FIXED : RF_PACKET
 3546              		.loc 1 1205 27 is_stmt 0 view .LVU856
 3547 00e2 3021     		movs	r1, #48
 3548 00e4 2046     		mov	r0, r4
 3549 00e6 FFF7FEFF 		bl	y_lora_read
 3550              	.LVL400:
1203:FML/Src/y_lora.c ****                          REG_PACKETCONFIG1,
 3551              		.loc 1 1203 13 view .LVU857
 3552 00ea 60F06F02 		orn	r2, r0, #111
 3553 00ee D2B2     		uxtb	r2, r2
 3554 00f0 3021     		movs	r1, #48
 3555 00f2 2046     		mov	r0, r4
 3556 00f4 FFF7FEFF 		bl	y_lora_write
 3557              	.LVL401:
1207:FML/Src/y_lora.c ****         } break;
 3558              		.loc 1 1207 13 is_stmt 1 view .LVU858
1207:FML/Src/y_lora.c ****         } break;
 3559              		.loc 1 1207 52 is_stmt 0 view .LVU859
 3560 00f8 3121     		movs	r1, #49
 3561 00fa 2046     		mov	r0, r4
 3562 00fc FFF7FEFF 		bl	y_lora_read
 3563              	.LVL402:
1207:FML/Src/y_lora.c ****         } break;
 3564              		.loc 1 1207 13 view .LVU860
 3565 0100 40F04002 		orr	r2, r0, #64
 3566 0104 D2B2     		uxtb	r2, r2
 3567 0106 3121     		movs	r1, #49
 3568 0108 2046     		mov	r0, r4
 3569 010a FFF7FEFF 		bl	y_lora_write
 3570              	.LVL403:
1208:FML/Src/y_lora.c ****         case MODEM_LORA: {
 3571              		.loc 1 1208 11 is_stmt 1 view .LVU861
 3572 010e 85E7     		b	.L254
 3573              	.L257:
1210:FML/Src/y_lora.c ****                 // Fatal error: When using LoRa modem only bandwidths 125, 250 and 500 kHz are supp
 3574              		.loc 1 1210 13 view .LVU862
1210:FML/Src/y_lora.c ****                 // Fatal error: When using LoRa modem only bandwidths 125, 250 and 500 kHz are supp
 3575              		.loc 1 1210 16 is_stmt 0 view .LVU863
 3576 0110 022E     		cmp	r6, #2
 3577 0112 00D9     		bls	.L258
 3578              	.L259:
1212:FML/Src/y_lora.c ****                     ;
 3579              		.loc 1 1212 17 is_stmt 1 discriminator 1 view .LVU864
1212:FML/Src/y_lora.c ****                     ;
 3580              		.loc 1 1212 23 discriminator 1 view .LVU865
 3581 0114 FEE7     		b	.L259
 3582              	.L258:
1215:FML/Src/y_lora.c ****             lora->setting.LoRa.Bandwidth    = bandwidth;
 3583              		.loc 1 1215 13 view .LVU866
1215:FML/Src/y_lora.c ****             lora->setting.LoRa.Bandwidth    = bandwidth;
 3584              		.loc 1 1215 23 is_stmt 0 view .LVU867
 3585 0116 0736     		adds	r6, r6, #7
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 112


 3586              	.LVL404:
1216:FML/Src/y_lora.c ****             lora->setting.LoRa.Datarate     = datarate;
 3587              		.loc 1 1216 13 is_stmt 1 view .LVU868
1216:FML/Src/y_lora.c ****             lora->setting.LoRa.Datarate     = datarate;
 3588              		.loc 1 1216 45 is_stmt 0 view .LVU869
 3589 0118 A666     		str	r6, [r4, #104]
1217:FML/Src/y_lora.c ****             lora->setting.LoRa.Coderate     = coderate;
 3590              		.loc 1 1217 13 is_stmt 1 view .LVU870
1217:FML/Src/y_lora.c ****             lora->setting.LoRa.Coderate     = coderate;
 3591              		.loc 1 1217 45 is_stmt 0 view .LVU871
 3592 011a E766     		str	r7, [r4, #108]
1218:FML/Src/y_lora.c ****             lora->setting.LoRa.PreambleLen  = preambleLen;
 3593              		.loc 1 1218 13 is_stmt 1 view .LVU872
1218:FML/Src/y_lora.c ****             lora->setting.LoRa.PreambleLen  = preambleLen;
 3594              		.loc 1 1218 45 is_stmt 0 view .LVU873
 3595 011c 84F87180 		strb	r8, [r4, #113]
1219:FML/Src/y_lora.c ****             lora->setting.LoRa.FixLen       = fixLen;
 3596              		.loc 1 1219 13 is_stmt 1 view .LVU874
1219:FML/Src/y_lora.c ****             lora->setting.LoRa.FixLen       = fixLen;
 3597              		.loc 1 1219 45 is_stmt 0 view .LVU875
 3598 0120 0623     		movs	r3, #6
 3599 0122 A4F87230 		strh	r3, [r4, #114]	@ movhi
1220:FML/Src/y_lora.c ****             lora->setting.LoRa.PayloadLen   = payloadLen;
 3600              		.loc 1 1220 13 is_stmt 1 view .LVU876
1220:FML/Src/y_lora.c ****             lora->setting.LoRa.PayloadLen   = payloadLen;
 3601              		.loc 1 1220 45 is_stmt 0 view .LVU877
 3602 0126 0023     		movs	r3, #0
 3603 0128 84F87430 		strb	r3, [r4, #116]
1221:FML/Src/y_lora.c ****             lora->setting.LoRa.CrcOn        = crcOn;
 3604              		.loc 1 1221 13 is_stmt 1 view .LVU878
1221:FML/Src/y_lora.c ****             lora->setting.LoRa.CrcOn        = crcOn;
 3605              		.loc 1 1221 45 is_stmt 0 view .LVU879
 3606 012c 84F87530 		strb	r3, [r4, #117]
1222:FML/Src/y_lora.c ****             lora->setting.LoRa.FreqHopOn    = freqHopOn;
 3607              		.loc 1 1222 13 is_stmt 1 view .LVU880
1222:FML/Src/y_lora.c ****             lora->setting.LoRa.FreqHopOn    = freqHopOn;
 3608              		.loc 1 1222 45 is_stmt 0 view .LVU881
 3609 0130 0122     		movs	r2, #1
 3610 0132 84F87620 		strb	r2, [r4, #118]
1223:FML/Src/y_lora.c ****             lora->setting.LoRa.HopPeriod    = hopPeriod;
 3611              		.loc 1 1223 13 is_stmt 1 view .LVU882
1223:FML/Src/y_lora.c ****             lora->setting.LoRa.HopPeriod    = hopPeriod;
 3612              		.loc 1 1223 45 is_stmt 0 view .LVU883
 3613 0136 84F87730 		strb	r3, [r4, #119]
1224:FML/Src/y_lora.c ****             lora->setting.LoRa.IqInverted   = iqInverted;
 3614              		.loc 1 1224 13 is_stmt 1 view .LVU884
1224:FML/Src/y_lora.c ****             lora->setting.LoRa.IqInverted   = iqInverted;
 3615              		.loc 1 1224 45 is_stmt 0 view .LVU885
 3616 013a 84F87830 		strb	r3, [r4, #120]
1225:FML/Src/y_lora.c ****             lora->setting.LoRa.RxContinuous = rxContinuous;
 3617              		.loc 1 1225 13 is_stmt 1 view .LVU886
1225:FML/Src/y_lora.c ****             lora->setting.LoRa.RxContinuous = rxContinuous;
 3618              		.loc 1 1225 45 is_stmt 0 view .LVU887
 3619 013e 84F87930 		strb	r3, [r4, #121]
1226:FML/Src/y_lora.c **** 
 3620              		.loc 1 1226 13 is_stmt 1 view .LVU888
1226:FML/Src/y_lora.c **** 
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 113


 3621              		.loc 1 1226 45 is_stmt 0 view .LVU889
 3622 0142 84F87A20 		strb	r2, [r4, #122]
1228:FML/Src/y_lora.c ****                 datarate = 12;
 3623              		.loc 1 1228 13 is_stmt 1 view .LVU890
1228:FML/Src/y_lora.c ****                 datarate = 12;
 3624              		.loc 1 1228 16 is_stmt 0 view .LVU891
 3625 0146 0C2F     		cmp	r7, #12
 3626 0148 03D8     		bhi	.L271
1230:FML/Src/y_lora.c ****                 datarate = 6;
 3627              		.loc 1 1230 20 is_stmt 1 view .LVU892
1230:FML/Src/y_lora.c ****                 datarate = 6;
 3628              		.loc 1 1230 23 is_stmt 0 view .LVU893
 3629 014a 052F     		cmp	r7, #5
 3630 014c 02D8     		bhi	.L260
1231:FML/Src/y_lora.c ****             }
 3631              		.loc 1 1231 26 view .LVU894
 3632 014e 0627     		movs	r7, #6
 3633              	.LVL405:
1231:FML/Src/y_lora.c ****             }
 3634              		.loc 1 1231 26 view .LVU895
 3635 0150 00E0     		b	.L260
 3636              	.LVL406:
 3637              	.L271:
1229:FML/Src/y_lora.c ****             } else if (datarate < 6) {
 3638              		.loc 1 1229 26 view .LVU896
 3639 0152 0C27     		movs	r7, #12
 3640              	.LVL407:
 3641              	.L260:
1234:FML/Src/y_lora.c ****                 lora->setting.LoRa.LowDatarateOptimize = 0x01;
 3642              		.loc 1 1234 13 is_stmt 1 view .LVU897
1234:FML/Src/y_lora.c ****                 lora->setting.LoRa.LowDatarateOptimize = 0x01;
 3643              		.loc 1 1234 16 is_stmt 0 view .LVU898
 3644 0154 072E     		cmp	r6, #7
 3645 0156 53D0     		beq	.L274
 3646              	.L261:
1234:FML/Src/y_lora.c ****                 lora->setting.LoRa.LowDatarateOptimize = 0x01;
 3647              		.loc 1 1234 78 discriminator 3 view .LVU899
 3648 0158 082E     		cmp	r6, #8
 3649 015a 59D0     		beq	.L275
 3650              	.L263:
1237:FML/Src/y_lora.c ****             }
 3651              		.loc 1 1237 17 is_stmt 1 view .LVU900
1237:FML/Src/y_lora.c ****             }
 3652              		.loc 1 1237 56 is_stmt 0 view .LVU901
 3653 015c 0023     		movs	r3, #0
 3654 015e 84F87030 		strb	r3, [r4, #112]
 3655              	.L264:
1240:FML/Src/y_lora.c ****                          REG_LR_MODEMCONFIG1,
 3656              		.loc 1 1240 13 is_stmt 1 view .LVU902
1242:FML/Src/y_lora.c ****                                  | (bandwidth << 4) | (coderate << 1) | fixLen);
 3657              		.loc 1 1242 27 is_stmt 0 view .LVU903
 3658 0162 1D21     		movs	r1, #29
 3659 0164 2046     		mov	r0, r4
 3660 0166 FFF7FEFF 		bl	y_lora_read
 3661              	.LVL408:
1243:FML/Src/y_lora.c **** 
 3662              		.loc 1 1243 47 view .LVU904
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 114


 3663 016a 3201     		lsls	r2, r6, #4
 3664 016c D2B2     		uxtb	r2, r2
1243:FML/Src/y_lora.c **** 
 3665              		.loc 1 1243 65 view .LVU905
 3666 016e 4FEA4803 		lsl	r3, r8, #1
 3667 0172 DBB2     		uxtb	r3, r3
1240:FML/Src/y_lora.c ****                          REG_LR_MODEMCONFIG1,
 3668              		.loc 1 1240 13 view .LVU906
 3669 0174 1A43     		orrs	r2, r2, r3
 3670 0176 1D21     		movs	r1, #29
 3671 0178 2046     		mov	r0, r4
 3672 017a FFF7FEFF 		bl	y_lora_write
 3673              	.LVL409:
1245:FML/Src/y_lora.c ****                          REG_LR_MODEMCONFIG2,
 3674              		.loc 1 1245 13 is_stmt 1 view .LVU907
1247:FML/Src/y_lora.c ****                                  | (datarate << 4) | (crcOn << 2) | ((symbTimeout >> 8) & ~RFLR_MOD
 3675              		.loc 1 1247 27 is_stmt 0 view .LVU908
 3676 017e 1E21     		movs	r1, #30
 3677 0180 2046     		mov	r0, r4
 3678 0182 FFF7FEFF 		bl	y_lora_read
 3679              	.LVL410:
1247:FML/Src/y_lora.c ****                                  | (datarate << 4) | (crcOn << 2) | ((symbTimeout >> 8) & ~RFLR_MOD
 3680              		.loc 1 1247 132 view .LVU909
 3681 0186 00F00802 		and	r2, r0, #8
1248:FML/Src/y_lora.c **** 
 3682              		.loc 1 1248 46 view .LVU910
 3683 018a 3B01     		lsls	r3, r7, #4
 3684 018c DBB2     		uxtb	r3, r3
1248:FML/Src/y_lora.c **** 
 3685              		.loc 1 1248 34 view .LVU911
 3686 018e 1A43     		orrs	r2, r2, r3
1245:FML/Src/y_lora.c ****                          REG_LR_MODEMCONFIG2,
 3687              		.loc 1 1245 13 view .LVU912
 3688 0190 42F00402 		orr	r2, r2, #4
 3689 0194 1E21     		movs	r1, #30
 3690 0196 2046     		mov	r0, r4
 3691 0198 FFF7FEFF 		bl	y_lora_write
 3692              	.LVL411:
1250:FML/Src/y_lora.c ****                          REG_LR_MODEMCONFIG3,
 3693              		.loc 1 1250 13 is_stmt 1 view .LVU913
1252:FML/Src/y_lora.c **** 
 3694              		.loc 1 1252 27 is_stmt 0 view .LVU914
 3695 019c 2621     		movs	r1, #38
 3696 019e 2046     		mov	r0, r4
 3697 01a0 FFF7FEFF 		bl	y_lora_read
 3698              	.LVL412:
1252:FML/Src/y_lora.c **** 
 3699              		.loc 1 1252 133 view .LVU915
 3700 01a4 94F87030 		ldrb	r3, [r4, #112]	@ zero_extendqisi2
1250:FML/Src/y_lora.c ****                          REG_LR_MODEMCONFIG3,
 3701              		.loc 1 1250 13 view .LVU916
 3702 01a8 20F00802 		bic	r2, r0, #8
 3703 01ac 42EAC302 		orr	r2, r2, r3, lsl #3
 3704 01b0 D2B2     		uxtb	r2, r2
 3705 01b2 2621     		movs	r1, #38
 3706 01b4 2046     		mov	r0, r4
 3707 01b6 FFF7FEFF 		bl	y_lora_write
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 115


 3708              	.LVL413:
1254:FML/Src/y_lora.c **** 
 3709              		.loc 1 1254 13 is_stmt 1 view .LVU917
 3710 01ba 0522     		movs	r2, #5
 3711 01bc 1F21     		movs	r1, #31
 3712 01be 2046     		mov	r0, r4
 3713 01c0 FFF7FEFF 		bl	y_lora_write
 3714              	.LVL414:
1256:FML/Src/y_lora.c ****             y_lora_write(lora, REG_LR_PREAMBLELSB, (uint8_t) (preambleLen & 0xFF));
 3715              		.loc 1 1256 13 view .LVU918
 3716 01c4 0022     		movs	r2, #0
 3717 01c6 2021     		movs	r1, #32
 3718 01c8 2046     		mov	r0, r4
 3719 01ca FFF7FEFF 		bl	y_lora_write
 3720              	.LVL415:
1257:FML/Src/y_lora.c **** 
 3721              		.loc 1 1257 13 view .LVU919
 3722 01ce 0622     		movs	r2, #6
 3723 01d0 2121     		movs	r1, #33
 3724 01d2 2046     		mov	r0, r4
 3725 01d4 FFF7FEFF 		bl	y_lora_write
 3726              	.LVL416:
1259:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_PAYLOADLENGTH, payloadLen);
 3727              		.loc 1 1259 13 view .LVU920
1263:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_PLLHOP, (y_lora_read(lora, REG_LR_PLLHOP) & RFLR_PLLHOP_F
 3728              		.loc 1 1263 13 view .LVU921
1263:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_PLLHOP, (y_lora_read(lora, REG_LR_PLLHOP) & RFLR_PLLHOP_F
 3729              		.loc 1 1263 35 is_stmt 0 view .LVU922
 3730 01d8 94F87730 		ldrb	r3, [r4, #119]	@ zero_extendqisi2
1263:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_PLLHOP, (y_lora_read(lora, REG_LR_PLLHOP) & RFLR_PLLHOP_F
 3731              		.loc 1 1263 16 view .LVU923
 3732 01dc DBB9     		cbnz	r3, .L276
 3733              	.L265:
1268:FML/Src/y_lora.c ****                 // ERRATA 2.1 - Sensitivity Optimization with a 500 kHz Bandwidth
 3734              		.loc 1 1268 13 is_stmt 1 view .LVU924
1268:FML/Src/y_lora.c ****                 // ERRATA 2.1 - Sensitivity Optimization with a 500 kHz Bandwidth
 3735              		.loc 1 1268 16 is_stmt 0 view .LVU925
 3736 01de 092E     		cmp	r6, #9
 3737 01e0 36D1     		bne	.L266
1268:FML/Src/y_lora.c ****                 // ERRATA 2.1 - Sensitivity Optimization with a 500 kHz Bandwidth
 3738              		.loc 1 1268 51 discriminator 1 view .LVU926
 3739 01e2 E26A     		ldr	r2, [r4, #44]
1268:FML/Src/y_lora.c ****                 // ERRATA 2.1 - Sensitivity Optimization with a 500 kHz Bandwidth
 3740              		.loc 1 1268 34 discriminator 1 view .LVU927
 3741 01e4 3A4B     		ldr	r3, .L278+24
 3742 01e6 9A42     		cmp	r2, r3
 3743 01e8 27D9     		bls	.L267
1270:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_HIGHBWOPTIMIZE2, 0x64);
 3744              		.loc 1 1270 17 is_stmt 1 view .LVU928
 3745 01ea 0222     		movs	r2, #2
 3746 01ec 3621     		movs	r1, #54
 3747 01ee 2046     		mov	r0, r4
 3748 01f0 FFF7FEFF 		bl	y_lora_write
 3749              	.LVL417:
1271:FML/Src/y_lora.c ****             } else if (bandwidth == 9) {
 3750              		.loc 1 1271 17 view .LVU929
 3751 01f4 6422     		movs	r2, #100
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 116


 3752 01f6 3A21     		movs	r1, #58
 3753 01f8 2046     		mov	r0, r4
 3754 01fa FFF7FEFF 		bl	y_lora_write
 3755              	.LVL418:
 3756 01fe 2CE0     		b	.L268
 3757              	.L274:
1234:FML/Src/y_lora.c ****                 lora->setting.LoRa.LowDatarateOptimize = 0x01;
 3758              		.loc 1 1234 56 is_stmt 0 discriminator 1 view .LVU930
 3759 0200 A7F10B03 		sub	r3, r7, #11
1234:FML/Src/y_lora.c ****                 lora->setting.LoRa.LowDatarateOptimize = 0x01;
 3760              		.loc 1 1234 35 discriminator 1 view .LVU931
 3761 0204 012B     		cmp	r3, #1
 3762 0206 A7D8     		bhi	.L261
 3763              	.L262:
1235:FML/Src/y_lora.c ****             } else {
 3764              		.loc 1 1235 17 is_stmt 1 view .LVU932
1235:FML/Src/y_lora.c ****             } else {
 3765              		.loc 1 1235 56 is_stmt 0 view .LVU933
 3766 0208 0123     		movs	r3, #1
 3767 020a 84F87030 		strb	r3, [r4, #112]
 3768 020e A8E7     		b	.L264
 3769              	.L275:
1234:FML/Src/y_lora.c ****                 lora->setting.LoRa.LowDatarateOptimize = 0x01;
 3770              		.loc 1 1234 99 discriminator 4 view .LVU934
 3771 0210 0C2F     		cmp	r7, #12
 3772 0212 A3D1     		bne	.L263
 3773 0214 F8E7     		b	.L262
 3774              	.L276:
1264:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_HOPPERIOD, lora->setting.LoRa.HopPeriod);
 3775              		.loc 1 1264 17 is_stmt 1 view .LVU935
1264:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_HOPPERIOD, lora->setting.LoRa.HopPeriod);
 3776              		.loc 1 1264 52 is_stmt 0 view .LVU936
 3777 0216 4421     		movs	r1, #68
 3778 0218 2046     		mov	r0, r4
 3779 021a FFF7FEFF 		bl	y_lora_read
 3780              	.LVL419:
1264:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_HOPPERIOD, lora->setting.LoRa.HopPeriod);
 3781              		.loc 1 1264 17 view .LVU937
 3782 021e 60F07F02 		orn	r2, r0, #127
 3783 0222 D2B2     		uxtb	r2, r2
 3784 0224 4421     		movs	r1, #68
 3785 0226 2046     		mov	r0, r4
 3786 0228 FFF7FEFF 		bl	y_lora_write
 3787              	.LVL420:
1265:FML/Src/y_lora.c ****             }
 3788              		.loc 1 1265 17 is_stmt 1 view .LVU938
 3789 022c 94F87820 		ldrb	r2, [r4, #120]	@ zero_extendqisi2
 3790 0230 2421     		movs	r1, #36
 3791 0232 2046     		mov	r0, r4
 3792 0234 FFF7FEFF 		bl	y_lora_write
 3793              	.LVL421:
 3794 0238 D1E7     		b	.L265
 3795              	.L267:
1272:FML/Src/y_lora.c ****                 // ERRATA 2.1 - Sensitivity Optimization with a 500 kHz Bandwidth
 3796              		.loc 1 1272 20 view .LVU939
1274:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_HIGHBWOPTIMIZE2, 0x7F);
 3797              		.loc 1 1274 17 view .LVU940
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 117


 3798 023a 0222     		movs	r2, #2
 3799 023c 3621     		movs	r1, #54
 3800 023e 2046     		mov	r0, r4
 3801 0240 FFF7FEFF 		bl	y_lora_write
 3802              	.LVL422:
1275:FML/Src/y_lora.c ****             } else {
 3803              		.loc 1 1275 17 view .LVU941
 3804 0244 7F22     		movs	r2, #127
 3805 0246 3A21     		movs	r1, #58
 3806 0248 2046     		mov	r0, r4
 3807 024a FFF7FEFF 		bl	y_lora_write
 3808              	.LVL423:
 3809 024e 04E0     		b	.L268
 3810              	.L266:
1278:FML/Src/y_lora.c ****             }
 3811              		.loc 1 1278 17 view .LVU942
 3812 0250 0322     		movs	r2, #3
 3813 0252 3621     		movs	r1, #54
 3814 0254 2046     		mov	r0, r4
 3815 0256 FFF7FEFF 		bl	y_lora_write
 3816              	.LVL424:
 3817              	.L268:
1281:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_DETECTOPTIMIZE, (y_lora_read(lora, REG_LR_DETECTOPTIMIZE)
 3818              		.loc 1 1281 13 view .LVU943
1281:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_DETECTOPTIMIZE, (y_lora_read(lora, REG_LR_DETECTOPTIMIZE)
 3819              		.loc 1 1281 16 is_stmt 0 view .LVU944
 3820 025a 062F     		cmp	r7, #6
 3821 025c 18D0     		beq	.L277
1285:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_DETECTIONTHRESHOLD, RFLR_DETECTIONTHRESH_SF7_TO_SF12);
 3822              		.loc 1 1285 17 is_stmt 1 view .LVU945
1285:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_DETECTIONTHRESHOLD, RFLR_DETECTIONTHRESH_SF7_TO_SF12);
 3823              		.loc 1 1285 60 is_stmt 0 view .LVU946
 3824 025e 3121     		movs	r1, #49
 3825 0260 2046     		mov	r0, r4
 3826 0262 FFF7FEFF 		bl	y_lora_read
 3827              	.LVL425:
1285:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_DETECTIONTHRESHOLD, RFLR_DETECTIONTHRESH_SF7_TO_SF12);
 3828              		.loc 1 1285 17 view .LVU947
 3829 0266 20F00702 		bic	r2, r0, #7
 3830 026a 42F00302 		orr	r2, r2, #3
 3831 026e 02F0FB02 		and	r2, r2, #251
 3832 0272 3121     		movs	r1, #49
 3833 0274 2046     		mov	r0, r4
 3834 0276 FFF7FEFF 		bl	y_lora_write
 3835              	.LVL426:
1286:FML/Src/y_lora.c ****             }
 3836              		.loc 1 1286 17 is_stmt 1 view .LVU948
 3837 027a 0A22     		movs	r2, #10
 3838 027c 3721     		movs	r1, #55
 3839 027e 2046     		mov	r0, r4
 3840 0280 FFF7FEFF 		bl	y_lora_write
 3841              	.LVL427:
 3842              	.L270:
1289:FML/Src/y_lora.c ****         } break;
 3843              		.loc 1 1289 13 view .LVU949
 3844 0284 FF22     		movs	r2, #255
 3845 0286 0121     		movs	r1, #1
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 118


 3846 0288 2046     		mov	r0, r4
 3847 028a FFF7FEFF 		bl	y_lora_set_max_payload_length
 3848              	.LVL428:
1290:FML/Src/y_lora.c ****     }
 3849              		.loc 1 1290 11 view .LVU950
 3850 028e C5E6     		b	.L254
 3851              	.L277:
1282:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_DETECTIONTHRESHOLD, RFLR_DETECTIONTHRESH_SF6);
 3852              		.loc 1 1282 17 view .LVU951
1282:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_DETECTIONTHRESHOLD, RFLR_DETECTIONTHRESH_SF6);
 3853              		.loc 1 1282 60 is_stmt 0 view .LVU952
 3854 0290 3121     		movs	r1, #49
 3855 0292 2046     		mov	r0, r4
 3856 0294 FFF7FEFF 		bl	y_lora_read
 3857              	.LVL429:
1282:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_DETECTIONTHRESHOLD, RFLR_DETECTIONTHRESH_SF6);
 3858              		.loc 1 1282 17 view .LVU953
 3859 0298 20F00702 		bic	r2, r0, #7
 3860 029c 42F00502 		orr	r2, r2, #5
 3861 02a0 02F0FD02 		and	r2, r2, #253
 3862 02a4 3121     		movs	r1, #49
 3863 02a6 2046     		mov	r0, r4
 3864 02a8 FFF7FEFF 		bl	y_lora_write
 3865              	.LVL430:
1283:FML/Src/y_lora.c ****             } else {
 3866              		.loc 1 1283 17 is_stmt 1 view .LVU954
 3867 02ac 0C22     		movs	r2, #12
 3868 02ae 3721     		movs	r1, #55
 3869 02b0 2046     		mov	r0, r4
 3870 02b2 FFF7FEFF 		bl	y_lora_write
 3871              	.LVL431:
 3872 02b6 E5E7     		b	.L270
 3873              	.L279:
 3874              		.align	3
 3875              	.L278:
 3876 02b8 00000000 		.word	0
 3877 02bc 80847E41 		.word	1098810496
 3878 02c0 0000F03F 		.word	1072693248
 3879 02c4 00002040 		.word	1075838976
 3880 02c8 00001440 		.word	1075052544
 3881 02cc 00408F40 		.word	1083129856
 3882 02d0 40DD4A1F 		.word	525000000
 3883              		.cfi_endproc
 3884              	.LFE319:
 3886              		.section	.text.Lora_Init,"ax",%progbits
 3887              		.align	1
 3888              		.global	Lora_Init
 3889              		.syntax unified
 3890              		.thumb
 3891              		.thumb_func
 3893              	Lora_Init:
 3894              	.LFB300:
 451:FML/Src/y_lora.c ****     
 3895              		.loc 1 451 20 view -0
 3896              		.cfi_startproc
 3897              		@ args = 0, pretend = 0, frame = 40
 3898              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 119


 3899 0000 30B5     		push	{r4, r5, lr}
 3900              	.LCFI53:
 3901              		.cfi_def_cfa_offset 12
 3902              		.cfi_offset 4, -12
 3903              		.cfi_offset 5, -8
 3904              		.cfi_offset 14, -4
 3905 0002 8DB0     		sub	sp, sp, #52
 3906              	.LCFI54:
 3907              		.cfi_def_cfa_offset 64
 453:FML/Src/y_lora.c ****         {
 3908              		.loc 1 453 5 view .LVU956
 453:FML/Src/y_lora.c ****         {
 3909              		.loc 1 453 21 is_stmt 0 view .LVU957
 3910 0004 224C     		ldr	r4, .L285
 3911 0006 0DF1140C 		add	ip, sp, #20
 3912 000a A646     		mov	lr, r4
 3913 000c BEE80F00 		ldmia	lr!, {r0, r1, r2, r3}
 3914 0010 ACE80F00 		stmia	ip!, {r0, r1, r2, r3}
 3915 0014 9EE80700 		ldm	lr, {r0, r1, r2}
 3916 0018 8CE80700 		stm	ip, {r0, r1, r2}
 463:FML/Src/y_lora.c ****         .spi_transmit = y_lora_2_spi_transmit,
 3917              		.loc 1 463 5 is_stmt 1 view .LVU958
 463:FML/Src/y_lora.c ****         .spi_transmit = y_lora_2_spi_transmit,
 3918              		.loc 1 463 19 is_stmt 0 view .LVU959
 3919 001c 02AD     		add	r5, sp, #8
 3920 001e 04F11C03 		add	r3, r4, #28
 3921 0022 93E80700 		ldm	r3, {r0, r1, r2}
 3922 0026 85E80700 		stm	r5, {r0, r1, r2}
 468:FML/Src/y_lora.c **** 
 3923              		.loc 1 468 5 is_stmt 1 view .LVU960
 468:FML/Src/y_lora.c **** 
 3924              		.loc 1 468 16 is_stmt 0 view .LVU961
 3925 002a 2946     		mov	r1, r5
 3926 002c 05A8     		add	r0, sp, #20
 3927 002e FFF7FEFF 		bl	y_lora_create
 3928              	.LVL432:
 468:FML/Src/y_lora.c **** 
 3929              		.loc 1 468 14 view .LVU962
 3930 0032 184D     		ldr	r5, .L285+4
 3931 0034 2860     		str	r0, [r5]
 470:FML/Src/y_lora.c **** 
 3932              		.loc 1 470 5 is_stmt 1 view .LVU963
 3933 0036 184C     		ldr	r4, .L285+8
 3934 0038 2168     		ldr	r1, [r4]
 3935 003a FFF7FEFF 		bl	y_lora_set_channel
 3936              	.LVL433:
 472:FML/Src/y_lora.c **** 
 3937              		.loc 1 472 5 view .LVU964
 3938 003e 0121     		movs	r1, #1
 3939 0040 2868     		ldr	r0, [r5]
 3940 0042 FFF7FEFF 		bl	y_lora_set_modem
 3941              	.LVL434:
 480:FML/Src/y_lora.c ****     y_lora_set_rx_config(lora_dev, MODEM_LORA, jt_lora_params.Bandwidth, jt_lora_params.Datarate, j
 3942              		.loc 1 480 5 view .LVU965
 480:FML/Src/y_lora.c ****     y_lora_set_rx_config(lora_dev, MODEM_LORA, jt_lora_params.Bandwidth, jt_lora_params.Datarate, j
 3943              		.loc 1 480 109 is_stmt 0 view .LVU966
 3944 0046 A379     		ldrb	r3, [r4, #6]	@ zero_extendqisi2
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 120


 480:FML/Src/y_lora.c ****     y_lora_set_rx_config(lora_dev, MODEM_LORA, jt_lora_params.Bandwidth, jt_lora_params.Datarate, j
 3945              		.loc 1 480 5 view .LVU967
 3946 0048 E279     		ldrb	r2, [r4, #7]	@ zero_extendqisi2
 3947 004a 0192     		str	r2, [sp, #4]
 3948 004c 0093     		str	r3, [sp]
 3949 004e 6379     		ldrb	r3, [r4, #5]	@ zero_extendqisi2
 3950 0050 94F90020 		ldrsb	r2, [r4]
 3951 0054 0121     		movs	r1, #1
 3952 0056 2868     		ldr	r0, [r5]
 3953 0058 FFF7FEFF 		bl	y_lora_set_tx_config
 3954              	.LVL435:
 481:FML/Src/y_lora.c **** 
 3955              		.loc 1 481 5 is_stmt 1 view .LVU968
 3956 005c E379     		ldrb	r3, [r4, #7]	@ zero_extendqisi2
 3957 005e 0093     		str	r3, [sp]
 3958 0060 A379     		ldrb	r3, [r4, #6]	@ zero_extendqisi2
 3959 0062 6279     		ldrb	r2, [r4, #5]	@ zero_extendqisi2
 3960 0064 0121     		movs	r1, #1
 3961 0066 2868     		ldr	r0, [r5]
 3962 0068 FFF7FEFF 		bl	y_lora_set_rx_config
 3963              	.LVL436:
 483:FML/Src/y_lora.c ****     {
 3964              		.loc 1 483 5 view .LVU969
 483:FML/Src/y_lora.c ****     {
 3965              		.loc 1 483 9 is_stmt 0 view .LVU970
 3966 006c 0121     		movs	r1, #1
 3967 006e 2868     		ldr	r0, [r5]
 3968 0070 FFF7FEFF 		bl	y_lora_read
 3969              	.LVL437:
 483:FML/Src/y_lora.c ****     {
 3970              		.loc 1 483 7 view .LVU971
 3971 0074 10F0800F 		tst	r0, #128
 3972 0078 02D0     		beq	.L284
 489:FML/Src/y_lora.c **** }
 3973              		.loc 1 489 16 view .LVU972
 3974 007a 0120     		movs	r0, #1
 3975              	.L280:
 490:FML/Src/y_lora.c **** /// @brief   ÂàõÂª∫ lora ÂÆû‰æã
 3976              		.loc 1 490 1 view .LVU973
 3977 007c 0DB0     		add	sp, sp, #52
 3978              	.LCFI55:
 3979              		.cfi_remember_state
 3980              		.cfi_def_cfa_offset 12
 3981              		@ sp needed
 3982 007e 30BD     		pop	{r4, r5, pc}
 3983              	.L284:
 3984              	.LCFI56:
 3985              		.cfi_restore_state
 485:FML/Src/y_lora.c ****         return 0 ;
 3986              		.loc 1 485 9 is_stmt 1 view .LVU974
 485:FML/Src/y_lora.c ****         return 0 ;
 3987              		.loc 1 485 19 is_stmt 0 view .LVU975
 3988 0080 0121     		movs	r1, #1
 3989 0082 2868     		ldr	r0, [r5]
 3990 0084 FFF7FEFF 		bl	y_lora_read
 3991              	.LVL438:
 485:FML/Src/y_lora.c ****         return 0 ;
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 121


 3992              		.loc 1 485 17 view .LVU976
 3993 0088 044B     		ldr	r3, .L285+12
 3994 008a 1870     		strb	r0, [r3]
 486:FML/Src/y_lora.c ****     }
 3995              		.loc 1 486 9 is_stmt 1 view .LVU977
 486:FML/Src/y_lora.c ****     }
 3996              		.loc 1 486 16 is_stmt 0 view .LVU978
 3997 008c 0020     		movs	r0, #0
 3998 008e F5E7     		b	.L280
 3999              	.L286:
 4000              		.align	2
 4001              	.L285:
 4002 0090 00000000 		.word	.LANCHOR0
 4003 0094 00000000 		.word	lora_dev
 4004 0098 00000000 		.word	jt_lora_params
 4005 009c 00000000 		.word	re_code
 4006              		.cfi_endproc
 4007              	.LFE300:
 4009              		.section	.text.y_lora_set_public_network,"ax",%progbits
 4010              		.align	1
 4011              		.global	y_lora_set_public_network
 4012              		.syntax unified
 4013              		.thumb
 4014              		.thumb_func
 4016              	y_lora_set_public_network:
 4017              	.LVL439:
 4018              	.LFB322:
1461:FML/Src/y_lora.c **** 
 4019              		.loc 1 1461 60 is_stmt 1 view -0
 4020              		.cfi_startproc
 4021              		@ args = 0, pretend = 0, frame = 0
 4022              		@ frame_needed = 0, uses_anonymous_args = 0
1464:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 4023              		.loc 1 1464 5 view .LVU980
1464:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 4024              		.loc 1 1464 8 is_stmt 0 view .LVU981
 4025 0000 A0B1     		cbz	r0, .L291
1461:FML/Src/y_lora.c **** 
 4026              		.loc 1 1461 60 view .LVU982
 4027 0002 38B5     		push	{r3, r4, r5, lr}
 4028              	.LCFI57:
 4029              		.cfi_def_cfa_offset 16
 4030              		.cfi_offset 3, -16
 4031              		.cfi_offset 4, -12
 4032              		.cfi_offset 5, -8
 4033              		.cfi_offset 14, -4
 4034 0004 0C46     		mov	r4, r1
 4035 0006 0546     		mov	r5, r0
1469:FML/Src/y_lora.c ****     lora->setting.LoRa.PublicNetwork = enable;
 4036              		.loc 1 1469 5 is_stmt 1 view .LVU983
 4037 0008 0121     		movs	r1, #1
 4038              	.LVL440:
1469:FML/Src/y_lora.c ****     lora->setting.LoRa.PublicNetwork = enable;
 4039              		.loc 1 1469 5 is_stmt 0 view .LVU984
 4040 000a FFF7FEFF 		bl	y_lora_set_modem
 4041              	.LVL441:
1470:FML/Src/y_lora.c ****     if (enable == true) {
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 122


 4042              		.loc 1 1470 5 is_stmt 1 view .LVU985
1470:FML/Src/y_lora.c ****     if (enable == true) {
 4043              		.loc 1 1470 38 is_stmt 0 view .LVU986
 4044 000e 85F88040 		strb	r4, [r5, #128]
1471:FML/Src/y_lora.c ****         y_lora_write(lora, REG_LR_SYNCWORD, LORA_MAC_PUBLIC_SYNCWORD);  // Change LoRa modem SyncWo
 4045              		.loc 1 1471 5 is_stmt 1 view .LVU987
1471:FML/Src/y_lora.c ****         y_lora_write(lora, REG_LR_SYNCWORD, LORA_MAC_PUBLIC_SYNCWORD);  // Change LoRa modem SyncWo
 4046              		.loc 1 1471 8 is_stmt 0 view .LVU988
 4047 0012 2CB1     		cbz	r4, .L289
1472:FML/Src/y_lora.c ****     } else {
 4048              		.loc 1 1472 9 is_stmt 1 view .LVU989
 4049 0014 3422     		movs	r2, #52
 4050 0016 3921     		movs	r1, #57
 4051 0018 2846     		mov	r0, r5
 4052 001a FFF7FEFF 		bl	y_lora_write
 4053              	.LVL442:
 4054              	.L287:
1476:FML/Src/y_lora.c **** 
 4055              		.loc 1 1476 1 is_stmt 0 view .LVU990
 4056 001e 38BD     		pop	{r3, r4, r5, pc}
 4057              	.LVL443:
 4058              	.L289:
1474:FML/Src/y_lora.c ****     }
 4059              		.loc 1 1474 9 is_stmt 1 view .LVU991
 4060 0020 1222     		movs	r2, #18
 4061 0022 3921     		movs	r1, #57
 4062 0024 2846     		mov	r0, r5
 4063 0026 FFF7FEFF 		bl	y_lora_write
 4064              	.LVL444:
 4065 002a F8E7     		b	.L287
 4066              	.LVL445:
 4067              	.L291:
 4068              	.LCFI58:
 4069              		.cfi_def_cfa_offset 0
 4070              		.cfi_restore 3
 4071              		.cfi_restore 4
 4072              		.cfi_restore 5
 4073              		.cfi_restore 14
1474:FML/Src/y_lora.c ****     }
 4074              		.loc 1 1474 9 is_stmt 0 view .LVU992
 4075 002c 7047     		bx	lr
 4076              		.cfi_endproc
 4077              	.LFE322:
 4079              		.section	.text.y_lora_set_sleep,"ax",%progbits
 4080              		.align	1
 4081              		.global	y_lora_set_sleep
 4082              		.syntax unified
 4083              		.thumb
 4084              		.thumb_func
 4086              	y_lora_set_sleep:
 4087              	.LVL446:
 4088              	.LFB323:
1480:FML/Src/y_lora.c **** 
 4089              		.loc 1 1480 38 is_stmt 1 view -0
 4090              		.cfi_startproc
 4091              		@ args = 0, pretend = 0, frame = 0
 4092              		@ frame_needed = 0, uses_anonymous_args = 0
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 123


1483:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 4093              		.loc 1 1483 5 view .LVU994
1483:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 4094              		.loc 1 1483 8 is_stmt 0 view .LVU995
 4095 0000 40B1     		cbz	r0, .L297
1480:FML/Src/y_lora.c **** 
 4096              		.loc 1 1480 38 view .LVU996
 4097 0002 10B5     		push	{r4, lr}
 4098              	.LCFI59:
 4099              		.cfi_def_cfa_offset 8
 4100              		.cfi_offset 4, -8
 4101              		.cfi_offset 14, -4
 4102 0004 0446     		mov	r4, r0
1491:FML/Src/y_lora.c ****     lora->setting.State = RF_IDLE;
 4103              		.loc 1 1491 5 is_stmt 1 view .LVU997
 4104 0006 0021     		movs	r1, #0
 4105 0008 FFF7FEFF 		bl	_y_lora_set_op_mode
 4106              	.LVL447:
1492:FML/Src/y_lora.c **** }
 4107              		.loc 1 1492 5 view .LVU998
1492:FML/Src/y_lora.c **** }
 4108              		.loc 1 1492 25 is_stmt 0 view .LVU999
 4109 000c 0023     		movs	r3, #0
 4110 000e 84F82930 		strb	r3, [r4, #41]
1493:FML/Src/y_lora.c **** 
 4111              		.loc 1 1493 1 view .LVU1000
 4112 0012 10BD     		pop	{r4, pc}
 4113              	.LVL448:
 4114              	.L297:
 4115              	.LCFI60:
 4116              		.cfi_def_cfa_offset 0
 4117              		.cfi_restore 4
 4118              		.cfi_restore 14
1493:FML/Src/y_lora.c **** 
 4119              		.loc 1 1493 1 view .LVU1001
 4120 0014 7047     		bx	lr
 4121              		.cfi_endproc
 4122              	.LFE323:
 4124              		.section	.text.y_lora_is_channel_free,"ax",%progbits
 4125              		.align	1
 4126              		.global	y_lora_is_channel_free
 4127              		.syntax unified
 4128              		.thumb
 4129              		.thumb_func
 4131              	y_lora_is_channel_free:
 4132              	.LVL449:
 4133              	.LFB307:
 655:FML/Src/y_lora.c **** 
 4134              		.loc 1 655 117 is_stmt 1 view -0
 4135              		.cfi_startproc
 4136              		@ args = 4, pretend = 0, frame = 0
 4137              		@ frame_needed = 0, uses_anonymous_args = 0
 658:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 4138              		.loc 1 658 5 view .LVU1003
 658:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 4139              		.loc 1 658 8 is_stmt 0 view .LVU1004
 4140 0000 E0B1     		cbz	r0, .L302
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 124


 655:FML/Src/y_lora.c **** 
 4141              		.loc 1 655 117 view .LVU1005
 4142 0002 70B5     		push	{r4, r5, r6, lr}
 4143              	.LCFI61:
 4144              		.cfi_def_cfa_offset 16
 4145              		.cfi_offset 4, -16
 4146              		.cfi_offset 5, -12
 4147              		.cfi_offset 6, -8
 4148              		.cfi_offset 14, -4
 4149 0004 0E46     		mov	r6, r1
 4150 0006 1546     		mov	r5, r2
 4151 0008 0446     		mov	r4, r0
 663:FML/Src/y_lora.c ****         return false;
 4152              		.loc 1 663 5 is_stmt 1 view .LVU1006
 663:FML/Src/y_lora.c ****         return false;
 4153              		.loc 1 663 9 is_stmt 0 view .LVU1007
 4154 000a FFF7FEFF 		bl	y_lora_get_status
 4155              	.LVL450:
 663:FML/Src/y_lora.c ****         return false;
 4156              		.loc 1 663 8 view .LVU1008
 4157 000e 08B1     		cbz	r0, .L308
 664:FML/Src/y_lora.c ****     }
 4158              		.loc 1 664 16 view .LVU1009
 4159 0010 0020     		movs	r0, #0
 4160              	.L301:
 688:FML/Src/y_lora.c **** 
 4161              		.loc 1 688 1 view .LVU1010
 4162 0012 70BD     		pop	{r4, r5, r6, pc}
 4163              	.LVL451:
 4164              	.L308:
 667:FML/Src/y_lora.c ****     y_lora_set_channel(lora, freq);
 4165              		.loc 1 667 5 is_stmt 1 view .LVU1011
 4166 0014 3146     		mov	r1, r6
 4167 0016 2046     		mov	r0, r4
 4168 0018 FFF7FEFF 		bl	y_lora_set_modem
 4169              	.LVL452:
 668:FML/Src/y_lora.c ****     _y_lora_set_op_mode(lora, RF_OPMODE_RECEIVER);
 4170              		.loc 1 668 5 view .LVU1012
 4171 001c 2946     		mov	r1, r5
 4172 001e 2046     		mov	r0, r4
 4173 0020 FFF7FEFF 		bl	y_lora_set_channel
 4174              	.LVL453:
 669:FML/Src/y_lora.c **** 
 4175              		.loc 1 669 5 view .LVU1013
 4176 0024 0521     		movs	r1, #5
 4177 0026 2046     		mov	r0, r4
 4178 0028 FFF7FEFF 		bl	_y_lora_set_op_mode
 4179              	.LVL454:
 671:FML/Src/y_lora.c **** 
 4180              		.loc 1 671 5 view .LVU1014
 4181 002c 0120     		movs	r0, #1
 4182 002e FFF7FEFF 		bl	HAL_Delay
 4183              	.LVL455:
 673:FML/Src/y_lora.c ****     // todoÔºöfix itÔºå if used
 4184              		.loc 1 673 5 view .LVU1015
 686:FML/Src/y_lora.c ****     return status;
 4185              		.loc 1 686 5 view .LVU1016
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 125


 4186 0032 2046     		mov	r0, r4
 4187 0034 FFF7FEFF 		bl	y_lora_set_sleep
 4188              	.LVL456:
 687:FML/Src/y_lora.c **** }
 4189              		.loc 1 687 5 view .LVU1017
 687:FML/Src/y_lora.c **** }
 4190              		.loc 1 687 12 is_stmt 0 view .LVU1018
 4191 0038 0120     		movs	r0, #1
 4192 003a EAE7     		b	.L301
 4193              	.LVL457:
 4194              	.L302:
 4195              	.LCFI62:
 4196              		.cfi_def_cfa_offset 0
 4197              		.cfi_restore 4
 4198              		.cfi_restore 5
 4199              		.cfi_restore 6
 4200              		.cfi_restore 14
 660:FML/Src/y_lora.c ****     }
 4201              		.loc 1 660 16 view .LVU1019
 4202 003c 0020     		movs	r0, #0
 4203              	.LVL458:
 688:FML/Src/y_lora.c **** 
 4204              		.loc 1 688 1 view .LVU1020
 4205 003e 7047     		bx	lr
 4206              		.cfi_endproc
 4207              	.LFE307:
 4209              		.section	.text.y_lora_get_random,"ax",%progbits
 4210              		.align	1
 4211              		.global	y_lora_get_random
 4212              		.syntax unified
 4213              		.thumb
 4214              		.thumb_func
 4216              	y_lora_get_random:
 4217              	.LVL459:
 4218              	.LFB311:
 812:FML/Src/y_lora.c **** 
 4219              		.loc 1 812 43 is_stmt 1 view -0
 4220              		.cfi_startproc
 4221              		@ args = 0, pretend = 0, frame = 0
 4222              		@ frame_needed = 0, uses_anonymous_args = 0
 812:FML/Src/y_lora.c **** 
 4223              		.loc 1 812 43 is_stmt 0 view .LVU1022
 4224 0000 70B5     		push	{r4, r5, r6, lr}
 4225              	.LCFI63:
 4226              		.cfi_def_cfa_offset 16
 4227              		.cfi_offset 4, -16
 4228              		.cfi_offset 5, -12
 4229              		.cfi_offset 6, -8
 4230              		.cfi_offset 14, -4
 815:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 4231              		.loc 1 815 5 is_stmt 1 view .LVU1023
 815:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 4232              		.loc 1 815 8 is_stmt 0 view .LVU1024
 4233 0002 18B3     		cbz	r0, .L313
 4234 0004 0646     		mov	r6, r0
 821:FML/Src/y_lora.c **** 
 4235              		.loc 1 821 5 is_stmt 1 view .LVU1025
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 126


 4236 0006 0121     		movs	r1, #1
 4237 0008 FFF7FEFF 		bl	y_lora_set_modem
 4238              	.LVL460:
 824:FML/Src/y_lora.c ****                  REG_LR_IRQFLAGSMASK,
 4239              		.loc 1 824 5 view .LVU1026
 4240 000c FF22     		movs	r2, #255
 4241 000e 1121     		movs	r1, #17
 4242 0010 3046     		mov	r0, r6
 4243 0012 FFF7FEFF 		bl	y_lora_write
 4244              	.LVL461:
 830:FML/Src/y_lora.c **** 
 4245              		.loc 1 830 5 view .LVU1027
 4246 0016 0521     		movs	r1, #5
 4247 0018 3046     		mov	r0, r6
 4248 001a FFF7FEFF 		bl	_y_lora_set_op_mode
 4249              	.LVL462:
 832:FML/Src/y_lora.c ****     for (uint8_t i = 0; i < 32; i++) {
 4250              		.loc 1 832 5 view .LVU1028
 833:FML/Src/y_lora.c ****         HAL_Delay(1);
 4251              		.loc 1 833 5 view .LVU1029
 4252              	.LBB8:
 833:FML/Src/y_lora.c ****         HAL_Delay(1);
 4253              		.loc 1 833 10 view .LVU1030
 833:FML/Src/y_lora.c ****         HAL_Delay(1);
 4254              		.loc 1 833 18 is_stmt 0 view .LVU1031
 4255 001e 0024     		movs	r4, #0
 4256              	.LBE8:
 832:FML/Src/y_lora.c ****     for (uint8_t i = 0; i < 32; i++) {
 4257              		.loc 1 832 14 view .LVU1032
 4258 0020 2546     		mov	r5, r4
 4259              	.LBB9:
 833:FML/Src/y_lora.c ****         HAL_Delay(1);
 4260              		.loc 1 833 5 view .LVU1033
 4261 0022 0CE0     		b	.L311
 4262              	.LVL463:
 4263              	.L312:
 834:FML/Src/y_lora.c ****         rnd |= ((uint32_t) y_lora_read(lora, REG_LR_RSSIWIDEBAND) & 0x01) << i;  // Êú™ÁªèËøáÊª§ÁöÑ
 4264              		.loc 1 834 9 is_stmt 1 discriminator 3 view .LVU1034
 4265 0024 0120     		movs	r0, #1
 4266 0026 FFF7FEFF 		bl	HAL_Delay
 4267              	.LVL464:
 835:FML/Src/y_lora.c ****     }
 4268              		.loc 1 835 9 discriminator 3 view .LVU1035
 835:FML/Src/y_lora.c ****     }
 4269              		.loc 1 835 28 is_stmt 0 discriminator 3 view .LVU1036
 4270 002a 2C21     		movs	r1, #44
 4271 002c 3046     		mov	r0, r6
 4272 002e FFF7FEFF 		bl	y_lora_read
 4273              	.LVL465:
 835:FML/Src/y_lora.c ****     }
 4274              		.loc 1 835 67 discriminator 3 view .LVU1037
 4275 0032 00F00100 		and	r0, r0, #1
 835:FML/Src/y_lora.c ****     }
 4276              		.loc 1 835 75 discriminator 3 view .LVU1038
 4277 0036 A040     		lsls	r0, r0, r4
 835:FML/Src/y_lora.c ****     }
 4278              		.loc 1 835 13 discriminator 3 view .LVU1039
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 127


 4279 0038 0543     		orrs	r5, r5, r0
 4280              	.LVL466:
 833:FML/Src/y_lora.c ****         HAL_Delay(1);
 4281              		.loc 1 833 34 is_stmt 1 discriminator 3 view .LVU1040
 4282 003a 0134     		adds	r4, r4, #1
 4283              	.LVL467:
 833:FML/Src/y_lora.c ****         HAL_Delay(1);
 4284              		.loc 1 833 34 is_stmt 0 discriminator 3 view .LVU1041
 4285 003c E4B2     		uxtb	r4, r4
 4286              	.LVL468:
 4287              	.L311:
 833:FML/Src/y_lora.c ****         HAL_Delay(1);
 4288              		.loc 1 833 27 is_stmt 1 discriminator 1 view .LVU1042
 4289 003e 1F2C     		cmp	r4, #31
 4290 0040 F0D9     		bls	.L312
 4291              	.LBE9:
 838:FML/Src/y_lora.c **** 
 4292              		.loc 1 838 5 view .LVU1043
 4293 0042 3046     		mov	r0, r6
 4294 0044 FFF7FEFF 		bl	y_lora_set_sleep
 4295              	.LVL469:
 840:FML/Src/y_lora.c **** }
 4296              		.loc 1 840 5 view .LVU1044
 4297              	.L309:
 841:FML/Src/y_lora.c **** 
 4298              		.loc 1 841 1 is_stmt 0 view .LVU1045
 4299 0048 2846     		mov	r0, r5
 4300 004a 70BD     		pop	{r4, r5, r6, pc}
 4301              	.LVL470:
 4302              	.L313:
 817:FML/Src/y_lora.c ****     }
 4303              		.loc 1 817 16 view .LVU1046
 4304 004c 0025     		movs	r5, #0
 4305 004e FBE7     		b	.L309
 4306              		.cfi_endproc
 4307              	.LFE311:
 4309              		.section	.text.y_lora_set_stby,"ax",%progbits
 4310              		.align	1
 4311              		.global	y_lora_set_stby
 4312              		.syntax unified
 4313              		.thumb
 4314              		.thumb_func
 4316              	y_lora_set_stby:
 4317              	.LVL471:
 4318              	.LFB324:
1497:FML/Src/y_lora.c **** 
 4319              		.loc 1 1497 37 is_stmt 1 view -0
 4320              		.cfi_startproc
 4321              		@ args = 0, pretend = 0, frame = 0
 4322              		@ frame_needed = 0, uses_anonymous_args = 0
1500:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 4323              		.loc 1 1500 5 view .LVU1048
1500:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 4324              		.loc 1 1500 8 is_stmt 0 view .LVU1049
 4325 0000 40B1     		cbz	r0, .L318
1497:FML/Src/y_lora.c **** 
 4326              		.loc 1 1497 37 view .LVU1050
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 128


 4327 0002 10B5     		push	{r4, lr}
 4328              	.LCFI64:
 4329              		.cfi_def_cfa_offset 8
 4330              		.cfi_offset 4, -8
 4331              		.cfi_offset 14, -4
 4332 0004 0446     		mov	r4, r0
1508:FML/Src/y_lora.c ****     lora->setting.State = RF_IDLE;
 4333              		.loc 1 1508 5 is_stmt 1 view .LVU1051
 4334 0006 0121     		movs	r1, #1
 4335 0008 FFF7FEFF 		bl	_y_lora_set_op_mode
 4336              	.LVL472:
1509:FML/Src/y_lora.c **** }
 4337              		.loc 1 1509 5 view .LVU1052
1509:FML/Src/y_lora.c **** }
 4338              		.loc 1 1509 25 is_stmt 0 view .LVU1053
 4339 000c 0023     		movs	r3, #0
 4340 000e 84F82930 		strb	r3, [r4, #41]
1510:FML/Src/y_lora.c **** 
 4341              		.loc 1 1510 1 view .LVU1054
 4342 0012 10BD     		pop	{r4, pc}
 4343              	.LVL473:
 4344              	.L318:
 4345              	.LCFI65:
 4346              		.cfi_def_cfa_offset 0
 4347              		.cfi_restore 4
 4348              		.cfi_restore 14
1510:FML/Src/y_lora.c **** 
 4349              		.loc 1 1510 1 view .LVU1055
 4350 0014 7047     		bx	lr
 4351              		.cfi_endproc
 4352              	.LFE324:
 4354              		.section	.text.y_lora_send,"ax",%progbits
 4355              		.align	1
 4356              		.global	y_lora_send
 4357              		.syntax unified
 4358              		.thumb
 4359              		.thumb_func
 4361              	y_lora_send:
 4362              	.LVL474:
 4363              	.LFB308:
 694:FML/Src/y_lora.c **** 
 4364              		.loc 1 694 64 is_stmt 1 view -0
 4365              		.cfi_startproc
 4366              		@ args = 0, pretend = 0, frame = 8
 4367              		@ frame_needed = 0, uses_anonymous_args = 0
 694:FML/Src/y_lora.c **** 
 4368              		.loc 1 694 64 is_stmt 0 view .LVU1057
 4369 0000 30B5     		push	{r4, r5, lr}
 4370              	.LCFI66:
 4371              		.cfi_def_cfa_offset 12
 4372              		.cfi_offset 4, -12
 4373              		.cfi_offset 5, -8
 4374              		.cfi_offset 14, -4
 4375 0002 83B0     		sub	sp, sp, #12
 4376              	.LCFI67:
 4377              		.cfi_def_cfa_offset 24
 4378 0004 8DF80720 		strb	r2, [sp, #7]
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 129


 697:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 4379              		.loc 1 697 5 is_stmt 1 view .LVU1058
 697:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 4380              		.loc 1 697 8 is_stmt 0 view .LVU1059
 4381 0008 30B1     		cbz	r0, .L321
 4382 000a 0D46     		mov	r5, r1
 4383 000c 0446     		mov	r4, r0
 702:FML/Src/y_lora.c ****     switch (lora->setting.Modem) {
 4384              		.loc 1 702 5 is_stmt 1 view .LVU1060
 4385              	.LVL475:
 703:FML/Src/y_lora.c **** 
 4386              		.loc 1 703 5 view .LVU1061
 703:FML/Src/y_lora.c **** 
 4387              		.loc 1 703 26 is_stmt 0 view .LVU1062
 4388 000e 90F82830 		ldrb	r3, [r0, #40]	@ zero_extendqisi2
 703:FML/Src/y_lora.c **** 
 4389              		.loc 1 703 5 view .LVU1063
 4390 0012 1BB1     		cbz	r3, .L323
 4391 0014 012B     		cmp	r3, #1
 4392 0016 33D0     		beq	.L324
 4393              	.LVL476:
 4394              	.L321:
 762:FML/Src/y_lora.c **** 
 4395              		.loc 1 762 1 view .LVU1064
 4396 0018 03B0     		add	sp, sp, #12
 4397              	.LCFI68:
 4398              		.cfi_remember_state
 4399              		.cfi_def_cfa_offset 12
 4400              		@ sp needed
 4401 001a 30BD     		pop	{r4, r5, pc}
 4402              	.LVL477:
 4403              	.L323:
 4404              	.LCFI69:
 4405              		.cfi_restore_state
 706:FML/Src/y_lora.c ****             lora->setting.FskPacketHandler.Size    = size;
 4406              		.loc 1 706 13 is_stmt 1 view .LVU1065
 706:FML/Src/y_lora.c ****             lora->setting.FskPacketHandler.Size    = size;
 4407              		.loc 1 706 52 is_stmt 0 view .LVU1066
 4408 001c 0023     		movs	r3, #0
 4409 001e A0F86030 		strh	r3, [r0, #96]	@ movhi
 707:FML/Src/y_lora.c **** 
 4410              		.loc 1 707 13 is_stmt 1 view .LVU1067
 707:FML/Src/y_lora.c **** 
 4411              		.loc 1 707 52 is_stmt 0 view .LVU1068
 4412 0022 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
 4413              	.LVL478:
 707:FML/Src/y_lora.c **** 
 4414              		.loc 1 707 52 view .LVU1069
 4415 0026 A0F85E20 		strh	r2, [r0, #94]	@ movhi
 709:FML/Src/y_lora.c ****                 _y_lora_write_fifo(lora, (uint8_t *) &size, 1);
 4416              		.loc 1 709 13 is_stmt 1 view .LVU1070
 709:FML/Src/y_lora.c ****                 _y_lora_write_fifo(lora, (uint8_t *) &size, 1);
 4417              		.loc 1 709 34 is_stmt 0 view .LVU1071
 4418 002a 90F84630 		ldrb	r3, [r0, #70]	@ zero_extendqisi2
 709:FML/Src/y_lora.c ****                 _y_lora_write_fifo(lora, (uint8_t *) &size, 1);
 4419              		.loc 1 709 16 view .LVU1072
 4420 002e D3B9     		cbnz	r3, .L326
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 130


 710:FML/Src/y_lora.c ****             } else {
 4421              		.loc 1 710 17 is_stmt 1 view .LVU1073
 4422 0030 0122     		movs	r2, #1
 4423 0032 0DF10701 		add	r1, sp, #7
 4424              	.LVL479:
 710:FML/Src/y_lora.c ****             } else {
 4425              		.loc 1 710 17 is_stmt 0 view .LVU1074
 4426 0036 FFF7FEFF 		bl	_y_lora_write_fifo
 4427              	.LVL480:
 4428              	.L327:
 715:FML/Src/y_lora.c ****                 lora->setting.FskPacketHandler.ChunkSize = size;
 4429              		.loc 1 715 13 is_stmt 1 view .LVU1075
 715:FML/Src/y_lora.c ****                 lora->setting.FskPacketHandler.ChunkSize = size;
 4430              		.loc 1 715 28 is_stmt 0 view .LVU1076
 4431 003a 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
 4432 003e 531E     		subs	r3, r2, #1
 4433 0040 DBB2     		uxtb	r3, r3
 715:FML/Src/y_lora.c ****                 lora->setting.FskPacketHandler.ChunkSize = size;
 4434              		.loc 1 715 16 view .LVU1077
 4435 0042 3F2B     		cmp	r3, #63
 4436 0044 13D8     		bhi	.L328
 716:FML/Src/y_lora.c ****             } else {
 4437              		.loc 1 716 17 is_stmt 1 view .LVU1078
 716:FML/Src/y_lora.c ****             } else {
 4438              		.loc 1 716 58 is_stmt 0 view .LVU1079
 4439 0046 84F86320 		strb	r2, [r4, #99]
 4440              	.L329:
 723:FML/Src/y_lora.c ****             lora->setting.FskPacketHandler.NbBytes += lora->setting.FskPacketHandler.ChunkSize;
 4441              		.loc 1 723 13 is_stmt 1 view .LVU1080
 4442 004a 94F86320 		ldrb	r2, [r4, #99]	@ zero_extendqisi2
 4443 004e 2946     		mov	r1, r5
 4444 0050 2046     		mov	r0, r4
 4445 0052 FFF7FEFF 		bl	_y_lora_write_fifo
 4446              	.LVL481:
 724:FML/Src/y_lora.c ****             txTimeout = lora->setting.Fsk.TxTimeout;
 4447              		.loc 1 724 13 view .LVU1081
 724:FML/Src/y_lora.c ****             txTimeout = lora->setting.Fsk.TxTimeout;
 4448              		.loc 1 724 43 is_stmt 0 view .LVU1082
 4449 0056 B4F86030 		ldrh	r3, [r4, #96]
 724:FML/Src/y_lora.c ****             txTimeout = lora->setting.Fsk.TxTimeout;
 4450              		.loc 1 724 85 view .LVU1083
 4451 005a 94F86320 		ldrb	r2, [r4, #99]	@ zero_extendqisi2
 724:FML/Src/y_lora.c ****             txTimeout = lora->setting.Fsk.TxTimeout;
 4452              		.loc 1 724 52 view .LVU1084
 4453 005e 1344     		add	r3, r3, r2
 4454 0060 A4F86030 		strh	r3, [r4, #96]	@ movhi
 725:FML/Src/y_lora.c ****         } break;
 4455              		.loc 1 725 13 is_stmt 1 view .LVU1085
 4456              	.LVL482:
 726:FML/Src/y_lora.c **** 
 4457              		.loc 1 726 11 view .LVU1086
 4458 0064 D8E7     		b	.L321
 4459              	.LVL483:
 4460              	.L326:
 712:FML/Src/y_lora.c ****             }
 4461              		.loc 1 712 17 view .LVU1087
 4462 0066 3221     		movs	r1, #50
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 131


 4463              	.LVL484:
 712:FML/Src/y_lora.c ****             }
 4464              		.loc 1 712 17 is_stmt 0 view .LVU1088
 4465 0068 FFF7FEFF 		bl	y_lora_write
 4466              	.LVL485:
 712:FML/Src/y_lora.c ****             }
 4467              		.loc 1 712 17 view .LVU1089
 4468 006c E5E7     		b	.L327
 4469              	.L328:
 718:FML/Src/y_lora.c ****                 lora->setting.FskPacketHandler.ChunkSize = 32;
 4470              		.loc 1 718 17 is_stmt 1 view .LVU1090
 4471 006e 2946     		mov	r1, r5
 4472 0070 04F18C00 		add	r0, r4, #140
 4473 0074 FFF7FEFF 		bl	memcpy1
 4474              	.LVL486:
 719:FML/Src/y_lora.c ****             }
 4475              		.loc 1 719 17 view .LVU1091
 719:FML/Src/y_lora.c ****             }
 4476              		.loc 1 719 58 is_stmt 0 view .LVU1092
 4477 0078 2023     		movs	r3, #32
 4478 007a 84F86330 		strb	r3, [r4, #99]
 4479 007e E4E7     		b	.L329
 4480              	.LVL487:
 4481              	.L324:
 729:FML/Src/y_lora.c ****                 y_lora_write(lora,
 4482              		.loc 1 729 13 is_stmt 1 view .LVU1093
 729:FML/Src/y_lora.c ****                 y_lora_write(lora,
 4483              		.loc 1 729 35 is_stmt 0 view .LVU1094
 4484 0080 90F87930 		ldrb	r3, [r0, #121]	@ zero_extendqisi2
 729:FML/Src/y_lora.c ****                 y_lora_write(lora,
 4485              		.loc 1 729 16 view .LVU1095
 4486 0084 6BB3     		cbz	r3, .L330
 730:FML/Src/y_lora.c ****                              REG_LR_INVERTIQ,
 4487              		.loc 1 730 17 is_stmt 1 view .LVU1096
 732:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON);
 4488              		.loc 1 732 32 is_stmt 0 view .LVU1097
 4489 0086 3321     		movs	r1, #51
 4490              	.LVL488:
 732:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_INVERTIQ2, RFLR_INVERTIQ2_ON);
 4491              		.loc 1 732 32 view .LVU1098
 4492 0088 FFF7FEFF 		bl	y_lora_read
 4493              	.LVL489:
 730:FML/Src/y_lora.c ****                              REG_LR_INVERTIQ,
 4494              		.loc 1 730 17 view .LVU1099
 4495 008c 00F0BE02 		and	r2, r0, #190
 4496 0090 3321     		movs	r1, #51
 4497 0092 2046     		mov	r0, r4
 4498 0094 FFF7FEFF 		bl	y_lora_write
 4499              	.LVL490:
 733:FML/Src/y_lora.c ****             } else {
 4500              		.loc 1 733 17 is_stmt 1 view .LVU1100
 4501 0098 1922     		movs	r2, #25
 4502 009a 3B21     		movs	r1, #59
 4503 009c 2046     		mov	r0, r4
 4504 009e FFF7FEFF 		bl	y_lora_write
 4505              	.LVL491:
 4506              	.L331:
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 132


 741:FML/Src/y_lora.c **** 
 4507              		.loc 1 741 13 view .LVU1101
 741:FML/Src/y_lora.c **** 
 4508              		.loc 1 741 50 is_stmt 0 view .LVU1102
 4509 00a2 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
 4510 00a6 84F88820 		strb	r2, [r4, #136]
 744:FML/Src/y_lora.c **** 
 4511              		.loc 1 744 13 is_stmt 1 view .LVU1103
 4512 00aa 2221     		movs	r1, #34
 4513 00ac 2046     		mov	r0, r4
 4514 00ae FFF7FEFF 		bl	y_lora_write
 4515              	.LVL492:
 747:FML/Src/y_lora.c ****             y_lora_write(lora, REG_LR_FIFOADDRPTR, 0);
 4516              		.loc 1 747 13 view .LVU1104
 4517 00b2 0022     		movs	r2, #0
 4518 00b4 0E21     		movs	r1, #14
 4519 00b6 2046     		mov	r0, r4
 4520 00b8 FFF7FEFF 		bl	y_lora_write
 4521              	.LVL493:
 748:FML/Src/y_lora.c **** 
 4522              		.loc 1 748 13 view .LVU1105
 4523 00bc 0022     		movs	r2, #0
 4524 00be 0D21     		movs	r1, #13
 4525 00c0 2046     		mov	r0, r4
 4526 00c2 FFF7FEFF 		bl	y_lora_write
 4527              	.LVL494:
 751:FML/Src/y_lora.c ****                 y_lora_set_stby(lora);
 4528              		.loc 1 751 13 view .LVU1106
 751:FML/Src/y_lora.c ****                 y_lora_set_stby(lora);
 4529              		.loc 1 751 18 is_stmt 0 view .LVU1107
 4530 00c6 0121     		movs	r1, #1
 4531 00c8 2046     		mov	r0, r4
 4532 00ca FFF7FEFF 		bl	y_lora_read
 4533              	.LVL495:
 751:FML/Src/y_lora.c ****                 y_lora_set_stby(lora);
 4534              		.loc 1 751 16 view .LVU1108
 4535 00ce 30F0F803 		bics	r3, r0, #248
 4536 00d2 19D0     		beq	.L334
 4537              	.L332:
 756:FML/Src/y_lora.c ****             txTimeout = lora->setting.LoRa.TxTimeout;
 4538              		.loc 1 756 13 is_stmt 1 view .LVU1109
 4539 00d4 9DF80720 		ldrb	r2, [sp, #7]	@ zero_extendqisi2
 4540 00d8 2946     		mov	r1, r5
 4541 00da 2046     		mov	r0, r4
 4542 00dc FFF7FEFF 		bl	_y_lora_write_fifo
 4543              	.LVL496:
 757:FML/Src/y_lora.c ****         } break;
 4544              		.loc 1 757 13 view .LVU1110
 758:FML/Src/y_lora.c ****     }
 4545              		.loc 1 758 11 view .LVU1111
 761:FML/Src/y_lora.c **** }
 4546              		.loc 1 761 5 view .LVU1112
 758:FML/Src/y_lora.c ****     }
 4547              		.loc 1 758 11 is_stmt 0 view .LVU1113
 4548 00e0 9AE7     		b	.L321
 4549              	.LVL497:
 4550              	.L330:
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 133


 735:FML/Src/y_lora.c ****                              REG_LR_INVERTIQ,
 4551              		.loc 1 735 17 is_stmt 1 view .LVU1114
 737:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF);
 4552              		.loc 1 737 32 is_stmt 0 view .LVU1115
 4553 00e2 3321     		movs	r1, #51
 4554              	.LVL498:
 737:FML/Src/y_lora.c ****                 y_lora_write(lora, REG_LR_INVERTIQ2, RFLR_INVERTIQ2_OFF);
 4555              		.loc 1 737 32 view .LVU1116
 4556 00e4 FFF7FEFF 		bl	y_lora_read
 4557              	.LVL499:
 735:FML/Src/y_lora.c ****                              REG_LR_INVERTIQ,
 4558              		.loc 1 735 17 view .LVU1117
 4559 00e8 20F04102 		bic	r2, r0, #65
 4560 00ec 42F00102 		orr	r2, r2, #1
 4561 00f0 02F0BF02 		and	r2, r2, #191
 4562 00f4 3321     		movs	r1, #51
 4563 00f6 2046     		mov	r0, r4
 4564 00f8 FFF7FEFF 		bl	y_lora_write
 4565              	.LVL500:
 738:FML/Src/y_lora.c ****             }
 4566              		.loc 1 738 17 is_stmt 1 view .LVU1118
 4567 00fc 1D22     		movs	r2, #29
 4568 00fe 3B21     		movs	r1, #59
 4569 0100 2046     		mov	r0, r4
 4570 0102 FFF7FEFF 		bl	y_lora_write
 4571              	.LVL501:
 4572 0106 CCE7     		b	.L331
 4573              	.L334:
 752:FML/Src/y_lora.c ****                 HAL_Delay(1);
 4574              		.loc 1 752 17 view .LVU1119
 4575 0108 2046     		mov	r0, r4
 4576 010a FFF7FEFF 		bl	y_lora_set_stby
 4577              	.LVL502:
 753:FML/Src/y_lora.c ****             }
 4578              		.loc 1 753 17 view .LVU1120
 4579 010e 0120     		movs	r0, #1
 4580 0110 FFF7FEFF 		bl	HAL_Delay
 4581              	.LVL503:
 4582 0114 DEE7     		b	.L332
 4583              		.cfi_endproc
 4584              	.LFE308:
 4586              		.section	.text.y_lora_io0_irq,"ax",%progbits
 4587              		.align	1
 4588              		.global	y_lora_io0_irq
 4589              		.syntax unified
 4590              		.thumb
 4591              		.thumb_func
 4593              	y_lora_io0_irq:
 4594              	.LVL504:
 4595              	.LFB325:
1514:FML/Src/y_lora.c **** 
 4596              		.loc 1 1514 36 view -0
 4597              		.cfi_startproc
 4598              		@ args = 0, pretend = 0, frame = 8
 4599              		@ frame_needed = 0, uses_anonymous_args = 0
1517:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 4600              		.loc 1 1517 5 view .LVU1122
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 134


1517:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 4601              		.loc 1 1517 8 is_stmt 0 view .LVU1123
 4602 0000 0028     		cmp	r0, #0
 4603 0002 00F03E81 		beq	.L361
1514:FML/Src/y_lora.c **** 
 4604              		.loc 1 1514 36 view .LVU1124
 4605 0006 70B5     		push	{r4, r5, r6, lr}
 4606              	.LCFI70:
 4607              		.cfi_def_cfa_offset 16
 4608              		.cfi_offset 4, -16
 4609              		.cfi_offset 5, -12
 4610              		.cfi_offset 6, -8
 4611              		.cfi_offset 14, -4
 4612 0008 84B0     		sub	sp, sp, #16
 4613              	.LCFI71:
 4614              		.cfi_def_cfa_offset 32
 4615 000a 0446     		mov	r4, r0
1522:FML/Src/y_lora.c ****     switch (lora->setting.State) {
 4616              		.loc 1 1522 5 is_stmt 1 view .LVU1125
1522:FML/Src/y_lora.c ****     switch (lora->setting.State) {
 4617              		.loc 1 1522 22 is_stmt 0 view .LVU1126
 4618 000c 0023     		movs	r3, #0
 4619 000e 8DF80F30 		strb	r3, [sp, #15]
1523:FML/Src/y_lora.c **** 
 4620              		.loc 1 1523 5 is_stmt 1 view .LVU1127
1523:FML/Src/y_lora.c **** 
 4621              		.loc 1 1523 26 is_stmt 0 view .LVU1128
 4622 0012 90F82930 		ldrb	r3, [r0, #41]	@ zero_extendqisi2
1523:FML/Src/y_lora.c **** 
 4623              		.loc 1 1523 5 view .LVU1129
 4624 0016 012B     		cmp	r3, #1
 4625 0018 04D0     		beq	.L337
 4626 001a 022B     		cmp	r3, #2
 4627 001c 00F01E81 		beq	.L338
 4628              	.LVL505:
 4629              	.L335:
1671:FML/Src/y_lora.c **** 
 4630              		.loc 1 1671 1 view .LVU1130
 4631 0020 04B0     		add	sp, sp, #16
 4632              	.LCFI72:
 4633              		.cfi_remember_state
 4634              		.cfi_def_cfa_offset 16
 4635              		@ sp needed
 4636 0022 70BD     		pop	{r4, r5, r6, pc}
 4637              	.LVL506:
 4638              	.L337:
 4639              	.LCFI73:
 4640              		.cfi_restore_state
1528:FML/Src/y_lora.c ****                 case MODEM_FSK:
 4641              		.loc 1 1528 13 is_stmt 1 view .LVU1131
1528:FML/Src/y_lora.c ****                 case MODEM_FSK:
 4642              		.loc 1 1528 34 is_stmt 0 view .LVU1132
 4643 0024 90F82830 		ldrb	r3, [r0, #40]	@ zero_extendqisi2
 4644 0028 0BB3     		cbz	r3, .L339
 4645 002a 012B     		cmp	r3, #1
 4646 002c F8D1     		bne	.L335
 4647              	.LBB10:
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 135


1594:FML/Src/y_lora.c **** 
 4648              		.loc 1 1594 21 is_stmt 1 view .LVU1133
 4649 002e 4022     		movs	r2, #64
 4650 0030 1221     		movs	r1, #18
 4651 0032 FFF7FEFF 		bl	y_lora_write
 4652              	.LVL507:
1596:FML/Src/y_lora.c ****                     if ((irqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK) == RFLR_IRQFLAGS_PAYLOADCRC
 4653              		.loc 1 1596 21 view .LVU1134
1596:FML/Src/y_lora.c ****                     if ((irqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK) == RFLR_IRQFLAGS_PAYLOADCRC
 4654              		.loc 1 1596 32 is_stmt 0 view .LVU1135
 4655 0036 1221     		movs	r1, #18
 4656 0038 2046     		mov	r0, r4
 4657 003a FFF7FEFF 		bl	y_lora_read
 4658              	.LVL508:
1596:FML/Src/y_lora.c ****                     if ((irqFlags & RFLR_IRQFLAGS_PAYLOADCRCERROR_MASK) == RFLR_IRQFLAGS_PAYLOADCRC
 4659              		.loc 1 1596 30 view .LVU1136
 4660 003e 8DF80F00 		strb	r0, [sp, #15]
1597:FML/Src/y_lora.c ****                         // Clear Irq
 4661              		.loc 1 1597 21 is_stmt 1 view .LVU1137
1597:FML/Src/y_lora.c ****                         // Clear Irq
 4662              		.loc 1 1597 35 is_stmt 0 view .LVU1138
 4663 0042 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
1597:FML/Src/y_lora.c ****                         // Clear Irq
 4664              		.loc 1 1597 24 view .LVU1139
 4665 0046 13F0200F 		tst	r3, #32
 4666 004a 00F0A580 		beq	.L352
1599:FML/Src/y_lora.c **** 
 4667              		.loc 1 1599 25 is_stmt 1 view .LVU1140
 4668 004e 2022     		movs	r2, #32
 4669 0050 1221     		movs	r1, #18
 4670 0052 2046     		mov	r0, r4
 4671 0054 FFF7FEFF 		bl	y_lora_write
 4672              	.LVL509:
1601:FML/Src/y_lora.c ****                             lora->setting.State = RF_IDLE;
 4673              		.loc 1 1601 25 view .LVU1141
1601:FML/Src/y_lora.c ****                             lora->setting.State = RF_IDLE;
 4674              		.loc 1 1601 47 is_stmt 0 view .LVU1142
 4675 0058 94F87A30 		ldrb	r3, [r4, #122]	@ zero_extendqisi2
1601:FML/Src/y_lora.c ****                             lora->setting.State = RF_IDLE;
 4676              		.loc 1 1601 28 view .LVU1143
 4677 005c 0BB9     		cbnz	r3, .L353
1602:FML/Src/y_lora.c ****                         }
 4678              		.loc 1 1602 29 is_stmt 1 view .LVU1144
1602:FML/Src/y_lora.c ****                         }
 4679              		.loc 1 1602 49 is_stmt 0 view .LVU1145
 4680 005e 84F82930 		strb	r3, [r4, #41]
 4681              	.L353:
1606:FML/Src/y_lora.c ****                             lora->event.RxError(lora);
 4682              		.loc 1 1606 25 is_stmt 1 view .LVU1146
1606:FML/Src/y_lora.c ****                             lora->event.RxError(lora);
 4683              		.loc 1 1606 40 is_stmt 0 view .LVU1147
 4684 0062 2369     		ldr	r3, [r4, #16]
1606:FML/Src/y_lora.c ****                             lora->event.RxError(lora);
 4685              		.loc 1 1606 28 view .LVU1148
 4686 0064 002B     		cmp	r3, #0
 4687 0066 DBD0     		beq	.L335
1607:FML/Src/y_lora.c ****                         }
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 136


 4688              		.loc 1 1607 29 is_stmt 1 view .LVU1149
 4689 0068 2046     		mov	r0, r4
 4690 006a 9847     		blx	r3
 4691              	.LVL510:
 4692 006c D8E7     		b	.L335
 4693              	.LVL511:
 4694              	.L339:
1607:FML/Src/y_lora.c ****                         }
 4695              		.loc 1 1607 29 is_stmt 0 view .LVU1150
 4696              	.LBE10:
1530:FML/Src/y_lora.c ****                         irqFlags = y_lora_read(lora, REG_IRQFLAGS2);
 4697              		.loc 1 1530 21 is_stmt 1 view .LVU1151
1530:FML/Src/y_lora.c ****                         irqFlags = y_lora_read(lora, REG_IRQFLAGS2);
 4698              		.loc 1 1530 42 is_stmt 0 view .LVU1152
 4699 006e 90F84830 		ldrb	r3, [r0, #72]	@ zero_extendqisi2
1530:FML/Src/y_lora.c ****                         irqFlags = y_lora_read(lora, REG_IRQFLAGS2);
 4700              		.loc 1 1530 24 view .LVU1153
 4701 0072 13BB     		cbnz	r3, .L364
 4702              	.LVL512:
 4703              	.L341:
1560:FML/Src/y_lora.c ****                         if (lora->setting.Fsk.FixLen == false) {
 4704              		.loc 1 1560 21 is_stmt 1 view .LVU1154
1560:FML/Src/y_lora.c ****                         if (lora->setting.Fsk.FixLen == false) {
 4705              		.loc 1 1560 56 is_stmt 0 view .LVU1155
 4706 0074 B4F85E20 		ldrh	r2, [r4, #94]
1560:FML/Src/y_lora.c ****                         if (lora->setting.Fsk.FixLen == false) {
 4707              		.loc 1 1560 24 view .LVU1156
 4708 0078 002A     		cmp	r2, #0
 4709 007a 58D1     		bne	.L345
1560:FML/Src/y_lora.c ****                         if (lora->setting.Fsk.FixLen == false) {
 4710              		.loc 1 1560 102 discriminator 1 view .LVU1157
 4711 007c B4F86030 		ldrh	r3, [r4, #96]
1560:FML/Src/y_lora.c ****                         if (lora->setting.Fsk.FixLen == false) {
 4712              		.loc 1 1560 68 discriminator 1 view .LVU1158
 4713 0080 002B     		cmp	r3, #0
 4714 0082 54D1     		bne	.L345
1561:FML/Src/y_lora.c ****                             _y_lora_read_fifo(lora, (uint8_t *) &lora->setting.FskPacketHandler.Siz
 4715              		.loc 1 1561 25 is_stmt 1 view .LVU1159
1561:FML/Src/y_lora.c ****                             _y_lora_read_fifo(lora, (uint8_t *) &lora->setting.FskPacketHandler.Siz
 4716              		.loc 1 1561 46 is_stmt 0 view .LVU1160
 4717 0084 94F84630 		ldrb	r3, [r4, #70]	@ zero_extendqisi2
1561:FML/Src/y_lora.c ****                             _y_lora_read_fifo(lora, (uint8_t *) &lora->setting.FskPacketHandler.Siz
 4718              		.loc 1 1561 28 view .LVU1161
 4719 0088 002B     		cmp	r3, #0
 4720 008a 49D1     		bne	.L346
1562:FML/Src/y_lora.c ****                         } else {
 4721              		.loc 1 1562 29 is_stmt 1 view .LVU1162
 4722 008c 0122     		movs	r2, #1
 4723 008e 04F15E01 		add	r1, r4, #94
 4724 0092 2046     		mov	r0, r4
 4725 0094 FFF7FEFF 		bl	_y_lora_read_fifo
 4726              	.LVL513:
 4727              	.L347:
1566:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.NbBytes += (lora->setting.FskPacketHandler.S
 4728              		.loc 1 1566 25 view .LVU1163
1566:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.NbBytes += (lora->setting.FskPacketHandler.S
 4729              		.loc 1 1566 49 is_stmt 0 view .LVU1164
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 137


 4730 0098 04F18C01 		add	r1, r4, #140
1566:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.NbBytes += (lora->setting.FskPacketHandler.S
 4731              		.loc 1 1566 91 view .LVU1165
 4732 009c B4F86030 		ldrh	r3, [r4, #96]
1566:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.NbBytes += (lora->setting.FskPacketHandler.S
 4733              		.loc 1 1566 131 view .LVU1166
 4734 00a0 B4F85E20 		ldrh	r2, [r4, #94]
1566:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.NbBytes += (lora->setting.FskPacketHandler.S
 4735              		.loc 1 1566 25 view .LVU1167
 4736 00a4 D21A     		subs	r2, r2, r3
 4737 00a6 D2B2     		uxtb	r2, r2
 4738 00a8 1944     		add	r1, r1, r3
 4739 00aa 2046     		mov	r0, r4
 4740 00ac FFF7FEFF 		bl	_y_lora_read_fifo
 4741              	.LVL514:
1567:FML/Src/y_lora.c ****                     } else {
 4742              		.loc 1 1567 25 is_stmt 1 view .LVU1168
1567:FML/Src/y_lora.c ****                     } else {
 4743              		.loc 1 1567 98 is_stmt 0 view .LVU1169
 4744 00b0 B4F85E30 		ldrh	r3, [r4, #94]
1567:FML/Src/y_lora.c ****                     } else {
 4745              		.loc 1 1567 64 view .LVU1170
 4746 00b4 A4F86030 		strh	r3, [r4, #96]	@ movhi
 4747 00b8 47E0     		b	.L348
 4748              	.LVL515:
 4749              	.L364:
1531:FML/Src/y_lora.c ****                         if ((irqFlags & RF_IRQFLAGS2_CRCOK) != RF_IRQFLAGS2_CRCOK) {
 4750              		.loc 1 1531 25 is_stmt 1 view .LVU1171
1531:FML/Src/y_lora.c ****                         if ((irqFlags & RF_IRQFLAGS2_CRCOK) != RF_IRQFLAGS2_CRCOK) {
 4751              		.loc 1 1531 36 is_stmt 0 view .LVU1172
 4752 00ba 3F21     		movs	r1, #63
 4753 00bc FFF7FEFF 		bl	y_lora_read
 4754              	.LVL516:
1531:FML/Src/y_lora.c ****                         if ((irqFlags & RF_IRQFLAGS2_CRCOK) != RF_IRQFLAGS2_CRCOK) {
 4755              		.loc 1 1531 34 view .LVU1173
 4756 00c0 8DF80F00 		strb	r0, [sp, #15]
1532:FML/Src/y_lora.c ****                             // Clear Irqs
 4757              		.loc 1 1532 25 is_stmt 1 view .LVU1174
1532:FML/Src/y_lora.c ****                             // Clear Irqs
 4758              		.loc 1 1532 39 is_stmt 0 view .LVU1175
 4759 00c4 9DF80F30 		ldrb	r3, [sp, #15]	@ zero_extendqisi2
1532:FML/Src/y_lora.c ****                             // Clear Irqs
 4760              		.loc 1 1532 28 view .LVU1176
 4761 00c8 13F0020F 		tst	r3, #2
 4762 00cc D2D1     		bne	.L341
1534:FML/Src/y_lora.c ****                             y_lora_write(lora, REG_IRQFLAGS2, RF_IRQFLAGS2_FIFOOVERRUN);
 4763              		.loc 1 1534 29 is_stmt 1 view .LVU1177
 4764 00ce 0B22     		movs	r2, #11
 4765 00d0 3E21     		movs	r1, #62
 4766 00d2 2046     		mov	r0, r4
 4767 00d4 FFF7FEFF 		bl	y_lora_write
 4768              	.LVL517:
1535:FML/Src/y_lora.c **** 
 4769              		.loc 1 1535 29 view .LVU1178
 4770 00d8 1022     		movs	r2, #16
 4771 00da 3F21     		movs	r1, #63
 4772 00dc 2046     		mov	r0, r4
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 138


 4773 00de FFF7FEFF 		bl	y_lora_write
 4774              	.LVL518:
1539:FML/Src/y_lora.c ****                                 //osTimerStop(lora->rx_sync_timer);
 4775              		.loc 1 1539 29 view .LVU1179
1539:FML/Src/y_lora.c ****                                 //osTimerStop(lora->rx_sync_timer);
 4776              		.loc 1 1539 50 is_stmt 0 view .LVU1180
 4777 00e2 94F84A30 		ldrb	r3, [r4, #74]	@ zero_extendqisi2
1539:FML/Src/y_lora.c ****                                 //osTimerStop(lora->rx_sync_timer);
 4778              		.loc 1 1539 32 view .LVU1181
 4779 00e6 7BB9     		cbnz	r3, .L342
1541:FML/Src/y_lora.c ****                             } else {
 4780              		.loc 1 1541 33 is_stmt 1 view .LVU1182
1541:FML/Src/y_lora.c ****                             } else {
 4781              		.loc 1 1541 53 is_stmt 0 view .LVU1183
 4782 00e8 84F82930 		strb	r3, [r4, #41]
 4783              	.L343:
1548:FML/Src/y_lora.c ****                                 lora->event.RxError(lora);
 4784              		.loc 1 1548 29 is_stmt 1 view .LVU1184
1548:FML/Src/y_lora.c ****                                 lora->event.RxError(lora);
 4785              		.loc 1 1548 44 is_stmt 0 view .LVU1185
 4786 00ec 2369     		ldr	r3, [r4, #16]
1548:FML/Src/y_lora.c ****                                 lora->event.RxError(lora);
 4787              		.loc 1 1548 32 view .LVU1186
 4788 00ee 0BB1     		cbz	r3, .L344
1549:FML/Src/y_lora.c ****                             }
 4789              		.loc 1 1549 33 is_stmt 1 view .LVU1187
 4790 00f0 2046     		mov	r0, r4
 4791 00f2 9847     		blx	r3
 4792              	.LVL519:
 4793              	.L344:
1551:FML/Src/y_lora.c ****                             lora->setting.FskPacketHandler.SyncWordDetected = false;
 4794              		.loc 1 1551 29 view .LVU1188
1551:FML/Src/y_lora.c ****                             lora->setting.FskPacketHandler.SyncWordDetected = false;
 4795              		.loc 1 1551 77 is_stmt 0 view .LVU1189
 4796 00f4 0023     		movs	r3, #0
 4797 00f6 84F85430 		strb	r3, [r4, #84]
1552:FML/Src/y_lora.c ****                             lora->setting.FskPacketHandler.NbBytes          = 0;
 4798              		.loc 1 1552 29 is_stmt 1 view .LVU1190
1552:FML/Src/y_lora.c ****                             lora->setting.FskPacketHandler.NbBytes          = 0;
 4799              		.loc 1 1552 77 is_stmt 0 view .LVU1191
 4800 00fa 84F85530 		strb	r3, [r4, #85]
1553:FML/Src/y_lora.c ****                             lora->setting.FskPacketHandler.Size             = 0;
 4801              		.loc 1 1553 29 is_stmt 1 view .LVU1192
1553:FML/Src/y_lora.c ****                             lora->setting.FskPacketHandler.Size             = 0;
 4802              		.loc 1 1553 77 is_stmt 0 view .LVU1193
 4803 00fe A4F86030 		strh	r3, [r4, #96]	@ movhi
1554:FML/Src/y_lora.c ****                             break;
 4804              		.loc 1 1554 29 is_stmt 1 view .LVU1194
1554:FML/Src/y_lora.c ****                             break;
 4805              		.loc 1 1554 77 is_stmt 0 view .LVU1195
 4806 0102 A4F85E30 		strh	r3, [r4, #94]	@ movhi
1555:FML/Src/y_lora.c ****                         }
 4807              		.loc 1 1555 29 is_stmt 1 view .LVU1196
 4808 0106 8BE7     		b	.L335
 4809              	.L342:
1544:FML/Src/y_lora.c ****                                 //osTimerStart(lora->rx_sync_timer, lora->setting.Fsk.RxSingleTimeo
 4810              		.loc 1 1544 33 view .LVU1197
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 139


1544:FML/Src/y_lora.c ****                                 //osTimerStart(lora->rx_sync_timer, lora->setting.Fsk.RxSingleTimeo
 4811              		.loc 1 1544 66 is_stmt 0 view .LVU1198
 4812 0108 0D21     		movs	r1, #13
 4813 010a 2046     		mov	r0, r4
 4814 010c FFF7FEFF 		bl	y_lora_read
 4815              	.LVL520:
1544:FML/Src/y_lora.c ****                                 //osTimerStart(lora->rx_sync_timer, lora->setting.Fsk.RxSingleTimeo
 4816              		.loc 1 1544 33 view .LVU1199
 4817 0110 40F04002 		orr	r2, r0, #64
 4818 0114 D2B2     		uxtb	r2, r2
 4819 0116 0D21     		movs	r1, #13
 4820 0118 2046     		mov	r0, r4
 4821 011a FFF7FEFF 		bl	y_lora_write
 4822              	.LVL521:
 4823 011e E5E7     		b	.L343
 4824              	.L346:
1564:FML/Src/y_lora.c ****                         }
 4825              		.loc 1 1564 29 is_stmt 1 view .LVU1200
1564:FML/Src/y_lora.c ****                         }
 4826              		.loc 1 1564 67 is_stmt 0 view .LVU1201
 4827 0120 3221     		movs	r1, #50
 4828 0122 2046     		mov	r0, r4
 4829 0124 FFF7FEFF 		bl	y_lora_read
 4830              	.LVL522:
1564:FML/Src/y_lora.c ****                         }
 4831              		.loc 1 1564 65 view .LVU1202
 4832 0128 A4F85E00 		strh	r0, [r4, #94]	@ movhi
 4833 012c B4E7     		b	.L347
 4834              	.L345:
1569:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.NbBytes += (lora->setting.FskPacketHandler.S
 4835              		.loc 1 1569 25 is_stmt 1 view .LVU1203
1569:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.NbBytes += (lora->setting.FskPacketHandler.S
 4836              		.loc 1 1569 49 is_stmt 0 view .LVU1204
 4837 012e 04F18C01 		add	r1, r4, #140
1569:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.NbBytes += (lora->setting.FskPacketHandler.S
 4838              		.loc 1 1569 91 view .LVU1205
 4839 0132 B4F86030 		ldrh	r3, [r4, #96]
1569:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.NbBytes += (lora->setting.FskPacketHandler.S
 4840              		.loc 1 1569 25 view .LVU1206
 4841 0136 D21A     		subs	r2, r2, r3
 4842 0138 D2B2     		uxtb	r2, r2
 4843 013a 1944     		add	r1, r1, r3
 4844 013c 2046     		mov	r0, r4
 4845 013e FFF7FEFF 		bl	_y_lora_read_fifo
 4846              	.LVL523:
1570:FML/Src/y_lora.c ****                     }
 4847              		.loc 1 1570 25 is_stmt 1 view .LVU1207
1570:FML/Src/y_lora.c ****                     }
 4848              		.loc 1 1570 98 is_stmt 0 view .LVU1208
 4849 0142 B4F85E30 		ldrh	r3, [r4, #94]
1570:FML/Src/y_lora.c ****                     }
 4850              		.loc 1 1570 64 view .LVU1209
 4851 0146 A4F86030 		strh	r3, [r4, #96]	@ movhi
 4852              	.L348:
1574:FML/Src/y_lora.c ****                         lora->setting.State = RF_IDLE;
 4853              		.loc 1 1574 21 is_stmt 1 view .LVU1210
1574:FML/Src/y_lora.c ****                         lora->setting.State = RF_IDLE;
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 140


 4854              		.loc 1 1574 42 is_stmt 0 view .LVU1211
 4855 014a 94F84A30 		ldrb	r3, [r4, #74]	@ zero_extendqisi2
1574:FML/Src/y_lora.c ****                         lora->setting.State = RF_IDLE;
 4856              		.loc 1 1574 24 view .LVU1212
 4857 014e BBB9     		cbnz	r3, .L349
1575:FML/Src/y_lora.c ****                         //osTimerStop(lora->rx_sync_timer);
 4858              		.loc 1 1575 25 is_stmt 1 view .LVU1213
1575:FML/Src/y_lora.c ****                         //osTimerStop(lora->rx_sync_timer);
 4859              		.loc 1 1575 45 is_stmt 0 view .LVU1214
 4860 0150 84F82930 		strb	r3, [r4, #41]
 4861              	.L350:
1583:FML/Src/y_lora.c ****                         lora->event.RxDone(lora, lora->buf, lora->setting.FskPacketHandler.Size, lo
 4862              		.loc 1 1583 21 is_stmt 1 view .LVU1215
1583:FML/Src/y_lora.c ****                         lora->event.RxDone(lora, lora->buf, lora->setting.FskPacketHandler.Size, lo
 4863              		.loc 1 1583 36 is_stmt 0 view .LVU1216
 4864 0154 A568     		ldr	r5, [r4, #8]
1583:FML/Src/y_lora.c ****                         lora->event.RxDone(lora, lora->buf, lora->setting.FskPacketHandler.Size, lo
 4865              		.loc 1 1583 24 view .LVU1217
 4866 0156 4DB1     		cbz	r5, .L351
1584:FML/Src/y_lora.c ****                     }
 4867              		.loc 1 1584 25 is_stmt 1 view .LVU1218
 4868 0158 0023     		movs	r3, #0
 4869 015a 0093     		str	r3, [sp]
 4870 015c 94F95630 		ldrsb	r3, [r4, #86]
 4871 0160 B4F85E20 		ldrh	r2, [r4, #94]
 4872 0164 04F18C01 		add	r1, r4, #140
 4873 0168 2046     		mov	r0, r4
 4874 016a A847     		blx	r5
 4875              	.LVL524:
 4876              	.L351:
1586:FML/Src/y_lora.c ****                     lora->setting.FskPacketHandler.SyncWordDetected = false;
 4877              		.loc 1 1586 21 view .LVU1219
1586:FML/Src/y_lora.c ****                     lora->setting.FskPacketHandler.SyncWordDetected = false;
 4878              		.loc 1 1586 69 is_stmt 0 view .LVU1220
 4879 016c 0023     		movs	r3, #0
 4880 016e 84F85430 		strb	r3, [r4, #84]
1587:FML/Src/y_lora.c ****                     lora->setting.FskPacketHandler.NbBytes          = 0;
 4881              		.loc 1 1587 21 is_stmt 1 view .LVU1221
1587:FML/Src/y_lora.c ****                     lora->setting.FskPacketHandler.NbBytes          = 0;
 4882              		.loc 1 1587 69 is_stmt 0 view .LVU1222
 4883 0172 84F85530 		strb	r3, [r4, #85]
1588:FML/Src/y_lora.c ****                     lora->setting.FskPacketHandler.Size             = 0;
 4884              		.loc 1 1588 21 is_stmt 1 view .LVU1223
1588:FML/Src/y_lora.c ****                     lora->setting.FskPacketHandler.Size             = 0;
 4885              		.loc 1 1588 69 is_stmt 0 view .LVU1224
 4886 0176 A4F86030 		strh	r3, [r4, #96]	@ movhi
1589:FML/Src/y_lora.c ****                     break;
 4887              		.loc 1 1589 21 is_stmt 1 view .LVU1225
1589:FML/Src/y_lora.c ****                     break;
 4888              		.loc 1 1589 69 is_stmt 0 view .LVU1226
 4889 017a A4F85E30 		strh	r3, [r4, #94]	@ movhi
1590:FML/Src/y_lora.c **** 
 4890              		.loc 1 1590 21 is_stmt 1 view .LVU1227
 4891 017e 4FE7     		b	.L335
 4892              	.L349:
1579:FML/Src/y_lora.c ****                         //osTimerStart(lora->rx_sync_timer, lora->setting.Fsk.RxSingleTimeout);
 4893              		.loc 1 1579 25 view .LVU1228
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 141


1579:FML/Src/y_lora.c ****                         //osTimerStart(lora->rx_sync_timer, lora->setting.Fsk.RxSingleTimeout);
 4894              		.loc 1 1579 58 is_stmt 0 view .LVU1229
 4895 0180 0D21     		movs	r1, #13
 4896 0182 2046     		mov	r0, r4
 4897 0184 FFF7FEFF 		bl	y_lora_read
 4898              	.LVL525:
1579:FML/Src/y_lora.c ****                         //osTimerStart(lora->rx_sync_timer, lora->setting.Fsk.RxSingleTimeout);
 4899              		.loc 1 1579 25 view .LVU1230
 4900 0188 40F04002 		orr	r2, r0, #64
 4901 018c D2B2     		uxtb	r2, r2
 4902 018e 0D21     		movs	r1, #13
 4903 0190 2046     		mov	r0, r4
 4904 0192 FFF7FEFF 		bl	y_lora_write
 4905              	.LVL526:
 4906 0196 DDE7     		b	.L350
 4907              	.L352:
 4908              	.LBB11:
1613:FML/Src/y_lora.c **** 
 4909              		.loc 1 1613 21 is_stmt 1 view .LVU1231
1613:FML/Src/y_lora.c **** 
 4910              		.loc 1 1613 75 is_stmt 0 view .LVU1232
 4911 0198 1921     		movs	r1, #25
 4912 019a 2046     		mov	r0, r4
 4913 019c FFF7FEFF 		bl	y_lora_read
 4914              	.LVL527:
1613:FML/Src/y_lora.c **** 
 4915              		.loc 1 1613 66 view .LVU1233
 4916 01a0 43B2     		sxtb	r3, r0
1613:FML/Src/y_lora.c **** 
 4917              		.loc 1 1613 114 view .LVU1234
 4918 01a2 0233     		adds	r3, r3, #2
1613:FML/Src/y_lora.c **** 
 4919              		.loc 1 1613 119 view .LVU1235
 4920 01a4 9B10     		asrs	r3, r3, #2
1613:FML/Src/y_lora.c **** 
 4921              		.loc 1 1613 62 view .LVU1236
 4922 01a6 84F88430 		strb	r3, [r4, #132]
1615:FML/Src/y_lora.c ****                     if (lora->setting.LoRaPacketHandler.SnrValue < 0) {
 4923              		.loc 1 1615 21 is_stmt 1 view .LVU1237
1615:FML/Src/y_lora.c ****                     if (lora->setting.LoRaPacketHandler.SnrValue < 0) {
 4924              		.loc 1 1615 64 is_stmt 0 view .LVU1238
 4925 01aa 1A21     		movs	r1, #26
 4926 01ac 2046     		mov	r0, r4
 4927 01ae FFF7FEFF 		bl	y_lora_read
 4928              	.LVL528:
1615:FML/Src/y_lora.c ****                     if (lora->setting.LoRaPacketHandler.SnrValue < 0) {
 4929              		.loc 1 1615 29 view .LVU1239
 4930 01b2 03B2     		sxth	r3, r0
 4931              	.LVL529:
1616:FML/Src/y_lora.c ****                         if (lora->setting.Channel > LORA_RF_MID_THRESH) {
 4932              		.loc 1 1616 21 is_stmt 1 view .LVU1240
1616:FML/Src/y_lora.c ****                         if (lora->setting.Channel > LORA_RF_MID_THRESH) {
 4933              		.loc 1 1616 56 is_stmt 0 view .LVU1241
 4934 01b4 94F98420 		ldrsb	r2, [r4, #132]
1616:FML/Src/y_lora.c ****                         if (lora->setting.Channel > LORA_RF_MID_THRESH) {
 4935              		.loc 1 1616 24 view .LVU1242
 4936 01b8 002A     		cmp	r2, #0
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 142


 4937 01ba 33DB     		blt	.L365
1623:FML/Src/y_lora.c ****                             lora->setting.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + (rs
 4938              		.loc 1 1623 25 is_stmt 1 view .LVU1243
1623:FML/Src/y_lora.c ****                             lora->setting.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + (rs
 4939              		.loc 1 1623 42 is_stmt 0 view .LVU1244
 4940 01bc E16A     		ldr	r1, [r4, #44]
1623:FML/Src/y_lora.c ****                             lora->setting.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + (rs
 4941              		.loc 1 1623 28 view .LVU1245
 4942 01be 314A     		ldr	r2, .L367
 4943 01c0 9142     		cmp	r1, r2
 4944 01c2 45D9     		bls	.L357
1624:FML/Src/y_lora.c ****                         } else {
 4945              		.loc 1 1624 29 is_stmt 1 view .LVU1246
1624:FML/Src/y_lora.c ****                         } else {
 4946              		.loc 1 1624 95 is_stmt 0 view .LVU1247
 4947 01c4 00EB2313 		add	r3, r0, r3, asr #4
 4948              	.LVL530:
1624:FML/Src/y_lora.c ****                         } else {
 4949              		.loc 1 1624 95 view .LVU1248
 4950 01c8 9D3B     		subs	r3, r3, #157
1624:FML/Src/y_lora.c ****                         } else {
 4951              		.loc 1 1624 71 view .LVU1249
 4952 01ca A4F88630 		strh	r3, [r4, #134]	@ movhi
 4953              	.L356:
1630:FML/Src/y_lora.c ****                     y_lora_write(lora, REG_LR_FIFOADDRPTR, y_lora_read(lora, REG_LR_FIFORXCURRENTAD
 4954              		.loc 1 1630 21 is_stmt 1 view .LVU1250
1630:FML/Src/y_lora.c ****                     y_lora_write(lora, REG_LR_FIFOADDRPTR, y_lora_read(lora, REG_LR_FIFORXCURRENTAD
 4955              		.loc 1 1630 60 is_stmt 0 view .LVU1251
 4956 01ce 1321     		movs	r1, #19
 4957 01d0 2046     		mov	r0, r4
 4958              	.LVL531:
1630:FML/Src/y_lora.c ****                     y_lora_write(lora, REG_LR_FIFOADDRPTR, y_lora_read(lora, REG_LR_FIFORXCURRENTAD
 4959              		.loc 1 1630 60 view .LVU1252
 4960 01d2 FFF7FEFF 		bl	y_lora_read
 4961              	.LVL532:
1630:FML/Src/y_lora.c ****                     y_lora_write(lora, REG_LR_FIFOADDRPTR, y_lora_read(lora, REG_LR_FIFORXCURRENTAD
 4962              		.loc 1 1630 58 view .LVU1253
 4963 01d6 84F88800 		strb	r0, [r4, #136]
1631:FML/Src/y_lora.c ****                     _y_lora_read_fifo(lora, lora->buf, lora->setting.LoRaPacketHandler.Size);
 4964              		.loc 1 1631 21 is_stmt 1 view .LVU1254
 4965 01da 1021     		movs	r1, #16
 4966 01dc 2046     		mov	r0, r4
 4967 01de FFF7FEFF 		bl	y_lora_read
 4968              	.LVL533:
 4969 01e2 0246     		mov	r2, r0
 4970 01e4 0D21     		movs	r1, #13
 4971 01e6 2046     		mov	r0, r4
 4972 01e8 FFF7FEFF 		bl	y_lora_write
 4973              	.LVL534:
1632:FML/Src/y_lora.c **** 
 4974              		.loc 1 1632 21 view .LVU1255
1632:FML/Src/y_lora.c **** 
 4975              		.loc 1 1632 49 is_stmt 0 view .LVU1256
 4976 01ec 04F18C06 		add	r6, r4, #140
1632:FML/Src/y_lora.c **** 
 4977              		.loc 1 1632 21 view .LVU1257
 4978 01f0 94F88820 		ldrb	r2, [r4, #136]	@ zero_extendqisi2
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 143


 4979 01f4 3146     		mov	r1, r6
 4980 01f6 2046     		mov	r0, r4
 4981 01f8 FFF7FEFF 		bl	_y_lora_read_fifo
 4982              	.LVL535:
1634:FML/Src/y_lora.c ****                         lora->setting.State = RF_IDLE;
 4983              		.loc 1 1634 21 is_stmt 1 view .LVU1258
1634:FML/Src/y_lora.c ****                         lora->setting.State = RF_IDLE;
 4984              		.loc 1 1634 43 is_stmt 0 view .LVU1259
 4985 01fc 94F87A30 		ldrb	r3, [r4, #122]	@ zero_extendqisi2
1634:FML/Src/y_lora.c ****                         lora->setting.State = RF_IDLE;
 4986              		.loc 1 1634 24 view .LVU1260
 4987 0200 0BB9     		cbnz	r3, .L358
1635:FML/Src/y_lora.c ****                     }
 4988              		.loc 1 1635 25 is_stmt 1 view .LVU1261
1635:FML/Src/y_lora.c ****                     }
 4989              		.loc 1 1635 45 is_stmt 0 view .LVU1262
 4990 0202 84F82930 		strb	r3, [r4, #41]
 4991              	.L358:
1639:FML/Src/y_lora.c ****                         lora->event.RxDone(lora,
 4992              		.loc 1 1639 21 is_stmt 1 view .LVU1263
1639:FML/Src/y_lora.c ****                         lora->event.RxDone(lora,
 4993              		.loc 1 1639 36 is_stmt 0 view .LVU1264
 4994 0206 A568     		ldr	r5, [r4, #8]
1639:FML/Src/y_lora.c ****                         lora->event.RxDone(lora,
 4995              		.loc 1 1639 24 view .LVU1265
 4996 0208 002D     		cmp	r5, #0
 4997 020a 3FF409AF 		beq	.L335
1640:FML/Src/y_lora.c ****                                            lora->buf,
 4998              		.loc 1 1640 25 is_stmt 1 view .LVU1266
 4999 020e 94F98430 		ldrsb	r3, [r4, #132]
 5000 0212 0093     		str	r3, [sp]
 5001 0214 B4F98630 		ldrsh	r3, [r4, #134]
 5002 0218 94F88820 		ldrb	r2, [r4, #136]	@ zero_extendqisi2
 5003 021c 3146     		mov	r1, r6
 5004 021e 2046     		mov	r0, r4
 5005 0220 A847     		blx	r5
 5006              	.LVL536:
 5007 0222 FDE6     		b	.L335
 5008              	.LVL537:
 5009              	.L365:
1617:FML/Src/y_lora.c ****                             lora->setting.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + (rs
 5010              		.loc 1 1617 25 view .LVU1267
1617:FML/Src/y_lora.c ****                             lora->setting.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + (rs
 5011              		.loc 1 1617 42 is_stmt 0 view .LVU1268
 5012 0224 E56A     		ldr	r5, [r4, #44]
1617:FML/Src/y_lora.c ****                             lora->setting.LoRaPacketHandler.RssiValue = RSSI_OFFSET_HF + rssi + (rs
 5013              		.loc 1 1617 28 view .LVU1269
 5014 0226 1749     		ldr	r1, .L367
 5015 0228 8D42     		cmp	r5, r1
 5016 022a 08D9     		bls	.L355
1618:FML/Src/y_lora.c ****                         } else {
 5017              		.loc 1 1618 29 is_stmt 1 view .LVU1270
1618:FML/Src/y_lora.c ****                         } else {
 5018              		.loc 1 1618 95 is_stmt 0 view .LVU1271
 5019 022c 00EB2313 		add	r3, r0, r3, asr #4
 5020              	.LVL538:
1618:FML/Src/y_lora.c ****                         } else {
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 144


 5021              		.loc 1 1618 142 view .LVU1272
 5022 0230 92B2     		uxth	r2, r2
1618:FML/Src/y_lora.c ****                         } else {
 5023              		.loc 1 1618 109 view .LVU1273
 5024 0232 12FA83F3 		uxtah	r3, r2, r3
 5025 0236 9D3B     		subs	r3, r3, #157
1618:FML/Src/y_lora.c ****                         } else {
 5026              		.loc 1 1618 71 view .LVU1274
 5027 0238 A4F88630 		strh	r3, [r4, #134]	@ movhi
 5028 023c C7E7     		b	.L356
 5029              	.LVL539:
 5030              	.L355:
1620:FML/Src/y_lora.c ****                         }
 5031              		.loc 1 1620 29 is_stmt 1 view .LVU1275
1620:FML/Src/y_lora.c ****                         }
 5032              		.loc 1 1620 95 is_stmt 0 view .LVU1276
 5033 023e 00EB2313 		add	r3, r0, r3, asr #4
 5034              	.LVL540:
1620:FML/Src/y_lora.c ****                         }
 5035              		.loc 1 1620 142 view .LVU1277
 5036 0242 92B2     		uxth	r2, r2
1620:FML/Src/y_lora.c ****                         }
 5037              		.loc 1 1620 109 view .LVU1278
 5038 0244 12FA83F3 		uxtah	r3, r2, r3
 5039 0248 A43B     		subs	r3, r3, #164
1620:FML/Src/y_lora.c ****                         }
 5040              		.loc 1 1620 71 view .LVU1279
 5041 024a A4F88630 		strh	r3, [r4, #134]	@ movhi
 5042 024e BEE7     		b	.L356
 5043              	.LVL541:
 5044              	.L357:
1626:FML/Src/y_lora.c ****                         }
 5045              		.loc 1 1626 29 is_stmt 1 view .LVU1280
1626:FML/Src/y_lora.c ****                         }
 5046              		.loc 1 1626 95 is_stmt 0 view .LVU1281
 5047 0250 00EB2313 		add	r3, r0, r3, asr #4
 5048              	.LVL542:
1626:FML/Src/y_lora.c ****                         }
 5049              		.loc 1 1626 95 view .LVU1282
 5050 0254 A43B     		subs	r3, r3, #164
1626:FML/Src/y_lora.c ****                         }
 5051              		.loc 1 1626 71 view .LVU1283
 5052 0256 A4F88630 		strh	r3, [r4, #134]	@ movhi
 5053 025a B8E7     		b	.L356
 5054              	.LVL543:
 5055              	.L338:
1626:FML/Src/y_lora.c ****                         }
 5056              		.loc 1 1626 71 view .LVU1284
 5057              	.LBE11:
1654:FML/Src/y_lora.c ****                 case MODEM_LORA:
 5058              		.loc 1 1654 13 is_stmt 1 view .LVU1285
1654:FML/Src/y_lora.c ****                 case MODEM_LORA:
 5059              		.loc 1 1654 34 is_stmt 0 view .LVU1286
 5060 025c 90F82830 		ldrb	r3, [r0, #40]	@ zero_extendqisi2
 5061 0260 012B     		cmp	r3, #1
 5062 0262 09D0     		beq	.L366
 5063              	.LVL544:
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 145


 5064              	.L359:
1661:FML/Src/y_lora.c ****                     if (lora->event.TxDone != NULL) {
 5065              		.loc 1 1661 21 is_stmt 1 view .LVU1287
1661:FML/Src/y_lora.c ****                     if (lora->event.TxDone != NULL) {
 5066              		.loc 1 1661 41 is_stmt 0 view .LVU1288
 5067 0264 0023     		movs	r3, #0
 5068 0266 84F82930 		strb	r3, [r4, #41]
1662:FML/Src/y_lora.c ****                         lora->event.TxDone(lora);
 5069              		.loc 1 1662 21 is_stmt 1 view .LVU1289
1662:FML/Src/y_lora.c ****                         lora->event.TxDone(lora);
 5070              		.loc 1 1662 36 is_stmt 0 view .LVU1290
 5071 026a 2368     		ldr	r3, [r4]
1662:FML/Src/y_lora.c ****                         lora->event.TxDone(lora);
 5072              		.loc 1 1662 24 view .LVU1291
 5073 026c 002B     		cmp	r3, #0
 5074 026e 3FF4D7AE 		beq	.L335
1663:FML/Src/y_lora.c ****                     }
 5075              		.loc 1 1663 25 is_stmt 1 view .LVU1292
 5076 0272 2046     		mov	r0, r4
 5077 0274 9847     		blx	r3
 5078              	.LVL545:
 5079 0276 D3E6     		b	.L335
 5080              	.LVL546:
 5081              	.L366:
1657:FML/Src/y_lora.c ****                     // Intentional fall through
 5082              		.loc 1 1657 21 view .LVU1293
 5083 0278 0822     		movs	r2, #8
 5084 027a 1221     		movs	r1, #18
 5085 027c FFF7FEFF 		bl	y_lora_write
 5086              	.LVL547:
1657:FML/Src/y_lora.c ****                     // Intentional fall through
 5087              		.loc 1 1657 21 is_stmt 0 view .LVU1294
 5088 0280 F0E7     		b	.L359
 5089              	.LVL548:
 5090              	.L361:
 5091              	.LCFI74:
 5092              		.cfi_def_cfa_offset 0
 5093              		.cfi_restore 4
 5094              		.cfi_restore 5
 5095              		.cfi_restore 6
 5096              		.cfi_restore 14
1657:FML/Src/y_lora.c ****                     // Intentional fall through
 5097              		.loc 1 1657 21 view .LVU1295
 5098 0282 7047     		bx	lr
 5099              	.L368:
 5100              		.align	2
 5101              	.L367:
 5102 0284 40DD4A1F 		.word	525000000
 5103              		.cfi_endproc
 5104              	.LFE325:
 5106              		.section	.text.y_lora_io1_irq,"ax",%progbits
 5107              		.align	1
 5108              		.global	y_lora_io1_irq
 5109              		.syntax unified
 5110              		.thumb
 5111              		.thumb_func
 5113              	y_lora_io1_irq:
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 146


 5114              	.LVL549:
 5115              	.LFB326:
1675:FML/Src/y_lora.c **** 
 5116              		.loc 1 1675 36 is_stmt 1 view -0
 5117              		.cfi_startproc
 5118              		@ args = 0, pretend = 0, frame = 0
 5119              		@ frame_needed = 0, uses_anonymous_args = 0
1678:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 5120              		.loc 1 1678 5 view .LVU1297
1678:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 5121              		.loc 1 1678 8 is_stmt 0 view .LVU1298
 5122 0000 0028     		cmp	r0, #0
 5123 0002 7DD0     		beq	.L380
1675:FML/Src/y_lora.c **** 
 5124              		.loc 1 1675 36 view .LVU1299
 5125 0004 10B5     		push	{r4, lr}
 5126              	.LCFI75:
 5127              		.cfi_def_cfa_offset 8
 5128              		.cfi_offset 4, -8
 5129              		.cfi_offset 14, -4
 5130 0006 0446     		mov	r4, r0
1683:FML/Src/y_lora.c ****         case RF_RX_RUNNING:
 5131              		.loc 1 1683 5 is_stmt 1 view .LVU1300
1683:FML/Src/y_lora.c ****         case RF_RX_RUNNING:
 5132              		.loc 1 1683 26 is_stmt 0 view .LVU1301
 5133 0008 90F82930 		ldrb	r3, [r0, #41]	@ zero_extendqisi2
1683:FML/Src/y_lora.c ****         case RF_RX_RUNNING:
 5134              		.loc 1 1683 5 view .LVU1302
 5135 000c 012B     		cmp	r3, #1
 5136 000e 02D0     		beq	.L371
 5137 0010 022B     		cmp	r3, #2
 5138 0012 4DD0     		beq	.L372
 5139              	.LVL550:
 5140              	.L369:
1751:FML/Src/y_lora.c **** 
 5141              		.loc 1 1751 1 view .LVU1303
 5142 0014 10BD     		pop	{r4, pc}
 5143              	.LVL551:
 5144              	.L371:
1685:FML/Src/y_lora.c ****                 case MODEM_FSK:
 5145              		.loc 1 1685 13 is_stmt 1 view .LVU1304
1685:FML/Src/y_lora.c ****                 case MODEM_FSK:
 5146              		.loc 1 1685 34 is_stmt 0 view .LVU1305
 5147 0016 90F82830 		ldrb	r3, [r0, #40]	@ zero_extendqisi2
 5148 001a 73B1     		cbz	r3, .L373
 5149 001c 012B     		cmp	r3, #1
 5150 001e F9D1     		bne	.L369
1719:FML/Src/y_lora.c ****                     lora->setting.State = RF_IDLE;
 5151              		.loc 1 1719 21 is_stmt 1 view .LVU1306
 5152 0020 8022     		movs	r2, #128
 5153 0022 1221     		movs	r1, #18
 5154 0024 FFF7FEFF 		bl	y_lora_write
 5155              	.LVL552:
1720:FML/Src/y_lora.c ****                     if (lora->event.RxTimeout != NULL) {
 5156              		.loc 1 1720 21 view .LVU1307
1720:FML/Src/y_lora.c ****                     if (lora->event.RxTimeout != NULL) {
 5157              		.loc 1 1720 41 is_stmt 0 view .LVU1308
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 147


 5158 0028 0023     		movs	r3, #0
 5159 002a 84F82930 		strb	r3, [r4, #41]
1721:FML/Src/y_lora.c ****                         lora->event.RxTimeout(lora);
 5160              		.loc 1 1721 21 is_stmt 1 view .LVU1309
1721:FML/Src/y_lora.c ****                         lora->event.RxTimeout(lora);
 5161              		.loc 1 1721 36 is_stmt 0 view .LVU1310
 5162 002e E368     		ldr	r3, [r4, #12]
1721:FML/Src/y_lora.c ****                         lora->event.RxTimeout(lora);
 5163              		.loc 1 1721 24 view .LVU1311
 5164 0030 002B     		cmp	r3, #0
 5165 0032 EFD0     		beq	.L369
1722:FML/Src/y_lora.c ****                     }
 5166              		.loc 1 1722 25 is_stmt 1 view .LVU1312
 5167 0034 2046     		mov	r0, r4
 5168 0036 9847     		blx	r3
 5169              	.LVL553:
 5170 0038 ECE7     		b	.L369
 5171              	.LVL554:
 5172              	.L373:
1692:FML/Src/y_lora.c ****                         if (lora->setting.Fsk.FixLen == false) {
 5173              		.loc 1 1692 21 view .LVU1313
1692:FML/Src/y_lora.c ****                         if (lora->setting.Fsk.FixLen == false) {
 5174              		.loc 1 1692 56 is_stmt 0 view .LVU1314
 5175 003a B0F85E30 		ldrh	r3, [r0, #94]
1692:FML/Src/y_lora.c ****                         if (lora->setting.Fsk.FixLen == false) {
 5176              		.loc 1 1692 24 view .LVU1315
 5177 003e 53B9     		cbnz	r3, .L375
1692:FML/Src/y_lora.c ****                         if (lora->setting.Fsk.FixLen == false) {
 5178              		.loc 1 1692 102 discriminator 1 view .LVU1316
 5179 0040 B0F86030 		ldrh	r3, [r0, #96]
1692:FML/Src/y_lora.c ****                         if (lora->setting.Fsk.FixLen == false) {
 5180              		.loc 1 1692 68 discriminator 1 view .LVU1317
 5181 0044 3BB9     		cbnz	r3, .L375
1693:FML/Src/y_lora.c ****                             _y_lora_read_fifo(lora, (uint8_t *) &lora->setting.FskPacketHandler.Siz
 5182              		.loc 1 1693 25 is_stmt 1 view .LVU1318
1693:FML/Src/y_lora.c ****                             _y_lora_read_fifo(lora, (uint8_t *) &lora->setting.FskPacketHandler.Siz
 5183              		.loc 1 1693 46 is_stmt 0 view .LVU1319
 5184 0046 90F84630 		ldrb	r3, [r0, #70]	@ zero_extendqisi2
1693:FML/Src/y_lora.c ****                             _y_lora_read_fifo(lora, (uint8_t *) &lora->setting.FskPacketHandler.Siz
 5185              		.loc 1 1693 28 view .LVU1320
 5186 004a F3B9     		cbnz	r3, .L376
1694:FML/Src/y_lora.c ****                         } else {
 5187              		.loc 1 1694 29 is_stmt 1 view .LVU1321
 5188 004c 0122     		movs	r2, #1
 5189 004e 00F15E01 		add	r1, r0, #94
 5190 0052 FFF7FEFF 		bl	_y_lora_read_fifo
 5191              	.LVL555:
 5192              	.L375:
1707:FML/Src/y_lora.c ****                         _y_lora_read_fifo(lora, (lora->buf + lora->setting.FskPacketHandler.NbBytes
 5193              		.loc 1 1707 21 view .LVU1322
1707:FML/Src/y_lora.c ****                         _y_lora_read_fifo(lora, (lora->buf + lora->setting.FskPacketHandler.NbBytes
 5194              		.loc 1 1707 56 is_stmt 0 view .LVU1323
 5195 0056 B4F85E20 		ldrh	r2, [r4, #94]
1707:FML/Src/y_lora.c ****                         _y_lora_read_fifo(lora, (lora->buf + lora->setting.FskPacketHandler.NbBytes
 5196              		.loc 1 1707 94 view .LVU1324
 5197 005a B4F86030 		ldrh	r3, [r4, #96]
1707:FML/Src/y_lora.c ****                         _y_lora_read_fifo(lora, (lora->buf + lora->setting.FskPacketHandler.NbBytes
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 148


 5198              		.loc 1 1707 62 view .LVU1325
 5199 005e D11A     		subs	r1, r2, r3
1707:FML/Src/y_lora.c ****                         _y_lora_read_fifo(lora, (lora->buf + lora->setting.FskPacketHandler.NbBytes
 5200              		.loc 1 1707 137 view .LVU1326
 5201 0060 94F86200 		ldrb	r0, [r4, #98]	@ zero_extendqisi2
1707:FML/Src/y_lora.c ****                         _y_lora_read_fifo(lora, (lora->buf + lora->setting.FskPacketHandler.NbBytes
 5202              		.loc 1 1707 24 view .LVU1327
 5203 0064 8142     		cmp	r1, r0
 5204 0066 16DB     		blt	.L377
1708:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.NbBytes += lora->setting.FskPacketHandler.Fi
 5205              		.loc 1 1708 25 is_stmt 1 view .LVU1328
1708:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.NbBytes += lora->setting.FskPacketHandler.Fi
 5206              		.loc 1 1708 50 is_stmt 0 view .LVU1329
 5207 0068 04F18C01 		add	r1, r4, #140
1708:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.NbBytes += lora->setting.FskPacketHandler.Fi
 5208              		.loc 1 1708 25 view .LVU1330
 5209 006c 421E     		subs	r2, r0, #1
 5210 006e D2B2     		uxtb	r2, r2
 5211 0070 1944     		add	r1, r1, r3
 5212 0072 2046     		mov	r0, r4
 5213 0074 FFF7FEFF 		bl	_y_lora_read_fifo
 5214              	.LVL556:
1709:FML/Src/y_lora.c ****                     } else {
 5215              		.loc 1 1709 25 is_stmt 1 view .LVU1331
1709:FML/Src/y_lora.c ****                     } else {
 5216              		.loc 1 1709 55 is_stmt 0 view .LVU1332
 5217 0078 B4F86030 		ldrh	r3, [r4, #96]
1709:FML/Src/y_lora.c ****                     } else {
 5218              		.loc 1 1709 97 view .LVU1333
 5219 007c 94F86220 		ldrb	r2, [r4, #98]	@ zero_extendqisi2
1709:FML/Src/y_lora.c ****                     } else {
 5220              		.loc 1 1709 64 view .LVU1334
 5221 0080 1344     		add	r3, r3, r2
 5222 0082 013B     		subs	r3, r3, #1
 5223 0084 A4F86030 		strh	r3, [r4, #96]	@ movhi
 5224 0088 C4E7     		b	.L369
 5225              	.LVL557:
 5226              	.L376:
1696:FML/Src/y_lora.c ****                         }
 5227              		.loc 1 1696 29 is_stmt 1 view .LVU1335
1696:FML/Src/y_lora.c ****                         }
 5228              		.loc 1 1696 67 is_stmt 0 view .LVU1336
 5229 008a 3221     		movs	r1, #50
 5230 008c FFF7FEFF 		bl	y_lora_read
 5231              	.LVL558:
1696:FML/Src/y_lora.c ****                         }
 5232              		.loc 1 1696 65 view .LVU1337
 5233 0090 A4F85E00 		strh	r0, [r4, #94]	@ movhi
 5234 0094 DFE7     		b	.L375
 5235              	.L377:
1711:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.NbBytes += (lora->setting.FskPacketHandler.S
 5236              		.loc 1 1711 25 is_stmt 1 view .LVU1338
1711:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.NbBytes += (lora->setting.FskPacketHandler.S
 5237              		.loc 1 1711 50 is_stmt 0 view .LVU1339
 5238 0096 04F18C01 		add	r1, r4, #140
1711:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.NbBytes += (lora->setting.FskPacketHandler.S
 5239              		.loc 1 1711 25 view .LVU1340
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 149


 5240 009a D21A     		subs	r2, r2, r3
 5241 009c D2B2     		uxtb	r2, r2
 5242 009e 1944     		add	r1, r1, r3
 5243 00a0 2046     		mov	r0, r4
 5244 00a2 FFF7FEFF 		bl	_y_lora_read_fifo
 5245              	.LVL559:
1712:FML/Src/y_lora.c ****                     }
 5246              		.loc 1 1712 25 is_stmt 1 view .LVU1341
1712:FML/Src/y_lora.c ****                     }
 5247              		.loc 1 1712 98 is_stmt 0 view .LVU1342
 5248 00a6 B4F85E30 		ldrh	r3, [r4, #94]
1712:FML/Src/y_lora.c ****                     }
 5249              		.loc 1 1712 64 view .LVU1343
 5250 00aa A4F86030 		strh	r3, [r4, #96]	@ movhi
 5251 00ae B1E7     		b	.L369
 5252              	.LVL560:
 5253              	.L372:
1730:FML/Src/y_lora.c ****                 case MODEM_FSK:
 5254              		.loc 1 1730 13 is_stmt 1 view .LVU1344
1730:FML/Src/y_lora.c ****                 case MODEM_FSK:
 5255              		.loc 1 1730 34 is_stmt 0 view .LVU1345
 5256 00b0 90F82830 		ldrb	r3, [r0, #40]	@ zero_extendqisi2
 5257 00b4 002B     		cmp	r3, #0
 5258 00b6 ADD1     		bne	.L369
1733:FML/Src/y_lora.c ****                         _y_lora_write_fifo(lora, (lora->buf + lora->setting.FskPacketHandler.NbByte
 5259              		.loc 1 1733 21 is_stmt 1 view .LVU1346
1733:FML/Src/y_lora.c ****                         _y_lora_write_fifo(lora, (lora->buf + lora->setting.FskPacketHandler.NbByte
 5260              		.loc 1 1733 56 is_stmt 0 view .LVU1347
 5261 00b8 B0F85E00 		ldrh	r0, [r0, #94]
 5262              	.LVL561:
1733:FML/Src/y_lora.c ****                         _y_lora_write_fifo(lora, (lora->buf + lora->setting.FskPacketHandler.NbByte
 5263              		.loc 1 1733 94 view .LVU1348
 5264 00bc B4F86030 		ldrh	r3, [r4, #96]
1733:FML/Src/y_lora.c ****                         _y_lora_write_fifo(lora, (lora->buf + lora->setting.FskPacketHandler.NbByte
 5265              		.loc 1 1733 62 view .LVU1349
 5266 00c0 C11A     		subs	r1, r0, r3
1733:FML/Src/y_lora.c ****                         _y_lora_write_fifo(lora, (lora->buf + lora->setting.FskPacketHandler.NbByte
 5267              		.loc 1 1733 136 view .LVU1350
 5268 00c2 94F86320 		ldrb	r2, [r4, #99]	@ zero_extendqisi2
1733:FML/Src/y_lora.c ****                         _y_lora_write_fifo(lora, (lora->buf + lora->setting.FskPacketHandler.NbByte
 5269              		.loc 1 1733 24 view .LVU1351
 5270 00c6 9142     		cmp	r1, r2
 5271 00c8 0DDD     		ble	.L378
1734:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.NbBytes += lora->setting.FskPacketHandler.Ch
 5272              		.loc 1 1734 25 is_stmt 1 view .LVU1352
1734:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.NbBytes += lora->setting.FskPacketHandler.Ch
 5273              		.loc 1 1734 51 is_stmt 0 view .LVU1353
 5274 00ca 04F18C01 		add	r1, r4, #140
1734:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.NbBytes += lora->setting.FskPacketHandler.Ch
 5275              		.loc 1 1734 25 view .LVU1354
 5276 00ce 1944     		add	r1, r1, r3
 5277 00d0 2046     		mov	r0, r4
 5278 00d2 FFF7FEFF 		bl	_y_lora_write_fifo
 5279              	.LVL562:
1735:FML/Src/y_lora.c ****                     } else {
 5280              		.loc 1 1735 25 is_stmt 1 view .LVU1355
1735:FML/Src/y_lora.c ****                     } else {
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 150


 5281              		.loc 1 1735 55 is_stmt 0 view .LVU1356
 5282 00d6 B4F86030 		ldrh	r3, [r4, #96]
1735:FML/Src/y_lora.c ****                     } else {
 5283              		.loc 1 1735 97 view .LVU1357
 5284 00da 94F86320 		ldrb	r2, [r4, #99]	@ zero_extendqisi2
1735:FML/Src/y_lora.c ****                     } else {
 5285              		.loc 1 1735 64 view .LVU1358
 5286 00de 1344     		add	r3, r3, r2
 5287 00e0 A4F86030 		strh	r3, [r4, #96]	@ movhi
 5288 00e4 96E7     		b	.L369
 5289              	.L378:
1738:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.NbBytes += lora->setting.FskPacketHandler.Si
 5290              		.loc 1 1738 25 is_stmt 1 view .LVU1359
1738:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.NbBytes += lora->setting.FskPacketHandler.Si
 5291              		.loc 1 1738 50 is_stmt 0 view .LVU1360
 5292 00e6 04F18C01 		add	r1, r4, #140
1738:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.NbBytes += lora->setting.FskPacketHandler.Si
 5293              		.loc 1 1738 25 view .LVU1361
 5294 00ea C21A     		subs	r2, r0, r3
 5295 00ec D2B2     		uxtb	r2, r2
 5296 00ee 1944     		add	r1, r1, r3
 5297 00f0 2046     		mov	r0, r4
 5298 00f2 FFF7FEFF 		bl	_y_lora_write_fifo
 5299              	.LVL563:
1739:FML/Src/y_lora.c ****                     }
 5300              		.loc 1 1739 25 is_stmt 1 view .LVU1362
1739:FML/Src/y_lora.c ****                     }
 5301              		.loc 1 1739 97 is_stmt 0 view .LVU1363
 5302 00f6 B4F85E30 		ldrh	r3, [r4, #94]
1739:FML/Src/y_lora.c ****                     }
 5303              		.loc 1 1739 64 view .LVU1364
 5304 00fa A4F86030 		strh	r3, [r4, #96]	@ movhi
 5305 00fe 89E7     		b	.L369
 5306              	.LVL564:
 5307              	.L380:
 5308              	.LCFI76:
 5309              		.cfi_def_cfa_offset 0
 5310              		.cfi_restore 4
 5311              		.cfi_restore 14
1739:FML/Src/y_lora.c ****                     }
 5312              		.loc 1 1739 64 view .LVU1365
 5313 0100 7047     		bx	lr
 5314              		.cfi_endproc
 5315              	.LFE326:
 5317              		.global	__aeabi_d2iz
 5318              		.section	.text.y_lora_io2_irq,"ax",%progbits
 5319              		.align	1
 5320              		.global	y_lora_io2_irq
 5321              		.syntax unified
 5322              		.thumb
 5323              		.thumb_func
 5325              	y_lora_io2_irq:
 5326              	.LVL565:
 5327              	.LFB327:
1755:FML/Src/y_lora.c **** 
 5328              		.loc 1 1755 36 is_stmt 1 view -0
 5329              		.cfi_startproc
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 151


 5330              		@ args = 0, pretend = 0, frame = 0
 5331              		@ frame_needed = 0, uses_anonymous_args = 0
1758:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 5332              		.loc 1 1758 5 view .LVU1367
1758:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 5333              		.loc 1 1758 8 is_stmt 0 view .LVU1368
 5334 0000 0028     		cmp	r0, #0
 5335 0002 66D0     		beq	.L390
1755:FML/Src/y_lora.c **** 
 5336              		.loc 1 1755 36 view .LVU1369
 5337 0004 38B5     		push	{r3, r4, r5, lr}
 5338              	.LCFI77:
 5339              		.cfi_def_cfa_offset 16
 5340              		.cfi_offset 3, -16
 5341              		.cfi_offset 4, -12
 5342              		.cfi_offset 5, -8
 5343              		.cfi_offset 14, -4
 5344 0006 0446     		mov	r4, r0
1763:FML/Src/y_lora.c ****         case RF_RX_RUNNING:
 5345              		.loc 1 1763 5 is_stmt 1 view .LVU1370
1763:FML/Src/y_lora.c ****         case RF_RX_RUNNING:
 5346              		.loc 1 1763 26 is_stmt 0 view .LVU1371
 5347 0008 90F82930 		ldrb	r3, [r0, #41]	@ zero_extendqisi2
1763:FML/Src/y_lora.c ****         case RF_RX_RUNNING:
 5348              		.loc 1 1763 5 view .LVU1372
 5349 000c 012B     		cmp	r3, #1
 5350 000e 02D0     		beq	.L385
 5351 0010 022B     		cmp	r3, #2
 5352 0012 46D0     		beq	.L386
 5353              	.LVL566:
 5354              	.L383:
1815:FML/Src/y_lora.c **** 
 5355              		.loc 1 1815 1 view .LVU1373
 5356 0014 38BD     		pop	{r3, r4, r5, pc}
 5357              	.LVL567:
 5358              	.L385:
1765:FML/Src/y_lora.c ****                 case MODEM_FSK:
 5359              		.loc 1 1765 13 is_stmt 1 view .LVU1374
1765:FML/Src/y_lora.c ****                 case MODEM_FSK:
 5360              		.loc 1 1765 34 is_stmt 0 view .LVU1375
 5361 0016 90F82830 		ldrb	r3, [r0, #40]	@ zero_extendqisi2
 5362 001a ABB1     		cbz	r3, .L387
 5363 001c 012B     		cmp	r3, #1
 5364 001e F9D1     		bne	.L383
1781:FML/Src/y_lora.c ****                         // Clear Irq
 5365              		.loc 1 1781 21 is_stmt 1 view .LVU1376
1781:FML/Src/y_lora.c ****                         // Clear Irq
 5366              		.loc 1 1781 43 is_stmt 0 view .LVU1377
 5367 0020 90F87730 		ldrb	r3, [r0, #119]	@ zero_extendqisi2
1781:FML/Src/y_lora.c ****                         // Clear Irq
 5368              		.loc 1 1781 24 view .LVU1378
 5369 0024 002B     		cmp	r3, #0
 5370 0026 F5D0     		beq	.L383
1783:FML/Src/y_lora.c **** 
 5371              		.loc 1 1783 25 is_stmt 1 view .LVU1379
 5372 0028 0222     		movs	r2, #2
 5373 002a 1221     		movs	r1, #18
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 152


 5374 002c FFF7FEFF 		bl	y_lora_write
 5375              	.LVL568:
1785:FML/Src/y_lora.c ****                             lora->event.FhssChangeChannel(lora, (y_lora_read(lora, REG_LR_HOPCHANNE
 5376              		.loc 1 1785 25 view .LVU1380
1785:FML/Src/y_lora.c ****                             lora->event.FhssChangeChannel(lora, (y_lora_read(lora, REG_LR_HOPCHANNE
 5377              		.loc 1 1785 40 is_stmt 0 view .LVU1381
 5378 0030 6569     		ldr	r5, [r4, #20]
1785:FML/Src/y_lora.c ****                             lora->event.FhssChangeChannel(lora, (y_lora_read(lora, REG_LR_HOPCHANNE
 5379              		.loc 1 1785 28 view .LVU1382
 5380 0032 002D     		cmp	r5, #0
 5381 0034 EED0     		beq	.L383
1786:FML/Src/y_lora.c ****                         }
 5382              		.loc 1 1786 29 is_stmt 1 view .LVU1383
1786:FML/Src/y_lora.c ****                         }
 5383              		.loc 1 1786 66 is_stmt 0 view .LVU1384
 5384 0036 1C21     		movs	r1, #28
 5385 0038 2046     		mov	r0, r4
 5386 003a FFF7FEFF 		bl	y_lora_read
 5387              	.LVL569:
1786:FML/Src/y_lora.c ****                         }
 5388              		.loc 1 1786 29 view .LVU1385
 5389 003e 00F03F01 		and	r1, r0, #63
 5390 0042 2046     		mov	r0, r4
 5391 0044 A847     		blx	r5
 5392              	.LVL570:
 5393 0046 E5E7     		b	.L383
 5394              	.LVL571:
 5395              	.L387:
1768:FML/Src/y_lora.c **** 
 5396              		.loc 1 1768 21 is_stmt 1 view .LVU1386
1768:FML/Src/y_lora.c **** 
 5397              		.loc 1 1768 69 is_stmt 0 view .LVU1387
 5398 0048 0123     		movs	r3, #1
 5399 004a 80F85430 		strb	r3, [r0, #84]
1770:FML/Src/y_lora.c ****                         //osTimerStop(lora->rx_sync_timer);
 5400              		.loc 1 1770 21 is_stmt 1 view .LVU1388
1770:FML/Src/y_lora.c ****                         //osTimerStop(lora->rx_sync_timer);
 5401              		.loc 1 1770 83 is_stmt 0 view .LVU1389
 5402 004e B0F85430 		ldrh	r3, [r0, #84]
1770:FML/Src/y_lora.c ****                         //osTimerStop(lora->rx_sync_timer);
 5403              		.loc 1 1770 24 view .LVU1390
 5404 0052 012B     		cmp	r3, #1
 5405 0054 DED1     		bne	.L383
1773:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.RssiValue        = (int8_t) - (y_lora_read(l
 5406              		.loc 1 1773 25 is_stmt 1 view .LVU1391
1773:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.RssiValue        = (int8_t) - (y_lora_read(l
 5407              		.loc 1 1773 73 is_stmt 0 view .LVU1392
 5408 0056 80F85530 		strb	r3, [r0, #85]
1774:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.AfcValue =
 5409              		.loc 1 1774 25 is_stmt 1 view .LVU1393
1774:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.AfcValue =
 5410              		.loc 1 1774 87 is_stmt 0 view .LVU1394
 5411 005a 1121     		movs	r1, #17
 5412 005c FFF7FEFF 		bl	y_lora_read
 5413              	.LVL572:
1774:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.AfcValue =
 5414              		.loc 1 1774 75 view .LVU1395
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 153


 5415 0060 4308     		lsrs	r3, r0, #1
 5416 0062 5B42     		rsbs	r3, r3, #0
1774:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.AfcValue =
 5417              		.loc 1 1774 73 view .LVU1396
 5418 0064 84F85630 		strb	r3, [r4, #86]
1775:FML/Src/y_lora.c ****                                 (int32_t) (double) (((uint16_t) y_lora_read(lora, REG_AFCMSB) << 8)
 5419              		.loc 1 1775 25 is_stmt 1 view .LVU1397
1776:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.RxGain = (y_lora_read(lora, REG_LNA) >> 5) &
 5420              		.loc 1 1776 65 is_stmt 0 view .LVU1398
 5421 0068 1B21     		movs	r1, #27
 5422 006a 2046     		mov	r0, r4
 5423 006c FFF7FEFF 		bl	y_lora_read
 5424              	.LVL573:
1776:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.RxGain = (y_lora_read(lora, REG_LNA) >> 5) &
 5425              		.loc 1 1776 95 view .LVU1399
 5426 0070 0502     		lsls	r5, r0, #8
1776:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.RxGain = (y_lora_read(lora, REG_LNA) >> 5) &
 5427              		.loc 1 1776 114 view .LVU1400
 5428 0072 1C21     		movs	r1, #28
 5429 0074 2046     		mov	r0, r4
 5430 0076 FFF7FEFF 		bl	y_lora_read
 5431              	.LVL574:
1776:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.RxGain = (y_lora_read(lora, REG_LNA) >> 5) &
 5432              		.loc 1 1776 43 view .LVU1401
 5433 007a 2843     		orrs	r0, r0, r5
 5434 007c FFF7FEFF 		bl	__aeabi_i2d
 5435              	.LVL575:
1776:FML/Src/y_lora.c ****                         lora->setting.FskPacketHandler.RxGain = (y_lora_read(lora, REG_LNA) >> 5) &
 5436              		.loc 1 1776 145 view .LVU1402
 5437 0080 15A3     		adr	r3, .L393
 5438 0082 D3E90023 		ldrd	r2, [r3]
 5439 0086 FFF7FEFF 		bl	__aeabi_dmul
 5440              	.LVL576:
1775:FML/Src/y_lora.c ****                                 (int32_t) (double) (((uint16_t) y_lora_read(lora, REG_AFCMSB) << 8)
 5441              		.loc 1 1775 65 view .LVU1403
 5442 008a FFF7FEFF 		bl	__aeabi_d2iz
 5443              	.LVL577:
 5444 008e A065     		str	r0, [r4, #88]
1777:FML/Src/y_lora.c ****                     }
 5445              		.loc 1 1777 25 is_stmt 1 view .LVU1404
1777:FML/Src/y_lora.c ****                     }
 5446              		.loc 1 1777 66 is_stmt 0 view .LVU1405
 5447 0090 0C21     		movs	r1, #12
 5448 0092 2046     		mov	r0, r4
 5449 0094 FFF7FEFF 		bl	y_lora_read
 5450              	.LVL578:
1777:FML/Src/y_lora.c ****                     }
 5451              		.loc 1 1777 99 view .LVU1406
 5452 0098 C0F34710 		ubfx	r0, r0, #5, #8
1777:FML/Src/y_lora.c ****                     }
 5453              		.loc 1 1777 63 view .LVU1407
 5454 009c 84F85C00 		strb	r0, [r4, #92]
 5455 00a0 B8E7     		b	.L383
 5456              	.LVL579:
 5457              	.L386:
1795:FML/Src/y_lora.c ****                 case MODEM_FSK:
 5458              		.loc 1 1795 13 is_stmt 1 view .LVU1408
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 154


1795:FML/Src/y_lora.c ****                 case MODEM_FSK:
 5459              		.loc 1 1795 34 is_stmt 0 view .LVU1409
 5460 00a2 90F82830 		ldrb	r3, [r0, #40]	@ zero_extendqisi2
 5461 00a6 012B     		cmp	r3, #1
 5462 00a8 B4D1     		bne	.L383
1799:FML/Src/y_lora.c ****                         // Clear Irq
 5463              		.loc 1 1799 21 is_stmt 1 view .LVU1410
1799:FML/Src/y_lora.c ****                         // Clear Irq
 5464              		.loc 1 1799 43 is_stmt 0 view .LVU1411
 5465 00aa 90F87730 		ldrb	r3, [r0, #119]	@ zero_extendqisi2
1799:FML/Src/y_lora.c ****                         // Clear Irq
 5466              		.loc 1 1799 24 view .LVU1412
 5467 00ae 002B     		cmp	r3, #0
 5468 00b0 B0D0     		beq	.L383
1801:FML/Src/y_lora.c **** 
 5469              		.loc 1 1801 25 is_stmt 1 view .LVU1413
 5470 00b2 0222     		movs	r2, #2
 5471 00b4 1221     		movs	r1, #18
 5472 00b6 FFF7FEFF 		bl	y_lora_write
 5473              	.LVL580:
1803:FML/Src/y_lora.c ****                             lora->event.FhssChangeChannel(lora, (y_lora_read(lora, REG_LR_HOPCHANNE
 5474              		.loc 1 1803 25 view .LVU1414
1803:FML/Src/y_lora.c ****                             lora->event.FhssChangeChannel(lora, (y_lora_read(lora, REG_LR_HOPCHANNE
 5475              		.loc 1 1803 40 is_stmt 0 view .LVU1415
 5476 00ba 6569     		ldr	r5, [r4, #20]
1803:FML/Src/y_lora.c ****                             lora->event.FhssChangeChannel(lora, (y_lora_read(lora, REG_LR_HOPCHANNE
 5477              		.loc 1 1803 28 view .LVU1416
 5478 00bc 002D     		cmp	r5, #0
 5479 00be A9D0     		beq	.L383
1804:FML/Src/y_lora.c ****                         }
 5480              		.loc 1 1804 29 is_stmt 1 view .LVU1417
1804:FML/Src/y_lora.c ****                         }
 5481              		.loc 1 1804 66 is_stmt 0 view .LVU1418
 5482 00c0 1C21     		movs	r1, #28
 5483 00c2 2046     		mov	r0, r4
 5484 00c4 FFF7FEFF 		bl	y_lora_read
 5485              	.LVL581:
1804:FML/Src/y_lora.c ****                         }
 5486              		.loc 1 1804 29 view .LVU1419
 5487 00c8 00F03F01 		and	r1, r0, #63
 5488 00cc 2046     		mov	r0, r4
 5489 00ce A847     		blx	r5
 5490              	.LVL582:
 5491 00d0 A0E7     		b	.L383
 5492              	.LVL583:
 5493              	.L390:
 5494              	.LCFI78:
 5495              		.cfi_def_cfa_offset 0
 5496              		.cfi_restore 3
 5497              		.cfi_restore 4
 5498              		.cfi_restore 5
 5499              		.cfi_restore 14
1804:FML/Src/y_lora.c ****                         }
 5500              		.loc 1 1804 29 view .LVU1420
 5501 00d2 7047     		bx	lr
 5502              	.L394:
 5503 00d4 AFF30080 		.align	3
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 155


 5504              	.L393:
 5505 00d8 00000000 		.word	0
 5506 00dc 80844E40 		.word	1078887552
 5507              		.cfi_endproc
 5508              	.LFE327:
 5510              		.section	.text.y_lora_io3_irq,"ax",%progbits
 5511              		.align	1
 5512              		.global	y_lora_io3_irq
 5513              		.syntax unified
 5514              		.thumb
 5515              		.thumb_func
 5517              	y_lora_io3_irq:
 5518              	.LVL584:
 5519              	.LFB328:
1819:FML/Src/y_lora.c **** 
 5520              		.loc 1 1819 36 is_stmt 1 view -0
 5521              		.cfi_startproc
 5522              		@ args = 0, pretend = 0, frame = 0
 5523              		@ frame_needed = 0, uses_anonymous_args = 0
1822:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 5524              		.loc 1 1822 5 view .LVU1422
1822:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 5525              		.loc 1 1822 8 is_stmt 0 view .LVU1423
 5526 0000 20B3     		cbz	r0, .L399
1819:FML/Src/y_lora.c **** 
 5527              		.loc 1 1819 36 view .LVU1424
 5528 0002 10B5     		push	{r4, lr}
 5529              	.LCFI79:
 5530              		.cfi_def_cfa_offset 8
 5531              		.cfi_offset 4, -8
 5532              		.cfi_offset 14, -4
 5533 0004 0446     		mov	r4, r0
1827:FML/Src/y_lora.c ****         case MODEM_FSK:
 5534              		.loc 1 1827 5 is_stmt 1 view .LVU1425
1827:FML/Src/y_lora.c ****         case MODEM_FSK:
 5535              		.loc 1 1827 26 is_stmt 0 view .LVU1426
 5536 0006 90F82830 		ldrb	r3, [r0, #40]	@ zero_extendqisi2
1827:FML/Src/y_lora.c ****         case MODEM_FSK:
 5537              		.loc 1 1827 5 view .LVU1427
 5538 000a 012B     		cmp	r3, #1
 5539 000c 00D0     		beq	.L402
 5540              	.LVL585:
 5541              	.L395:
1848:FML/Src/y_lora.c **** 
 5542              		.loc 1 1848 1 view .LVU1428
 5543 000e 10BD     		pop	{r4, pc}
 5544              	.LVL586:
 5545              	.L402:
1831:FML/Src/y_lora.c ****                 // Clear Irq
 5546              		.loc 1 1831 13 is_stmt 1 view .LVU1429
1831:FML/Src/y_lora.c ****                 // Clear Irq
 5547              		.loc 1 1831 18 is_stmt 0 view .LVU1430
 5548 0010 1221     		movs	r1, #18
 5549 0012 FFF7FEFF 		bl	y_lora_read
 5550              	.LVL587:
1831:FML/Src/y_lora.c ****                 // Clear Irq
 5551              		.loc 1 1831 16 view .LVU1431
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 156


 5552 0016 10F0010F 		tst	r0, #1
 5553 001a 0BD0     		beq	.L397
1833:FML/Src/y_lora.c ****                 if (lora->event.CadDone != NULL) {
 5554              		.loc 1 1833 17 is_stmt 1 view .LVU1432
 5555 001c 0522     		movs	r2, #5
 5556 001e 1221     		movs	r1, #18
 5557 0020 2046     		mov	r0, r4
 5558 0022 FFF7FEFF 		bl	y_lora_write
 5559              	.LVL588:
1834:FML/Src/y_lora.c ****                     lora->event.CadDone(lora, true);
 5560              		.loc 1 1834 17 view .LVU1433
1834:FML/Src/y_lora.c ****                     lora->event.CadDone(lora, true);
 5561              		.loc 1 1834 32 is_stmt 0 view .LVU1434
 5562 0026 A369     		ldr	r3, [r4, #24]
1834:FML/Src/y_lora.c ****                     lora->event.CadDone(lora, true);
 5563              		.loc 1 1834 20 view .LVU1435
 5564 0028 002B     		cmp	r3, #0
 5565 002a F0D0     		beq	.L395
1835:FML/Src/y_lora.c ****                 }
 5566              		.loc 1 1835 21 is_stmt 1 view .LVU1436
 5567 002c 0121     		movs	r1, #1
 5568 002e 2046     		mov	r0, r4
 5569 0030 9847     		blx	r3
 5570              	.LVL589:
 5571 0032 ECE7     		b	.L395
 5572              	.L397:
1839:FML/Src/y_lora.c ****                 if (lora->event.CadDone != NULL) {
 5573              		.loc 1 1839 17 view .LVU1437
 5574 0034 0422     		movs	r2, #4
 5575 0036 1221     		movs	r1, #18
 5576 0038 2046     		mov	r0, r4
 5577 003a FFF7FEFF 		bl	y_lora_write
 5578              	.LVL590:
1840:FML/Src/y_lora.c ****                     lora->event.CadDone(lora, false);
 5579              		.loc 1 1840 17 view .LVU1438
1840:FML/Src/y_lora.c ****                     lora->event.CadDone(lora, false);
 5580              		.loc 1 1840 32 is_stmt 0 view .LVU1439
 5581 003e A369     		ldr	r3, [r4, #24]
1840:FML/Src/y_lora.c ****                     lora->event.CadDone(lora, false);
 5582              		.loc 1 1840 20 view .LVU1440
 5583 0040 002B     		cmp	r3, #0
 5584 0042 E4D0     		beq	.L395
1841:FML/Src/y_lora.c ****                 }
 5585              		.loc 1 1841 21 is_stmt 1 view .LVU1441
 5586 0044 0021     		movs	r1, #0
 5587 0046 2046     		mov	r0, r4
 5588 0048 9847     		blx	r3
 5589              	.LVL591:
 5590 004a E0E7     		b	.L395
 5591              	.LVL592:
 5592              	.L399:
 5593              	.LCFI80:
 5594              		.cfi_def_cfa_offset 0
 5595              		.cfi_restore 4
 5596              		.cfi_restore 14
1841:FML/Src/y_lora.c ****                 }
 5597              		.loc 1 1841 21 is_stmt 0 view .LVU1442
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 157


 5598 004c 7047     		bx	lr
 5599              		.cfi_endproc
 5600              	.LFE328:
 5602              		.section	.text.y_lora_io4_irq,"ax",%progbits
 5603              		.align	1
 5604              		.global	y_lora_io4_irq
 5605              		.syntax unified
 5606              		.thumb
 5607              		.thumb_func
 5609              	y_lora_io4_irq:
 5610              	.LVL593:
 5611              	.LFB329:
1852:FML/Src/y_lora.c **** 
 5612              		.loc 1 1852 36 is_stmt 1 view -0
 5613              		.cfi_startproc
 5614              		@ args = 0, pretend = 0, frame = 0
 5615              		@ frame_needed = 0, uses_anonymous_args = 0
 5616              		@ link register save eliminated.
1855:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 5617              		.loc 1 1855 5 view .LVU1444
1855:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 5618              		.loc 1 1855 8 is_stmt 0 view .LVU1445
 5619 0000 40B1     		cbz	r0, .L403
1860:FML/Src/y_lora.c ****         case MODEM_FSK: {
 5620              		.loc 1 1860 5 is_stmt 1 view .LVU1446
1860:FML/Src/y_lora.c ****         case MODEM_FSK: {
 5621              		.loc 1 1860 26 is_stmt 0 view .LVU1447
 5622 0002 90F82820 		ldrb	r2, [r0, #40]	@ zero_extendqisi2
1860:FML/Src/y_lora.c ****         case MODEM_FSK: {
 5623              		.loc 1 1860 5 view .LVU1448
 5624 0006 2AB9     		cbnz	r2, .L403
1862:FML/Src/y_lora.c ****                 lora->setting.FskPacketHandler.PreambleDetected = true;
 5625              		.loc 1 1862 13 is_stmt 1 view .LVU1449
1862:FML/Src/y_lora.c ****                 lora->setting.FskPacketHandler.PreambleDetected = true;
 5626              		.loc 1 1862 47 is_stmt 0 view .LVU1450
 5627 0008 90F85420 		ldrb	r2, [r0, #84]	@ zero_extendqisi2
1862:FML/Src/y_lora.c ****                 lora->setting.FskPacketHandler.PreambleDetected = true;
 5628              		.loc 1 1862 16 view .LVU1451
 5629 000c 12B9     		cbnz	r2, .L403
1863:FML/Src/y_lora.c ****             }
 5630              		.loc 1 1863 17 is_stmt 1 view .LVU1452
1863:FML/Src/y_lora.c ****             }
 5631              		.loc 1 1863 65 is_stmt 0 view .LVU1453
 5632 000e 0122     		movs	r2, #1
 5633 0010 80F85420 		strb	r2, [r0, #84]
 5634              	.L403:
1871:FML/Src/y_lora.c **** 
 5635              		.loc 1 1871 1 view .LVU1454
 5636 0014 7047     		bx	lr
 5637              		.cfi_endproc
 5638              	.LFE329:
 5640              		.section	.text.y_lora_io5_irq,"ax",%progbits
 5641              		.align	1
 5642              		.global	y_lora_io5_irq
 5643              		.syntax unified
 5644              		.thumb
 5645              		.thumb_func
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 158


 5647              	y_lora_io5_irq:
 5648              	.LVL594:
 5649              	.LFB330:
1875:FML/Src/y_lora.c **** 
 5650              		.loc 1 1875 36 is_stmt 1 view -0
 5651              		.cfi_startproc
 5652              		@ args = 0, pretend = 0, frame = 0
 5653              		@ frame_needed = 0, uses_anonymous_args = 0
 5654              		@ link register save eliminated.
1878:FML/Src/y_lora.c ****         //YLOGE("lora is NULL");
 5655              		.loc 1 1878 5 view .LVU1456
1891:FML/Src/y_lora.c **** 
 5656              		.loc 1 1891 1 is_stmt 0 view .LVU1457
 5657 0000 7047     		bx	lr
 5658              		.cfi_endproc
 5659              	.LFE330:
 5661              		.section	.text.y_lora_1_spi_transmit,"ax",%progbits
 5662              		.align	1
 5663              		.global	y_lora_1_spi_transmit
 5664              		.syntax unified
 5665              		.thumb
 5666              		.thumb_func
 5668              	y_lora_1_spi_transmit:
 5669              	.LVL595:
 5670              	.LFB331:
1902:FML/Src/y_lora.c **** 
 5671              		.loc 1 1902 48 is_stmt 1 view -0
 5672              		.cfi_startproc
 5673              		@ args = 0, pretend = 0, frame = 16
 5674              		@ frame_needed = 0, uses_anonymous_args = 0
1902:FML/Src/y_lora.c **** 
 5675              		.loc 1 1902 48 is_stmt 0 view .LVU1459
 5676 0000 00B5     		push	{lr}
 5677              	.LCFI81:
 5678              		.cfi_def_cfa_offset 4
 5679              		.cfi_offset 14, -4
 5680 0002 87B0     		sub	sp, sp, #28
 5681              	.LCFI82:
 5682              		.cfi_def_cfa_offset 32
 5683 0004 8DF80F00 		strb	r0, [sp, #15]
1904:FML/Src/y_lora.c **** 
 5684              		.loc 1 1904 5 is_stmt 1 view .LVU1460
1904:FML/Src/y_lora.c **** 
 5685              		.loc 1 1904 13 is_stmt 0 view .LVU1461
 5686 0008 0023     		movs	r3, #0
 5687 000a 8DF81730 		strb	r3, [sp, #23]
1912:FML/Src/y_lora.c ****         return 0;
 5688              		.loc 1 1912 5 is_stmt 1 view .LVU1462
1912:FML/Src/y_lora.c ****         return 0;
 5689              		.loc 1 1912 9 is_stmt 0 view .LVU1463
 5690 000e 3C23     		movs	r3, #60
 5691 0010 0093     		str	r3, [sp]
 5692 0012 0123     		movs	r3, #1
 5693 0014 0DF11702 		add	r2, sp, #23
 5694 0018 0DF10F01 		add	r1, sp, #15
 5695 001c 0548     		ldr	r0, .L410
 5696              	.LVL596:
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 159


1912:FML/Src/y_lora.c ****         return 0;
 5697              		.loc 1 1912 9 view .LVU1464
 5698 001e FFF7FEFF 		bl	HAL_SPI_TransmitReceive
 5699              	.LVL597:
1912:FML/Src/y_lora.c ****         return 0;
 5700              		.loc 1 1912 8 view .LVU1465
 5701 0022 20B9     		cbnz	r0, .L408
1916:FML/Src/y_lora.c **** }
 5702              		.loc 1 1916 5 is_stmt 1 view .LVU1466
1916:FML/Src/y_lora.c **** }
 5703              		.loc 1 1916 12 is_stmt 0 view .LVU1467
 5704 0024 9DF81700 		ldrb	r0, [sp, #23]	@ zero_extendqisi2
 5705              	.L407:
1917:FML/Src/y_lora.c **** 
 5706              		.loc 1 1917 1 view .LVU1468
 5707 0028 07B0     		add	sp, sp, #28
 5708              	.LCFI83:
 5709              		.cfi_remember_state
 5710              		.cfi_def_cfa_offset 4
 5711              		@ sp needed
 5712 002a 5DF804FB 		ldr	pc, [sp], #4
 5713              	.L408:
 5714              	.LCFI84:
 5715              		.cfi_restore_state
1913:FML/Src/y_lora.c ****     }
 5716              		.loc 1 1913 16 view .LVU1469
 5717 002e 0020     		movs	r0, #0
 5718 0030 FAE7     		b	.L407
 5719              	.L411:
 5720 0032 00BF     		.align	2
 5721              	.L410:
 5722 0034 00000000 		.word	hspi1
 5723              		.cfi_endproc
 5724              	.LFE331:
 5726              		.section	.text.y_lora_1_spi_nss,"ax",%progbits
 5727              		.align	1
 5728              		.global	y_lora_1_spi_nss
 5729              		.syntax unified
 5730              		.thumb
 5731              		.thumb_func
 5733              	y_lora_1_spi_nss:
 5734              	.LVL598:
 5735              	.LFB332:
1921:FML/Src/y_lora.c **** 
 5736              		.loc 1 1921 36 is_stmt 1 view -0
 5737              		.cfi_startproc
 5738              		@ args = 0, pretend = 0, frame = 0
 5739              		@ frame_needed = 0, uses_anonymous_args = 0
1921:FML/Src/y_lora.c **** 
 5740              		.loc 1 1921 36 is_stmt 0 view .LVU1471
 5741 0000 08B5     		push	{r3, lr}
 5742              	.LCFI85:
 5743              		.cfi_def_cfa_offset 8
 5744              		.cfi_offset 3, -8
 5745              		.cfi_offset 14, -4
1923:FML/Src/y_lora.c ****         HAL_GPIO_WritePin(LORA1_SPI_NSS_GPIO_Port, LORA1_SPI_NSS_Pin, GPIO_PIN_SET);
 5746              		.loc 1 1923 5 is_stmt 1 view .LVU1472
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 160


1923:FML/Src/y_lora.c ****         HAL_GPIO_WritePin(LORA1_SPI_NSS_GPIO_Port, LORA1_SPI_NSS_Pin, GPIO_PIN_SET);
 5747              		.loc 1 1923 8 is_stmt 0 view .LVU1473
 5748 0002 38B1     		cbz	r0, .L413
1924:FML/Src/y_lora.c ****     } else {
 5749              		.loc 1 1924 9 is_stmt 1 view .LVU1474
 5750 0004 0122     		movs	r2, #1
 5751 0006 4FF40041 		mov	r1, #32768
 5752 000a 4FF09040 		mov	r0, #1207959552
 5753              	.LVL599:
1924:FML/Src/y_lora.c ****     } else {
 5754              		.loc 1 1924 9 is_stmt 0 view .LVU1475
 5755 000e FFF7FEFF 		bl	HAL_GPIO_WritePin
 5756              	.LVL600:
 5757              	.L412:
1928:FML/Src/y_lora.c **** 
 5758              		.loc 1 1928 1 view .LVU1476
 5759 0012 08BD     		pop	{r3, pc}
 5760              	.LVL601:
 5761              	.L413:
1926:FML/Src/y_lora.c ****     }
 5762              		.loc 1 1926 9 is_stmt 1 view .LVU1477
 5763 0014 0022     		movs	r2, #0
 5764 0016 4FF40041 		mov	r1, #32768
 5765 001a 4FF09040 		mov	r0, #1207959552
 5766              	.LVL602:
1926:FML/Src/y_lora.c ****     }
 5767              		.loc 1 1926 9 is_stmt 0 view .LVU1478
 5768 001e FFF7FEFF 		bl	HAL_GPIO_WritePin
 5769              	.LVL603:
1928:FML/Src/y_lora.c **** 
 5770              		.loc 1 1928 1 view .LVU1479
 5771 0022 F6E7     		b	.L412
 5772              		.cfi_endproc
 5773              	.LFE332:
 5775              		.section	.text.y_lora_1_reset,"ax",%progbits
 5776              		.align	1
 5777              		.global	y_lora_1_reset
 5778              		.syntax unified
 5779              		.thumb
 5780              		.thumb_func
 5782              	y_lora_1_reset:
 5783              	.LFB333:
1931:FML/Src/y_lora.c **** 
 5784              		.loc 1 1931 23 is_stmt 1 view -0
 5785              		.cfi_startproc
 5786              		@ args = 0, pretend = 0, frame = 24
 5787              		@ frame_needed = 0, uses_anonymous_args = 0
 5788 0000 70B5     		push	{r4, r5, r6, lr}
 5789              	.LCFI86:
 5790              		.cfi_def_cfa_offset 16
 5791              		.cfi_offset 4, -16
 5792              		.cfi_offset 5, -12
 5793              		.cfi_offset 6, -8
 5794              		.cfi_offset 14, -4
 5795 0002 86B0     		sub	sp, sp, #24
 5796              	.LCFI87:
 5797              		.cfi_def_cfa_offset 40
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 161


1934:FML/Src/y_lora.c ****     GPIO_InitStructure.Pin   = LORA1_RST_Pin;
 5798              		.loc 1 1934 5 view .LVU1481
1935:FML/Src/y_lora.c ****     GPIO_InitStructure.Pull  = GPIO_NOPULL;
 5799              		.loc 1 1935 5 view .LVU1482
1935:FML/Src/y_lora.c ****     GPIO_InitStructure.Pull  = GPIO_NOPULL;
 5800              		.loc 1 1935 30 is_stmt 0 view .LVU1483
 5801 0004 4021     		movs	r1, #64
 5802 0006 0191     		str	r1, [sp, #4]
1936:FML/Src/y_lora.c ****     GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_LOW;
 5803              		.loc 1 1936 5 is_stmt 1 view .LVU1484
1936:FML/Src/y_lora.c ****     GPIO_InitStructure.Speed = GPIO_SPEED_FREQ_LOW;
 5804              		.loc 1 1936 30 is_stmt 0 view .LVU1485
 5805 0008 0024     		movs	r4, #0
 5806 000a 0394     		str	r4, [sp, #12]
1937:FML/Src/y_lora.c ****     GPIO_InitStructure.Mode  = GPIO_MODE_OUTPUT_PP;
 5807              		.loc 1 1937 5 is_stmt 1 view .LVU1486
1937:FML/Src/y_lora.c ****     GPIO_InitStructure.Mode  = GPIO_MODE_OUTPUT_PP;
 5808              		.loc 1 1937 30 is_stmt 0 view .LVU1487
 5809 000c 0494     		str	r4, [sp, #16]
1938:FML/Src/y_lora.c ****     HAL_GPIO_WritePin(LORA1_RST_GPIO_Port, LORA1_RST_Pin, GPIO_PIN_RESET);
 5810              		.loc 1 1938 5 is_stmt 1 view .LVU1488
1938:FML/Src/y_lora.c ****     HAL_GPIO_WritePin(LORA1_RST_GPIO_Port, LORA1_RST_Pin, GPIO_PIN_RESET);
 5811              		.loc 1 1938 30 is_stmt 0 view .LVU1489
 5812 000e 0126     		movs	r6, #1
 5813 0010 0296     		str	r6, [sp, #8]
1939:FML/Src/y_lora.c ****     HAL_GPIO_Init(LORA1_RST_GPIO_Port, &GPIO_InitStructure);
 5814              		.loc 1 1939 5 is_stmt 1 view .LVU1490
 5815 0012 0B4D     		ldr	r5, .L418
 5816 0014 2246     		mov	r2, r4
 5817 0016 2846     		mov	r0, r5
 5818 0018 FFF7FEFF 		bl	HAL_GPIO_WritePin
 5819              	.LVL604:
1940:FML/Src/y_lora.c **** 
 5820              		.loc 1 1940 5 view .LVU1491
 5821 001c 01A9     		add	r1, sp, #4
 5822 001e 2846     		mov	r0, r5
 5823 0020 FFF7FEFF 		bl	HAL_GPIO_Init
 5824              	.LVL605:
1942:FML/Src/y_lora.c **** 
 5825              		.loc 1 1942 5 view .LVU1492
 5826 0024 3046     		mov	r0, r6
 5827 0026 FFF7FEFF 		bl	HAL_Delay
 5828              	.LVL606:
1945:FML/Src/y_lora.c ****     HAL_GPIO_Init(LORA1_RST_GPIO_Port, &GPIO_InitStructure);
 5829              		.loc 1 1945 5 view .LVU1493
1945:FML/Src/y_lora.c ****     HAL_GPIO_Init(LORA1_RST_GPIO_Port, &GPIO_InitStructure);
 5830              		.loc 1 1945 29 is_stmt 0 view .LVU1494
 5831 002a 0294     		str	r4, [sp, #8]
1946:FML/Src/y_lora.c **** 
 5832              		.loc 1 1946 5 is_stmt 1 view .LVU1495
 5833 002c 01A9     		add	r1, sp, #4
 5834 002e 2846     		mov	r0, r5
 5835 0030 FFF7FEFF 		bl	HAL_GPIO_Init
 5836              	.LVL607:
1948:FML/Src/y_lora.c **** }
 5837              		.loc 1 1948 5 view .LVU1496
 5838 0034 0620     		movs	r0, #6
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 162


 5839 0036 FFF7FEFF 		bl	HAL_Delay
 5840              	.LVL608:
1949:FML/Src/y_lora.c **** 
 5841              		.loc 1 1949 1 is_stmt 0 view .LVU1497
 5842 003a 06B0     		add	sp, sp, #24
 5843              	.LCFI88:
 5844              		.cfi_def_cfa_offset 16
 5845              		@ sp needed
 5846 003c 70BD     		pop	{r4, r5, r6, pc}
 5847              	.L419:
 5848 003e 00BF     		.align	2
 5849              	.L418:
 5850 0040 00040048 		.word	1207960576
 5851              		.cfi_endproc
 5852              	.LFE333:
 5854              		.global	re_code
 5855              		.section	.data.re_code,"aw"
 5858              	re_code:
 5859 0000 FF       		.byte	-1
 5860              		.section	.rodata.RadioRegsInit,"a"
 5861              		.align	2
 5864              	RadioRegsInit:
 5865 0000 00       		.byte	0
 5866 0001 0C       		.byte	12
 5867 0002 23       		.byte	35
 5868 0003 00       		.byte	0
 5869 0004 0D       		.byte	13
 5870 0005 1E       		.byte	30
 5871 0006 00       		.byte	0
 5872 0007 0E       		.byte	14
 5873 0008 D2       		.byte	-46
 5874 0009 00       		.byte	0
 5875 000a 1A       		.byte	26
 5876 000b 01       		.byte	1
 5877 000c 00       		.byte	0
 5878 000d 1F       		.byte	31
 5879 000e AA       		.byte	-86
 5880 000f 00       		.byte	0
 5881 0010 24       		.byte	36
 5882 0011 07       		.byte	7
 5883 0012 00       		.byte	0
 5884 0013 27       		.byte	39
 5885 0014 12       		.byte	18
 5886 0015 00       		.byte	0
 5887 0016 28       		.byte	40
 5888 0017 C1       		.byte	-63
 5889 0018 00       		.byte	0
 5890 0019 29       		.byte	41
 5891 001a 94       		.byte	-108
 5892 001b 00       		.byte	0
 5893 001c 2A       		.byte	42
 5894 001d C1       		.byte	-63
 5895 001e 00       		.byte	0
 5896 001f 30       		.byte	48
 5897 0020 D8       		.byte	-40
 5898 0021 00       		.byte	0
 5899 0022 35       		.byte	53
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 163


 5900 0023 8F       		.byte	-113
 5901 0024 00       		.byte	0
 5902 0025 3B       		.byte	59
 5903 0026 02       		.byte	2
 5904 0027 00       		.byte	0
 5905 0028 40       		.byte	64
 5906 0029 00       		.byte	0
 5907 002a 00       		.byte	0
 5908 002b 41       		.byte	65
 5909 002c 30       		.byte	48
 5910 002d 01       		.byte	1
 5911 002e 23       		.byte	35
 5912 002f FF       		.byte	-1
 5913              		.section	.rodata.FskBandwidths,"a"
 5914              		.align	2
 5917              	FskBandwidths:
 5918 0000 280A0000 		.word	2600
 5919 0004 17       		.byte	23
 5920 0005 000000   		.space	3
 5921 0008 1C0C0000 		.word	3100
 5922 000c 0F       		.byte	15
 5923 000d 000000   		.space	3
 5924 0010 3C0F0000 		.word	3900
 5925 0014 07       		.byte	7
 5926 0015 000000   		.space	3
 5927 0018 50140000 		.word	5200
 5928 001c 16       		.byte	22
 5929 001d 000000   		.space	3
 5930 0020 9C180000 		.word	6300
 5931 0024 0E       		.byte	14
 5932 0025 000000   		.space	3
 5933 0028 781E0000 		.word	7800
 5934 002c 06       		.byte	6
 5935 002d 000000   		.space	3
 5936 0030 A0280000 		.word	10400
 5937 0034 15       		.byte	21
 5938 0035 000000   		.space	3
 5939 0038 D4300000 		.word	12500
 5940 003c 0D       		.byte	13
 5941 003d 000000   		.space	3
 5942 0040 F03C0000 		.word	15600
 5943 0044 05       		.byte	5
 5944 0045 000000   		.space	3
 5945 0048 40510000 		.word	20800
 5946 004c 14       		.byte	20
 5947 004d 000000   		.space	3
 5948 0050 A8610000 		.word	25000
 5949 0054 0C       		.byte	12
 5950 0055 000000   		.space	3
 5951 0058 447A0000 		.word	31300
 5952 005c 04       		.byte	4
 5953 005d 000000   		.space	3
 5954 0060 E4A20000 		.word	41700
 5955 0064 13       		.byte	19
 5956 0065 000000   		.space	3
 5957 0068 50C30000 		.word	50000
 5958 006c 0B       		.byte	11
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 164


 5959 006d 000000   		.space	3
 5960 0070 24F40000 		.word	62500
 5961 0074 03       		.byte	3
 5962 0075 000000   		.space	3
 5963 0078 85450100 		.word	83333
 5964 007c 12       		.byte	18
 5965 007d 000000   		.space	3
 5966 0080 A0860100 		.word	100000
 5967 0084 0A       		.byte	10
 5968 0085 000000   		.space	3
 5969 0088 48E80100 		.word	125000
 5970 008c 02       		.byte	2
 5971 008d 000000   		.space	3
 5972 0090 2C8B0200 		.word	166700
 5973 0094 11       		.byte	17
 5974 0095 000000   		.space	3
 5975 0098 400D0300 		.word	200000
 5976 009c 09       		.byte	9
 5977 009d 000000   		.space	3
 5978 00a0 90D00300 		.word	250000
 5979 00a4 01       		.byte	1
 5980 00a5 000000   		.space	3
 5981 00a8 E0930400 		.word	300000
 5982 00ac 00       		.byte	0
 5983 00ad 000000   		.space	3
 5984              		.global	jt_lora_params
 5985              		.section	.data.jt_lora_params,"aw"
 5986              		.align	2
 5989              	jt_lora_params:
 5990 0000 40170C1A 		.word	437000000
 5991 0004 14       		.byte	20
 5992 0005 02       		.byte	2
 5993 0006 08       		.byte	8
 5994 0007 01       		.byte	1
 5995              		.global	lora_dev
 5996              		.section	.bss.lora_dev,"aw",%nobits
 5997              		.align	2
 6000              	lora_dev:
 6001 0000 00000000 		.space	4
 6002              		.section	.rodata
 6003              		.align	2
 6004              		.set	.LANCHOR0,. + 0
 6005              	.LC4:
 6006 0000 00000000 		.word	Dummy_Callback
 6007 0004 00000000 		.word	Dummy_Callback
 6008 0008 00000000 		.word	RxDone_Callback
 6009 000c 00000000 		.word	Dummy_Callback
 6010 0010 00000000 		.word	Dummy_Callback
 6011 0014 00000000 		.word	Dummy_Callback
 6012 0018 00000000 		.word	Dummy_Callback
 6013              	.LC1:
 6014 001c 00000000 		.word	y_lora_2_spi_transmit
 6015 0020 00000000 		.word	y_lora_2_spi_nss
 6016 0024 00000000 		.word	y_lora_2_reset
 6017              		.text
 6018              	.Letext0:
 6019              		.file 2 "/Applications/ArmGNUToolchain/12.3.rel1/arm-none-eabi/arm-none-eabi/include/machine/_defa
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 165


 6020              		.file 3 "/Applications/ArmGNUToolchain/12.3.rel1/arm-none-eabi/arm-none-eabi/include/sys/_stdint.h
 6021              		.file 4 "FML/Inc/y_lora.h"
 6022              		.file 5 "/Applications/ArmGNUToolchain/12.3.rel1/arm-none-eabi/lib/gcc/arm-none-eabi/12.3.1/includ
 6023              		.file 6 "Drivers/CMSIS/Device/ST/STM32L4xx/Include/stm32l431xx.h"
 6024              		.file 7 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_def.h"
 6025              		.file 8 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_gpio.h"
 6026              		.file 9 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_dma.h"
 6027              		.file 10 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal_spi.h"
 6028              		.file 11 "HAL/Inc/spi.h"
 6029              		.file 12 "ThirdParty/Letter-shell/Inc/shell.h"
 6030              		.file 13 "ThirdParty/Letter-shell/Inc/shell_port.h"
 6031              		.file 14 "/Applications/ArmGNUToolchain/12.3.rel1/arm-none-eabi/arm-none-eabi/include/math.h"
 6032              		.file 15 "Drivers/STM32L4xx_HAL_Driver/Inc/stm32l4xx_hal.h"
 6033              		.file 16 "/Applications/ArmGNUToolchain/12.3.rel1/arm-none-eabi/arm-none-eabi/include/stdlib.h"
 6034              		.file 17 "/Applications/ArmGNUToolchain/12.3.rel1/arm-none-eabi/arm-none-eabi/include/string.h"
 6035              		.file 18 "<built-in>"
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 166


DEFINED SYMBOLS
                            *ABS*:00000000 y_lora.c
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:21     .text.memcpy1:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:26     .text.memcpy1:00000000 memcpy1
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:64     .text._y_lora_get_Fsk_bandwidth_addr:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:69     .text._y_lora_get_Fsk_bandwidth_addr:00000000 _y_lora_get_Fsk_bandwidth_addr
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:129    .text._y_lora_get_Fsk_bandwidth_addr:0000002c $d
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:5917   .rodata.FskBandwidths:00000000 FskBandwidths
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:134    .text.Dummy_Callback:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:140    .text.Dummy_Callback:00000000 Dummy_Callback
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:154    .rodata.RxDone_Callback.str1.4:00000000 $d
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:159    .text.RxDone_Callback:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:165    .text.RxDone_Callback:00000000 RxDone_Callback
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:209    .text.RxDone_Callback:00000020 $d
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:215    .text.y_lora_2_spi_transmit:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:221    .text.y_lora_2_spi_transmit:00000000 y_lora_2_spi_transmit
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:275    .text.y_lora_2_spi_transmit:00000034 $d
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:280    .text.y_lora_2_spi_nss:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:286    .text.y_lora_2_spi_nss:00000000 y_lora_2_spi_nss
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:328    .text.y_lora_2_spi_nss:00000020 $d
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:333    .text.y_lora_2_reset:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:339    .text.y_lora_2_reset:00000000 y_lora_2_reset
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:402    .text.y_lora_2_reset:00000038 $d
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:407    .rodata.y_lora_print_version.str1.4:00000000 $d
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:411    .text.y_lora_print_version:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:417    .text.y_lora_print_version:00000000 y_lora_print_version
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:440    .text.y_lora_print_version:00000010 $d
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:445    .text.y_lora_destroy:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:451    .text.y_lora_destroy:00000000 y_lora_destroy
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:484    .text.y_lora_write_buf:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:490    .text.y_lora_write_buf:00000000 y_lora_write_buf
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:584    .text._y_lora_write_fifo:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:589    .text._y_lora_write_fifo:00000000 _y_lora_write_fifo
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:618    .text.y_lora_read_buf:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:624    .text.y_lora_read_buf:00000000 y_lora_read_buf
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:719    .text._y_lora_read_fifo:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:724    .text._y_lora_read_fifo:00000000 _y_lora_read_fifo
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:753    .text.y_lora_write:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:759    .text.y_lora_write:00000000 y_lora_write
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:792    .text.y_lora_read:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:798    .text.y_lora_read:00000000 y_lora_read
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:834    .text._y_lora_set_op_mode:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:839    .text._y_lora_set_op_mode:00000000 _y_lora_set_op_mode
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:890    .text._y_lora_set_tx_power:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:895    .text._y_lora_set_tx_power:00000000 _y_lora_set_tx_power
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:1112   .text.y_lora_start_cad:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:1118   .text.y_lora_start_cad:00000000 y_lora_start_cad
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:1187   .text.y_lora_get_status:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:1193   .text.y_lora_get_status:00000000 y_lora_get_status
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:1221   .text.y_lora_get_rssi:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:1227   .text.y_lora_get_rssi:00000000 y_lora_get_rssi
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:1320   .text.y_lora_get_rssi:00000044 $d
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:1332   .text.y_lora_get_time_on_air:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:1338   .text.y_lora_get_time_on_air:00000000 y_lora_get_time_on_air
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:1742   .text.y_lora_get_time_on_air:00000208 $d
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:1758   .text.y_lora_get_wakeup_time:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:1764   .text.y_lora_get_wakeup_time:00000000 y_lora_get_wakeup_time
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 167


/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:1779   .text.y_lora_set_modem:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:1785   .text.y_lora_set_modem:00000000 y_lora_set_modem
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:1920   .text.y_lora_set_channel:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:1926   .text.y_lora_set_channel:00000000 y_lora_set_channel
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:2000   .text.y_lora_set_channel:00000048 $d
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:2006   .text._y_lora_rx_chain_calibration:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:2011   .text._y_lora_rx_chain_calibration:00000000 _y_lora_rx_chain_calibration
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:2162   .text._y_lora_rx_chain_calibration:000000b8 $d
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:2169   .text.y_lora_create:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:2175   .text.y_lora_create:00000000 y_lora_create
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:2314   .text.y_lora_create:000000a0 $d
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:5864   .rodata.RadioRegsInit:00000000 RadioRegsInit
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:2319   .text.y_lora_set_tx_config:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:2325   .text.y_lora_set_tx_config:00000000 y_lora_set_tx_config
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:2721   .text.y_lora_set_tx_config:00000210 $d
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:2727   .text.y_lora_set_tx_continuous_wave:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:2733   .text.y_lora_set_tx_continuous_wave:00000000 y_lora_set_tx_continuous_wave
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:2822   .text.y_lora_set_rx_time:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:2828   .text.y_lora_set_rx_time:00000000 y_lora_set_rx_time
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:3013   .text.y_lora_set_rx_time:000000f8 $d
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:3287   .text.y_lora_set_max_payload_length:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:3293   .text.y_lora_set_max_payload_length:00000000 y_lora_set_max_payload_length
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:3362   .text.y_lora_set_rx_config:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:3368   .text.y_lora_set_rx_config:00000000 y_lora_set_rx_config
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:3876   .text.y_lora_set_rx_config:000002b8 $d
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:3887   .text.Lora_Init:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:3893   .text.Lora_Init:00000000 Lora_Init
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:4002   .text.Lora_Init:00000090 $d
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:6000   .bss.lora_dev:00000000 lora_dev
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:5989   .data.jt_lora_params:00000000 jt_lora_params
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:5858   .data.re_code:00000000 re_code
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:4010   .text.y_lora_set_public_network:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:4016   .text.y_lora_set_public_network:00000000 y_lora_set_public_network
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:4080   .text.y_lora_set_sleep:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:4086   .text.y_lora_set_sleep:00000000 y_lora_set_sleep
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:4125   .text.y_lora_is_channel_free:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:4131   .text.y_lora_is_channel_free:00000000 y_lora_is_channel_free
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:4210   .text.y_lora_get_random:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:4216   .text.y_lora_get_random:00000000 y_lora_get_random
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:4310   .text.y_lora_set_stby:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:4316   .text.y_lora_set_stby:00000000 y_lora_set_stby
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:4355   .text.y_lora_send:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:4361   .text.y_lora_send:00000000 y_lora_send
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:4587   .text.y_lora_io0_irq:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:4593   .text.y_lora_io0_irq:00000000 y_lora_io0_irq
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:5102   .text.y_lora_io0_irq:00000284 $d
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:5107   .text.y_lora_io1_irq:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:5113   .text.y_lora_io1_irq:00000000 y_lora_io1_irq
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:5319   .text.y_lora_io2_irq:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:5325   .text.y_lora_io2_irq:00000000 y_lora_io2_irq
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:5505   .text.y_lora_io2_irq:000000d8 $d
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:5511   .text.y_lora_io3_irq:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:5517   .text.y_lora_io3_irq:00000000 y_lora_io3_irq
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:5603   .text.y_lora_io4_irq:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:5609   .text.y_lora_io4_irq:00000000 y_lora_io4_irq
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:5641   .text.y_lora_io5_irq:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:5647   .text.y_lora_io5_irq:00000000 y_lora_io5_irq
ARM GAS  /var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s 			page 168


/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:5662   .text.y_lora_1_spi_transmit:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:5668   .text.y_lora_1_spi_transmit:00000000 y_lora_1_spi_transmit
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:5722   .text.y_lora_1_spi_transmit:00000034 $d
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:5727   .text.y_lora_1_spi_nss:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:5733   .text.y_lora_1_spi_nss:00000000 y_lora_1_spi_nss
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:5776   .text.y_lora_1_reset:00000000 $t
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:5782   .text.y_lora_1_reset:00000000 y_lora_1_reset
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:5850   .text.y_lora_1_reset:00000040 $d
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:5861   .rodata.RadioRegsInit:00000000 $d
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:5914   .rodata.FskBandwidths:00000000 $d
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:5986   .data.jt_lora_params:00000000 $d
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:5997   .bss.lora_dev:00000000 $d
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:6003   .rodata:00000000 $d
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:3023   .text.y_lora_set_rx_time:00000101 $d
/var/folders/h7/llxr0vxd5sd9z74__7r6nx9r0000gn/T//cce3FvuW.s:3023   .text.y_lora_set_rx_time:00000102 $t

UNDEFINED SYMBOLS
shellPrint
shell
HAL_SPI_TransmitReceive
hspi2
HAL_GPIO_WritePin
HAL_Delay
HAL_GPIO_Init
YLOGI
free
__aeabi_i2d
__aeabi_dadd
__aeabi_dmul
__aeabi_ui2d
__aeabi_ddiv
__aeabi_d2uiz
__aeabi_dcmpgt
round
ceil
floor
malloc
memset
__aeabi_d2iz
hspi1
