# do serial_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim ALTERA vmap 10.4b Lib Mapping Utility 2015.05 May 27 2015
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/15.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/serial/fan_comps.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:33:54 on Jun 07,2021
# vcom -reportprogress 300 -93 -work work C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/serial/fan_comps.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package fan_comps
# End time: 16:33:54 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/serial/fa.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:33:54 on Jun 07,2021
# vcom -reportprogress 300 -93 -work work C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/serial/fa.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity fa
# -- Compiling architecture conc of fa
# End time: 16:33:54 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/serial/desp_control.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:33:54 on Jun 07,2021
# vcom -reportprogress 300 -93 -work work C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/serial/desp_control.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity desp_control
# -- Compiling architecture fsm of desp_control
# End time: 16:33:54 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/serial/desp_comps.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:33:54 on Jun 07,2021
# vcom -reportprogress 300 -93 -work work C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/serial/desp_comps.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package desp_comps
# End time: 16:33:54 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/serial/serial_comps.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:33:54 on Jun 07,2021
# vcom -reportprogress 300 -93 -work work C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/serial/serial_comps.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling package serial_comps
# End time: 16:33:54 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/serial/fan.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:33:54 on Jun 07,2021
# vcom -reportprogress 300 -93 -work work C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/serial/fan.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package fan_comps
# -- Compiling entity fan
# -- Compiling architecture param of fan
# End time: 16:33:54 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/serial/desp.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:33:54 on Jun 07,2021
# vcom -reportprogress 300 -93 -work work C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/serial/desp.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package desp_comps
# -- Compiling entity desp
# -- Compiling architecture ejemplo of desp
# End time: 16:33:54 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/serial/serial.vhd}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:33:54 on Jun 07,2021
# vcom -reportprogress 300 -93 -work work C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/serial/serial.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package serial_comps
# -- Compiling entity serial
# -- Compiling architecture jerarquico of serial
# End time: 16:33:54 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vcom -93 -work work {C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/serial/simulation/modelsim/serial.vht}
# Model Technology ModelSim ALTERA vcom 10.4b Compiler 2015.05 May 27 2015
# Start time: 16:33:54 on Jun 07,2021
# vcom -reportprogress 300 -93 -work work C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/serial/simulation/modelsim/serial.vht 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity serial_vhd_tst
# -- Compiling architecture serial_arch of serial_vhd_tst
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/serial/simulation/modelsim/serial.vht(73): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/serial/simulation/modelsim/serial.vht(78): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/serial/simulation/modelsim/serial.vht(83): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/serial/simulation/modelsim/serial.vht(88): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/serial/simulation/modelsim/serial.vht(93): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/serial/simulation/modelsim/serial.vht(98): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/serial/simulation/modelsim/serial.vht(99): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/serial/simulation/modelsim/serial.vht(104): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/serial/simulation/modelsim/serial.vht(114): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# ** Warning: C:/Users/joben/personal_dev/disd/2021-1/codigo/ejemplo_serial/serial/simulation/modelsim/serial.vht(116): (vcom-1207) An abstract literal and an identifier must have a separator between them.
# End time: 16:33:54 on Jun 07,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 10
# 
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs="+acc"  serial_vhd_tst
# vsim -t 1ps -L altera -L lpm -L sgate -L altera_mf -L altera_lnsim -L fiftyfivenm -L rtl_work -L work -voptargs=""+acc"" serial_vhd_tst 
# Start time: 16:33:55 on Jun 07,2021
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.serial_vhd_tst(serial_arch)
# Loading work.serial_comps
# Loading work.serial(jerarquico)
# Loading work.desp_comps
# Loading work.desp(ejemplo)
# Loading work.fan_comps
# Loading work.fan(param)
# Loading work.fa(conc)
# Loading work.desp_control(fsm)
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 100 ns
# End time: 16:36:11 on Jun 07,2021, Elapsed time: 0:02:16
# Errors: 0, Warnings: 0
