$date
	Fri Dec 20 17:16:15 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module SR_TB $end
$var wire 4 ! sr_o [3:0] $end
$var reg 1 " clk $end
$var reg 1 # reset $end
$var reg 1 $ x_i $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # reset $end
$var wire 4 % sr_o [3:0] $end
$var wire 1 $ x_i $end
$var reg 4 & shift_reg [3:0] $end
$var reg 4 ' shift_reg_next [3:0] $end
$upscope $end
$scope begin $ivl_for_loop0 $end
$var integer 32 ( i [31:0] $end
$upscope $end
$scope begin $ivl_for_loop1 $end
$var integer 32 ) i [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 )
b0 (
bx '
b0 &
bx %
0$
1#
x"
bx !
$end
#5
0"
#10
b0 !
b0 %
b0 '
0#
1"
#15
0"
#20
b1000 &
b1 (
1$
1"
#25
0"
#30
b1000 !
b1000 %
b1000 '
b100 &
b10 (
0$
1"
#35
0"
#40
b100 !
b100 %
b100 '
b10 &
b11 (
1"
#45
0"
#50
b10 !
b10 %
b10 '
b1 &
b100 (
1"
#55
0"
#60
b1 !
b1 %
b1 '
b1000 &
b101 (
1$
1"
#65
0"
#70
b1000 !
b1000 %
b1000 '
b1100 &
b110 (
1"
#75
0"
#80
b1100 !
b1100 %
b1100 '
b110 &
b111 (
0$
1"
#85
0"
#90
b110 !
b110 %
b110 '
b11 &
b1000 (
1"
#95
0"
#100
b11 !
b11 %
b11 '
b1001 &
b1001 (
1$
1"
#105
0"
#110
b1001 !
b1001 %
b1001 '
b100 &
0$
b1010 (
1"
#115
0"
#120
b100 !
b100 %
b100 '
b10 &
b1 )
1"
#125
0"
#130
b10 !
b10 %
b10 '
b1 &
b10 )
1"
#135
0"
#140
b1 !
b1 %
b1 '
b0 &
b11 )
1"
#145
0"
#150
b0 !
b0 %
b0 '
b100 )
1"
#155
0"
#160
b101 )
1"
#165
0"
#170
b110 )
1"
