Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr  8 17:17:51 2022
| Host         : LAPTOP-4FBN7SE7 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (2)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -0.838      -73.840                    170                  882        0.175        0.000                      0                  882        4.500        0.000                       0                   317  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0              -0.838      -73.840                    170                  882        0.175        0.000                      0                  882        4.500        0.000                       0                   317  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :          170  Failing Endpoints,  Worst Slack       -0.838ns,  Total Violation      -73.840ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.838ns  (required time - arrival time)
  Source:                 beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/players/M_and_result_r9_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.662ns  (logic 1.944ns (18.233%)  route 8.718ns (81.767%))
  Logic Levels:           12  (LUT2=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.101ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.837ns = ( 14.837 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.612     5.196    beta/game_controlunit/CLK
    SLICE_X58Y70         FDRE                                         r  beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[21]/Q
                         net (fo=10, routed)          1.160     6.812    beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[21]
    SLICE_X59Y71         LUT6 (Prop_lut6_I3_O)        0.124     6.936 f  beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_18/O
                         net (fo=1, routed)           0.154     7.090    beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_18_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I0_O)        0.124     7.214 f  beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_6/O
                         net (fo=9, routed)           0.553     7.767    beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_6_n_0
    SLICE_X58Y71         LUT2 (Prop_lut2_I0_O)        0.124     7.891 r  beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_10/O
                         net (fo=24, routed)          0.702     8.592    beta/players/FSM_onehot_M_game_fsm_q_reg[21]
    SLICE_X59Y72         LUT6 (Prop_lut6_I0_O)        0.124     8.716 f  beta/players/FSM_onehot_M_game_fsm_q[39]_i_3/O
                         net (fo=19, routed)          0.715     9.431    beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[23]_0
    SLICE_X60Y72         LUT5 (Prop_lut5_I2_O)        0.124     9.555 r  beta/game_controlunit/M_gamestate_r0_q[15]_i_25/O
                         net (fo=2, routed)           0.670    10.225    beta/game_controlunit/M_gamestate_r0_q[15]_i_25_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I4_O)        0.124    10.349 r  beta/game_controlunit/M_statedff_q[15]_i_21/O
                         net (fo=48, routed)          0.782    11.132    beta/players/M_statedff_q[15]_i_7_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I3_O)        0.124    11.256 f  beta/players/M_statedff_q[15]_i_15/O
                         net (fo=1, routed)           0.956    12.212    beta/players/M_statedff_q[15]_i_15_n_0
    SLICE_X60Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.336 f  beta/players/M_statedff_q[15]_i_7/O
                         net (fo=11, routed)          0.626    12.962    beta/game_controlunit/M_and_result_r9_q_reg[15]
    SLICE_X57Y75         LUT2 (Prop_lut2_I1_O)        0.124    13.086 f  beta/game_controlunit/M_gamestate_r0_q[8]_i_12/O
                         net (fo=1, routed)           0.641    13.727    beta/game_controlunit/M_gamestate_r0_q[8]_i_12_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I3_O)        0.124    13.851 f  beta/game_controlunit/M_gamestate_r0_q[8]_i_6/O
                         net (fo=2, routed)           0.616    14.467    beta/game_controlunit/M_gamestate_r0_q[8]_i_6_n_0
    SLICE_X56Y77         LUT6 (Prop_lut6_I1_O)        0.124    14.591 r  beta/game_controlunit/M_gamestate_r0_q[8]_i_3/O
                         net (fo=1, routed)           0.576    15.167    beta/game_controlunit/M_gamestate_r0_q[8]_i_3_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I2_O)        0.124    15.291 r  beta/game_controlunit/M_gamestate_r0_q[8]_i_1_comp/O
                         net (fo=11, routed)          0.566    15.858    beta/players/D[8]
    SLICE_X57Y81         FDRE                                         r  beta/players/M_and_result_r9_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.433    14.837    beta/players/CLK
    SLICE_X57Y81         FDRE                                         r  beta/players/M_and_result_r9_q_reg[8]/C
                         clock pessimism              0.258    15.095    
                         clock uncertainty           -0.035    15.060    
    SLICE_X57Y81         FDRE (Setup_fdre_C_D)       -0.040    15.020    beta/players/M_and_result_r9_q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.020    
                         arrival time                         -15.858    
  -------------------------------------------------------------------
                         slack                                 -0.838    

Slack (VIOLATED) :        -0.767ns  (required time - arrival time)
  Source:                 beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/players/M_line2_r2_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.665ns  (logic 1.944ns (18.228%)  route 8.721ns (81.772%))
  Logic Levels:           12  (LUT2=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.612     5.196    beta/game_controlunit/CLK
    SLICE_X58Y70         FDRE                                         r  beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[21]/Q
                         net (fo=10, routed)          1.160     6.812    beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[21]
    SLICE_X59Y71         LUT6 (Prop_lut6_I3_O)        0.124     6.936 f  beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_18/O
                         net (fo=1, routed)           0.154     7.090    beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_18_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I0_O)        0.124     7.214 f  beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_6/O
                         net (fo=9, routed)           0.553     7.767    beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_6_n_0
    SLICE_X58Y71         LUT2 (Prop_lut2_I0_O)        0.124     7.891 r  beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_10/O
                         net (fo=24, routed)          0.702     8.592    beta/players/FSM_onehot_M_game_fsm_q_reg[21]
    SLICE_X59Y72         LUT6 (Prop_lut6_I0_O)        0.124     8.716 f  beta/players/FSM_onehot_M_game_fsm_q[39]_i_3/O
                         net (fo=19, routed)          0.715     9.431    beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[23]_0
    SLICE_X60Y72         LUT5 (Prop_lut5_I2_O)        0.124     9.555 r  beta/game_controlunit/M_gamestate_r0_q[15]_i_25/O
                         net (fo=2, routed)           0.670    10.225    beta/game_controlunit/M_gamestate_r0_q[15]_i_25_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I4_O)        0.124    10.349 r  beta/game_controlunit/M_statedff_q[15]_i_21/O
                         net (fo=48, routed)          0.939    11.288    beta/players/M_statedff_q[15]_i_7_0
    SLICE_X64Y75         LUT6 (Prop_lut6_I3_O)        0.124    11.412 f  beta/players/M_statedff_q[5]_i_8/O
                         net (fo=2, routed)           0.571    11.983    beta/players/M_statedff_q[5]_i_8_n_0
    SLICE_X61Y75         LUT5 (Prop_lut5_I3_O)        0.124    12.107 f  beta/players/M_statedff_q[5]_i_3/O
                         net (fo=8, routed)           0.744    12.852    beta/players/M_stage_q_reg[3]_7
    SLICE_X60Y74         LUT5 (Prop_lut5_I0_O)        0.124    12.976 f  beta/players/M_gamestate_r0_q[12]_i_5/O
                         net (fo=4, routed)           1.168    14.144    beta/game_controlunit/M_and_result_r9_q_reg[10]_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I2_O)        0.124    14.268 r  beta/game_controlunit/M_gamestate_r0_q[11]_i_5/O
                         net (fo=1, routed)           0.403    14.671    beta/game_controlunit/M_gamestate_r0_q[11]_i_5_n_0
    SLICE_X59Y79         LUT6 (Prop_lut6_I2_O)        0.124    14.795 f  beta/game_controlunit/M_gamestate_r0_q[11]_i_3/O
                         net (fo=1, routed)           0.263    15.058    beta/game_controlunit/M_gamestate_r0_q[11]_i_3_n_0
    SLICE_X59Y79         LUT6 (Prop_lut6_I3_O)        0.124    15.182 r  beta/game_controlunit/M_gamestate_r0_q[11]_i_1/O
                         net (fo=11, routed)          0.679    15.861    beta/players/D[11]
    SLICE_X60Y79         FDRE                                         r  beta/players/M_line2_r2_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.497    14.901    beta/players/CLK
    SLICE_X60Y79         FDRE                                         r  beta/players/M_line2_r2_q_reg[11]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X60Y79         FDRE (Setup_fdre_C_D)       -0.030    15.094    beta/players/M_line2_r2_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.094    
                         arrival time                         -15.861    
  -------------------------------------------------------------------
                         slack                                 -0.767    

Slack (VIOLATED) :        -0.754ns  (required time - arrival time)
  Source:                 beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/players/M_and_result_r9_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.636ns  (logic 2.733ns (25.695%)  route 7.903ns (74.305%))
  Logic Levels:           14  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.613     5.197    beta/game_controlunit/CLK
    SLICE_X58Y69         FDRE                                         r  beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/Q
                         net (fo=10, routed)          0.688     6.341    beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[39]_0[2]
    SLICE_X58Y69         LUT4 (Prop_lut4_I2_O)        0.124     6.465 r  beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_26/O
                         net (fo=2, routed)           0.567     7.032    beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_26_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I1_O)        0.124     7.156 r  beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_20/O
                         net (fo=48, routed)          0.645     7.802    beta/players/FSM_onehot_M_game_fsm_q[39]_i_3_0
    SLICE_X61Y73         LUT5 (Prop_lut5_I2_O)        0.124     7.926 f  beta/players/FSM_onehot_M_game_fsm_q[39]_i_4/O
                         net (fo=2, routed)           0.811     8.737    beta/players/FSM_onehot_M_game_fsm_q[39]_i_4_n_0
    SLICE_X59Y73         LUT6 (Prop_lut6_I5_O)        0.124     8.861 r  beta/players/FSM_onehot_M_game_fsm_q[38]_i_3/O
                         net (fo=17, routed)          0.564     9.424    beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[21]_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I4_O)        0.124     9.548 r  beta/game_controlunit/M_gamestate_r0_q[15]_i_32/O
                         net (fo=2, routed)           0.495    10.043    beta/game_controlunit/M_gamestate_r0_q[15]_i_32_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.167 r  beta/game_controlunit/M_statedff_q[15]_i_20/O
                         net (fo=48, routed)          1.067    11.235    beta/players/M_statedff_q[15]_i_7_1
    SLICE_X61Y71         LUT6 (Prop_lut6_I4_O)        0.124    11.359 r  beta/players/M_statedff_q[2]_i_6/O
                         net (fo=1, routed)           0.734    12.093    beta/players/M_statedff_q[2]_i_6_n_0
    SLICE_X61Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.217 r  beta/players/M_statedff_q[2]_i_3/O
                         net (fo=12, routed)          0.680    12.897    beta/game_controlunit/M_statedff_q_reg[2]_0
    SLICE_X60Y75         LUT3 (Prop_lut3_I2_O)        0.124    13.021 r  beta/game_controlunit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    13.021    beta/game_alu/S[2]
    SLICE_X60Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.401 r  beta/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.401    beta/game_alu/out1_carry_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.518 r  beta/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.518    beta/game_alu/out1_carry__0_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.757 r  beta/game_alu/out1_carry__1/O[2]
                         net (fo=1, routed)           0.441    14.198    beta/game_controlunit/M_and_result_r9_q_reg[11]_1[2]
    SLICE_X58Y76         LUT4 (Prop_lut4_I3_O)        0.301    14.499 r  beta/game_controlunit/M_gamestate_r0_q[10]_i_5/O
                         net (fo=1, routed)           0.588    15.087    beta/game_controlunit/M_gamestate_r0_q[10]_i_5_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I5_O)        0.124    15.211 r  beta/game_controlunit/M_gamestate_r0_q[10]_i_1/O
                         net (fo=11, routed)          0.623    15.833    beta/players/D[10]
    SLICE_X61Y76         FDRE                                         r  beta/players/M_and_result_r9_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.493    14.897    beta/players/CLK
    SLICE_X61Y76         FDRE                                         r  beta/players/M_and_result_r9_q_reg[10]/C
                         clock pessimism              0.258    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X61Y76         FDRE (Setup_fdre_C_D)       -0.040    15.080    beta/players/M_and_result_r9_q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.080    
                         arrival time                         -15.833    
  -------------------------------------------------------------------
                         slack                                 -0.754    

Slack (VIOLATED) :        -0.736ns  (required time - arrival time)
  Source:                 beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/players/M_and_result_r9_q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.632ns  (logic 1.944ns (18.285%)  route 8.688ns (81.715%))
  Logic Levels:           12  (LUT2=1 LUT5=3 LUT6=8)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns = ( 14.900 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.612     5.196    beta/game_controlunit/CLK
    SLICE_X58Y70         FDRE                                         r  beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[21]/Q
                         net (fo=10, routed)          1.160     6.812    beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[21]
    SLICE_X59Y71         LUT6 (Prop_lut6_I3_O)        0.124     6.936 f  beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_18/O
                         net (fo=1, routed)           0.154     7.090    beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_18_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I0_O)        0.124     7.214 f  beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_6/O
                         net (fo=9, routed)           0.553     7.767    beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_6_n_0
    SLICE_X58Y71         LUT2 (Prop_lut2_I0_O)        0.124     7.891 r  beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_10/O
                         net (fo=24, routed)          0.702     8.592    beta/players/FSM_onehot_M_game_fsm_q_reg[21]
    SLICE_X59Y72         LUT6 (Prop_lut6_I0_O)        0.124     8.716 f  beta/players/FSM_onehot_M_game_fsm_q[39]_i_3/O
                         net (fo=19, routed)          0.715     9.431    beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[23]_0
    SLICE_X60Y72         LUT5 (Prop_lut5_I2_O)        0.124     9.555 r  beta/game_controlunit/M_gamestate_r0_q[15]_i_25/O
                         net (fo=2, routed)           0.670    10.225    beta/game_controlunit/M_gamestate_r0_q[15]_i_25_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I4_O)        0.124    10.349 r  beta/game_controlunit/M_statedff_q[15]_i_21/O
                         net (fo=48, routed)          0.939    11.288    beta/players/M_statedff_q[15]_i_7_0
    SLICE_X64Y75         LUT6 (Prop_lut6_I3_O)        0.124    11.412 f  beta/players/M_statedff_q[5]_i_8/O
                         net (fo=2, routed)           0.571    11.983    beta/players/M_statedff_q[5]_i_8_n_0
    SLICE_X61Y75         LUT5 (Prop_lut5_I3_O)        0.124    12.107 f  beta/players/M_statedff_q[5]_i_3/O
                         net (fo=8, routed)           0.744    12.852    beta/players/M_stage_q_reg[3]_7
    SLICE_X60Y74         LUT5 (Prop_lut5_I0_O)        0.124    12.976 f  beta/players/M_gamestate_r0_q[12]_i_5/O
                         net (fo=4, routed)           1.168    14.144    beta/game_controlunit/M_and_result_r9_q_reg[10]_0
    SLICE_X59Y78         LUT6 (Prop_lut6_I2_O)        0.124    14.268 r  beta/game_controlunit/M_gamestate_r0_q[11]_i_5/O
                         net (fo=1, routed)           0.403    14.671    beta/game_controlunit/M_gamestate_r0_q[11]_i_5_n_0
    SLICE_X59Y79         LUT6 (Prop_lut6_I2_O)        0.124    14.795 f  beta/game_controlunit/M_gamestate_r0_q[11]_i_3/O
                         net (fo=1, routed)           0.263    15.058    beta/game_controlunit/M_gamestate_r0_q[11]_i_3_n_0
    SLICE_X59Y79         LUT6 (Prop_lut6_I3_O)        0.124    15.182 r  beta/game_controlunit/M_gamestate_r0_q[11]_i_1/O
                         net (fo=11, routed)          0.646    15.828    beta/players/D[11]
    SLICE_X60Y78         FDRE                                         r  beta/players/M_and_result_r9_q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.496    14.900    beta/players/CLK
    SLICE_X60Y78         FDRE                                         r  beta/players/M_and_result_r9_q_reg[11]/C
                         clock pessimism              0.258    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X60Y78         FDRE (Setup_fdre_C_D)       -0.031    15.092    beta/players/M_and_result_r9_q_reg[11]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                         -15.828    
  -------------------------------------------------------------------
                         slack                                 -0.736    

Slack (VIOLATED) :        -0.732ns  (required time - arrival time)
  Source:                 beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/players/M_line7_r7_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.553ns  (logic 1.944ns (18.421%)  route 8.609ns (81.579%))
  Logic Levels:           12  (LUT2=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.834ns = ( 14.834 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.612     5.196    beta/game_controlunit/CLK
    SLICE_X58Y70         FDRE                                         r  beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[21]/Q
                         net (fo=10, routed)          1.160     6.812    beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[21]
    SLICE_X59Y71         LUT6 (Prop_lut6_I3_O)        0.124     6.936 f  beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_18/O
                         net (fo=1, routed)           0.154     7.090    beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_18_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I0_O)        0.124     7.214 f  beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_6/O
                         net (fo=9, routed)           0.553     7.767    beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_6_n_0
    SLICE_X58Y71         LUT2 (Prop_lut2_I0_O)        0.124     7.891 r  beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_10/O
                         net (fo=24, routed)          0.702     8.592    beta/players/FSM_onehot_M_game_fsm_q_reg[21]
    SLICE_X59Y72         LUT6 (Prop_lut6_I0_O)        0.124     8.716 f  beta/players/FSM_onehot_M_game_fsm_q[39]_i_3/O
                         net (fo=19, routed)          0.715     9.431    beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[23]_0
    SLICE_X60Y72         LUT5 (Prop_lut5_I2_O)        0.124     9.555 r  beta/game_controlunit/M_gamestate_r0_q[15]_i_25/O
                         net (fo=2, routed)           0.670    10.225    beta/game_controlunit/M_gamestate_r0_q[15]_i_25_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I4_O)        0.124    10.349 r  beta/game_controlunit/M_statedff_q[15]_i_21/O
                         net (fo=48, routed)          0.782    11.132    beta/players/M_statedff_q[15]_i_7_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I3_O)        0.124    11.256 f  beta/players/M_statedff_q[15]_i_15/O
                         net (fo=1, routed)           0.956    12.212    beta/players/M_statedff_q[15]_i_15_n_0
    SLICE_X60Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.336 f  beta/players/M_statedff_q[15]_i_7/O
                         net (fo=11, routed)          0.626    12.962    beta/game_controlunit/M_and_result_r9_q_reg[15]
    SLICE_X57Y75         LUT2 (Prop_lut2_I1_O)        0.124    13.086 f  beta/game_controlunit/M_gamestate_r0_q[8]_i_12/O
                         net (fo=1, routed)           0.641    13.727    beta/game_controlunit/M_gamestate_r0_q[8]_i_12_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I3_O)        0.124    13.851 f  beta/game_controlunit/M_gamestate_r0_q[8]_i_6/O
                         net (fo=2, routed)           0.616    14.467    beta/game_controlunit/M_gamestate_r0_q[8]_i_6_n_0
    SLICE_X56Y77         LUT6 (Prop_lut6_I1_O)        0.124    14.591 r  beta/game_controlunit/M_gamestate_r0_q[8]_i_3/O
                         net (fo=1, routed)           0.576    15.167    beta/game_controlunit/M_gamestate_r0_q[8]_i_3_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I2_O)        0.124    15.291 r  beta/game_controlunit/M_gamestate_r0_q[8]_i_1_comp/O
                         net (fo=11, routed)          0.458    15.749    beta/players/D[8]
    SLICE_X55Y78         FDRE                                         r  beta/players/M_line7_r7_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.430    14.834    beta/players/CLK
    SLICE_X55Y78         FDRE                                         r  beta/players/M_line7_r7_q_reg[8]/C
                         clock pessimism              0.258    15.092    
                         clock uncertainty           -0.035    15.057    
    SLICE_X55Y78         FDRE (Setup_fdre_C_D)       -0.040    15.017    beta/players/M_line7_r7_q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.017    
                         arrival time                         -15.749    
  -------------------------------------------------------------------
                         slack                                 -0.732    

Slack (VIOLATED) :        -0.722ns  (required time - arrival time)
  Source:                 beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/players/M_line1_r1_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.610ns  (logic 1.944ns (18.323%)  route 8.666ns (81.677%))
  Logic Levels:           12  (LUT2=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.612     5.196    beta/game_controlunit/CLK
    SLICE_X58Y70         FDRE                                         r  beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[21]/Q
                         net (fo=10, routed)          1.160     6.812    beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[21]
    SLICE_X59Y71         LUT6 (Prop_lut6_I3_O)        0.124     6.936 f  beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_18/O
                         net (fo=1, routed)           0.154     7.090    beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_18_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I0_O)        0.124     7.214 f  beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_6/O
                         net (fo=9, routed)           0.553     7.767    beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_6_n_0
    SLICE_X58Y71         LUT2 (Prop_lut2_I0_O)        0.124     7.891 r  beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_10/O
                         net (fo=24, routed)          0.702     8.592    beta/players/FSM_onehot_M_game_fsm_q_reg[21]
    SLICE_X59Y72         LUT6 (Prop_lut6_I0_O)        0.124     8.716 f  beta/players/FSM_onehot_M_game_fsm_q[39]_i_3/O
                         net (fo=19, routed)          0.715     9.431    beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[23]_0
    SLICE_X60Y72         LUT5 (Prop_lut5_I2_O)        0.124     9.555 r  beta/game_controlunit/M_gamestate_r0_q[15]_i_25/O
                         net (fo=2, routed)           0.670    10.225    beta/game_controlunit/M_gamestate_r0_q[15]_i_25_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I4_O)        0.124    10.349 r  beta/game_controlunit/M_statedff_q[15]_i_21/O
                         net (fo=48, routed)          0.782    11.132    beta/players/M_statedff_q[15]_i_7_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I3_O)        0.124    11.256 f  beta/players/M_statedff_q[15]_i_15/O
                         net (fo=1, routed)           0.956    12.212    beta/players/M_statedff_q[15]_i_15_n_0
    SLICE_X60Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.336 f  beta/players/M_statedff_q[15]_i_7/O
                         net (fo=11, routed)          0.626    12.962    beta/game_controlunit/M_and_result_r9_q_reg[15]
    SLICE_X57Y75         LUT2 (Prop_lut2_I1_O)        0.124    13.086 f  beta/game_controlunit/M_gamestate_r0_q[8]_i_12/O
                         net (fo=1, routed)           0.641    13.727    beta/game_controlunit/M_gamestate_r0_q[8]_i_12_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I3_O)        0.124    13.851 f  beta/game_controlunit/M_gamestate_r0_q[8]_i_6/O
                         net (fo=2, routed)           0.616    14.467    beta/game_controlunit/M_gamestate_r0_q[8]_i_6_n_0
    SLICE_X56Y77         LUT6 (Prop_lut6_I1_O)        0.124    14.591 r  beta/game_controlunit/M_gamestate_r0_q[8]_i_3/O
                         net (fo=1, routed)           0.576    15.167    beta/game_controlunit/M_gamestate_r0_q[8]_i_3_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I2_O)        0.124    15.291 r  beta/game_controlunit/M_gamestate_r0_q[8]_i_1_comp/O
                         net (fo=11, routed)          0.515    15.806    beta/players/D[8]
    SLICE_X58Y79         FDRE                                         r  beta/players/M_line1_r1_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.497    14.901    beta/players/CLK
    SLICE_X58Y79         FDRE                                         r  beta/players/M_line1_r1_q_reg[8]/C
                         clock pessimism              0.258    15.159    
                         clock uncertainty           -0.035    15.124    
    SLICE_X58Y79         FDRE (Setup_fdre_C_D)       -0.040    15.084    beta/players/M_line1_r1_q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.084    
                         arrival time                         -15.806    
  -------------------------------------------------------------------
                         slack                                 -0.722    

Slack (VIOLATED) :        -0.719ns  (required time - arrival time)
  Source:                 beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/players/M_line4_r4_q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.577ns  (logic 1.944ns (18.380%)  route 8.633ns (81.620%))
  Logic Levels:           12  (LUT2=1 LUT4=2 LUT5=2 LUT6=7)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.612     5.196    beta/game_controlunit/CLK
    SLICE_X58Y70         FDRE                                         r  beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[21]/Q
                         net (fo=10, routed)          1.160     6.812    beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[21]
    SLICE_X59Y71         LUT6 (Prop_lut6_I3_O)        0.124     6.936 f  beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_18/O
                         net (fo=1, routed)           0.154     7.090    beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_18_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I0_O)        0.124     7.214 f  beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_6/O
                         net (fo=9, routed)           0.553     7.767    beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_6_n_0
    SLICE_X58Y71         LUT2 (Prop_lut2_I0_O)        0.124     7.891 r  beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_10/O
                         net (fo=24, routed)          0.702     8.592    beta/players/FSM_onehot_M_game_fsm_q_reg[21]
    SLICE_X59Y72         LUT6 (Prop_lut6_I0_O)        0.124     8.716 f  beta/players/FSM_onehot_M_game_fsm_q[39]_i_3/O
                         net (fo=19, routed)          0.715     9.431    beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[23]_0
    SLICE_X60Y72         LUT5 (Prop_lut5_I2_O)        0.124     9.555 r  beta/game_controlunit/M_gamestate_r0_q[15]_i_25/O
                         net (fo=2, routed)           0.670    10.225    beta/game_controlunit/M_gamestate_r0_q[15]_i_25_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I4_O)        0.124    10.349 r  beta/game_controlunit/M_statedff_q[15]_i_21/O
                         net (fo=48, routed)          1.047    11.396    beta/players/M_statedff_q[15]_i_7_0
    SLICE_X59Y75         LUT6 (Prop_lut6_I3_O)        0.124    11.520 f  beta/players/M_statedff_q[0]_i_3/O
                         net (fo=1, routed)           0.433    11.953    beta/players/M_statedff_q[0]_i_3_n_0
    SLICE_X59Y75         LUT5 (Prop_lut5_I2_O)        0.124    12.077 r  beta/players/M_statedff_q[0]_i_2/O
                         net (fo=11, routed)          1.078    13.155    beta/game_controlunit/M_statedff_q_reg[0]_0
    SLICE_X58Y71         LUT4 (Prop_lut4_I2_O)        0.124    13.279 f  beta/game_controlunit/M_gamestate_r0_q[1]_i_9/O
                         net (fo=1, routed)           0.445    13.724    beta/game_controlunit/M_gamestate_r0_q[1]_i_9_n_0
    SLICE_X59Y68         LUT4 (Prop_lut4_I1_O)        0.124    13.848 f  beta/game_controlunit/M_gamestate_r0_q[1]_i_6/O
                         net (fo=1, routed)           0.433    14.281    beta/game_controlunit/M_gamestate_r0_q[1]_i_6_n_0
    SLICE_X59Y68         LUT6 (Prop_lut6_I0_O)        0.124    14.405 f  beta/game_controlunit/M_gamestate_r0_q[1]_i_2/O
                         net (fo=1, routed)           0.426    14.831    beta/game_controlunit/M_gamestate_r0_q[1]_i_2_n_0
    SLICE_X59Y69         LUT6 (Prop_lut6_I2_O)        0.124    14.955 r  beta/game_controlunit/M_gamestate_r0_q[1]_i_1/O
                         net (fo=11, routed)          0.817    15.773    beta/players/D[1]
    SLICE_X58Y72         FDRE                                         r  beta/players/M_line4_r4_q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.494    14.898    beta/players/CLK
    SLICE_X58Y72         FDRE                                         r  beta/players/M_line4_r4_q_reg[1]/C
                         clock pessimism              0.272    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X58Y72         FDRE (Setup_fdre_C_D)       -0.081    15.054    beta/players/M_line4_r4_q_reg[1]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                         -15.773    
  -------------------------------------------------------------------
                         slack                                 -0.719    

Slack (VIOLATED) :        -0.715ns  (required time - arrival time)
  Source:                 beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/players/M_line3_r3_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.595ns  (logic 2.733ns (25.796%)  route 7.861ns (74.204%))
  Logic Levels:           14  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns = ( 14.897 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.613     5.197    beta/game_controlunit/CLK
    SLICE_X58Y69         FDRE                                         r  beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/Q
                         net (fo=10, routed)          0.688     6.341    beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[39]_0[2]
    SLICE_X58Y69         LUT4 (Prop_lut4_I2_O)        0.124     6.465 r  beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_26/O
                         net (fo=2, routed)           0.567     7.032    beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_26_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I1_O)        0.124     7.156 r  beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_20/O
                         net (fo=48, routed)          0.645     7.802    beta/players/FSM_onehot_M_game_fsm_q[39]_i_3_0
    SLICE_X61Y73         LUT5 (Prop_lut5_I2_O)        0.124     7.926 f  beta/players/FSM_onehot_M_game_fsm_q[39]_i_4/O
                         net (fo=2, routed)           0.811     8.737    beta/players/FSM_onehot_M_game_fsm_q[39]_i_4_n_0
    SLICE_X59Y73         LUT6 (Prop_lut6_I5_O)        0.124     8.861 r  beta/players/FSM_onehot_M_game_fsm_q[38]_i_3/O
                         net (fo=17, routed)          0.564     9.424    beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[21]_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I4_O)        0.124     9.548 r  beta/game_controlunit/M_gamestate_r0_q[15]_i_32/O
                         net (fo=2, routed)           0.495    10.043    beta/game_controlunit/M_gamestate_r0_q[15]_i_32_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.167 r  beta/game_controlunit/M_statedff_q[15]_i_20/O
                         net (fo=48, routed)          1.067    11.235    beta/players/M_statedff_q[15]_i_7_1
    SLICE_X61Y71         LUT6 (Prop_lut6_I4_O)        0.124    11.359 r  beta/players/M_statedff_q[2]_i_6/O
                         net (fo=1, routed)           0.734    12.093    beta/players/M_statedff_q[2]_i_6_n_0
    SLICE_X61Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.217 r  beta/players/M_statedff_q[2]_i_3/O
                         net (fo=12, routed)          0.680    12.897    beta/game_controlunit/M_statedff_q_reg[2]_0
    SLICE_X60Y75         LUT3 (Prop_lut3_I2_O)        0.124    13.021 r  beta/game_controlunit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    13.021    beta/game_alu/S[2]
    SLICE_X60Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.401 r  beta/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.401    beta/game_alu/out1_carry_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.518 r  beta/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.518    beta/game_alu/out1_carry__0_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.757 r  beta/game_alu/out1_carry__1/O[2]
                         net (fo=1, routed)           0.441    14.198    beta/game_controlunit/M_and_result_r9_q_reg[11]_1[2]
    SLICE_X58Y76         LUT4 (Prop_lut4_I3_O)        0.301    14.499 r  beta/game_controlunit/M_gamestate_r0_q[10]_i_5/O
                         net (fo=1, routed)           0.588    15.087    beta/game_controlunit/M_gamestate_r0_q[10]_i_5_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I5_O)        0.124    15.211 r  beta/game_controlunit/M_gamestate_r0_q[10]_i_1/O
                         net (fo=11, routed)          0.581    15.792    beta/players/D[10]
    SLICE_X58Y76         FDRE                                         r  beta/players/M_line3_r3_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.493    14.897    beta/players/CLK
    SLICE_X58Y76         FDRE                                         r  beta/players/M_line3_r3_q_reg[10]/C
                         clock pessimism              0.258    15.155    
                         clock uncertainty           -0.035    15.120    
    SLICE_X58Y76         FDRE (Setup_fdre_C_D)       -0.043    15.077    beta/players/M_line3_r3_q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.077    
                         arrival time                         -15.792    
  -------------------------------------------------------------------
                         slack                                 -0.715    

Slack (VIOLATED) :        -0.711ns  (required time - arrival time)
  Source:                 beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/players/M_line6_r6_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.595ns  (logic 2.733ns (25.796%)  route 7.862ns (74.204%))
  Logic Levels:           14  (CARRY4=3 LUT3=1 LUT4=2 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.898ns = ( 14.898 - 10.000 ) 
    Source Clock Delay      (SCD):    5.197ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.613     5.197    beta/game_controlunit/CLK
    SLICE_X58Y69         FDRE                                         r  beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.456     5.653 r  beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[17]/Q
                         net (fo=10, routed)          0.688     6.341    beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[39]_0[2]
    SLICE_X58Y69         LUT4 (Prop_lut4_I2_O)        0.124     6.465 r  beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_26/O
                         net (fo=2, routed)           0.567     7.032    beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_26_n_0
    SLICE_X58Y71         LUT6 (Prop_lut6_I1_O)        0.124     7.156 r  beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_20/O
                         net (fo=48, routed)          0.645     7.802    beta/players/FSM_onehot_M_game_fsm_q[39]_i_3_0
    SLICE_X61Y73         LUT5 (Prop_lut5_I2_O)        0.124     7.926 f  beta/players/FSM_onehot_M_game_fsm_q[39]_i_4/O
                         net (fo=2, routed)           0.811     8.737    beta/players/FSM_onehot_M_game_fsm_q[39]_i_4_n_0
    SLICE_X59Y73         LUT6 (Prop_lut6_I5_O)        0.124     8.861 r  beta/players/FSM_onehot_M_game_fsm_q[38]_i_3/O
                         net (fo=17, routed)          0.564     9.424    beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[21]_0
    SLICE_X58Y73         LUT6 (Prop_lut6_I4_O)        0.124     9.548 r  beta/game_controlunit/M_gamestate_r0_q[15]_i_32/O
                         net (fo=2, routed)           0.495    10.043    beta/game_controlunit/M_gamestate_r0_q[15]_i_32_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I0_O)        0.124    10.167 r  beta/game_controlunit/M_statedff_q[15]_i_20/O
                         net (fo=48, routed)          1.067    11.235    beta/players/M_statedff_q[15]_i_7_1
    SLICE_X61Y71         LUT6 (Prop_lut6_I4_O)        0.124    11.359 r  beta/players/M_statedff_q[2]_i_6/O
                         net (fo=1, routed)           0.734    12.093    beta/players/M_statedff_q[2]_i_6_n_0
    SLICE_X61Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.217 r  beta/players/M_statedff_q[2]_i_3/O
                         net (fo=12, routed)          0.680    12.897    beta/game_controlunit/M_statedff_q_reg[2]_0
    SLICE_X60Y75         LUT3 (Prop_lut3_I2_O)        0.124    13.021 r  beta/game_controlunit/out1_carry_i_7/O
                         net (fo=1, routed)           0.000    13.021    beta/game_alu/S[2]
    SLICE_X60Y75         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    13.401 r  beta/game_alu/out1_carry/CO[3]
                         net (fo=1, routed)           0.000    13.401    beta/game_alu/out1_carry_n_0
    SLICE_X60Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    13.518 r  beta/game_alu/out1_carry__0/CO[3]
                         net (fo=1, routed)           0.000    13.518    beta/game_alu/out1_carry__0_n_0
    SLICE_X60Y77         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239    13.757 r  beta/game_alu/out1_carry__1/O[2]
                         net (fo=1, routed)           0.441    14.198    beta/game_controlunit/M_and_result_r9_q_reg[11]_1[2]
    SLICE_X58Y76         LUT4 (Prop_lut4_I3_O)        0.301    14.499 r  beta/game_controlunit/M_gamestate_r0_q[10]_i_5/O
                         net (fo=1, routed)           0.588    15.087    beta/game_controlunit/M_gamestate_r0_q[10]_i_5_n_0
    SLICE_X58Y74         LUT6 (Prop_lut6_I5_O)        0.124    15.211 r  beta/game_controlunit/M_gamestate_r0_q[10]_i_1/O
                         net (fo=11, routed)          0.581    15.792    beta/players/D[10]
    SLICE_X59Y77         FDRE                                         r  beta/players/M_line6_r6_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.494    14.898    beta/players/CLK
    SLICE_X59Y77         FDRE                                         r  beta/players/M_line6_r6_q_reg[10]/C
                         clock pessimism              0.258    15.156    
                         clock uncertainty           -0.035    15.121    
    SLICE_X59Y77         FDRE (Setup_fdre_C_D)       -0.040    15.081    beta/players/M_line6_r6_q_reg[10]
  -------------------------------------------------------------------
                         required time                         15.081    
                         arrival time                         -15.792    
  -------------------------------------------------------------------
                         slack                                 -0.711    

Slack (VIOLATED) :        -0.708ns  (required time - arrival time)
  Source:                 beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/players/M_line3_r3_q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        10.530ns  (logic 1.944ns (18.462%)  route 8.586ns (81.538%))
  Logic Levels:           12  (LUT2=2 LUT5=2 LUT6=8)
  Clock Path Skew:        -0.103ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.835ns = ( 14.835 - 10.000 ) 
    Source Clock Delay      (SCD):    5.196ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.612     5.196    beta/game_controlunit/CLK
    SLICE_X58Y70         FDRE                                         r  beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y70         FDRE (Prop_fdre_C_Q)         0.456     5.652 r  beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[21]/Q
                         net (fo=10, routed)          1.160     6.812    beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[21]
    SLICE_X59Y71         LUT6 (Prop_lut6_I3_O)        0.124     6.936 f  beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_18/O
                         net (fo=1, routed)           0.154     7.090    beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_18_n_0
    SLICE_X59Y71         LUT6 (Prop_lut6_I0_O)        0.124     7.214 f  beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_6/O
                         net (fo=9, routed)           0.553     7.767    beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_6_n_0
    SLICE_X58Y71         LUT2 (Prop_lut2_I0_O)        0.124     7.891 r  beta/game_controlunit/FSM_onehot_M_game_fsm_q[42]_i_10/O
                         net (fo=24, routed)          0.702     8.592    beta/players/FSM_onehot_M_game_fsm_q_reg[21]
    SLICE_X59Y72         LUT6 (Prop_lut6_I0_O)        0.124     8.716 f  beta/players/FSM_onehot_M_game_fsm_q[39]_i_3/O
                         net (fo=19, routed)          0.715     9.431    beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[23]_0
    SLICE_X60Y72         LUT5 (Prop_lut5_I2_O)        0.124     9.555 r  beta/game_controlunit/M_gamestate_r0_q[15]_i_25/O
                         net (fo=2, routed)           0.670    10.225    beta/game_controlunit/M_gamestate_r0_q[15]_i_25_n_0
    SLICE_X61Y72         LUT6 (Prop_lut6_I4_O)        0.124    10.349 r  beta/game_controlunit/M_statedff_q[15]_i_21/O
                         net (fo=48, routed)          0.782    11.132    beta/players/M_statedff_q[15]_i_7_0
    SLICE_X57Y73         LUT6 (Prop_lut6_I3_O)        0.124    11.256 f  beta/players/M_statedff_q[15]_i_15/O
                         net (fo=1, routed)           0.956    12.212    beta/players/M_statedff_q[15]_i_15_n_0
    SLICE_X60Y74         LUT5 (Prop_lut5_I4_O)        0.124    12.336 f  beta/players/M_statedff_q[15]_i_7/O
                         net (fo=11, routed)          0.626    12.962    beta/game_controlunit/M_and_result_r9_q_reg[15]
    SLICE_X57Y75         LUT2 (Prop_lut2_I1_O)        0.124    13.086 f  beta/game_controlunit/M_gamestate_r0_q[8]_i_12/O
                         net (fo=1, routed)           0.641    13.727    beta/game_controlunit/M_gamestate_r0_q[8]_i_12_n_0
    SLICE_X57Y76         LUT6 (Prop_lut6_I3_O)        0.124    13.851 f  beta/game_controlunit/M_gamestate_r0_q[8]_i_6/O
                         net (fo=2, routed)           0.616    14.467    beta/game_controlunit/M_gamestate_r0_q[8]_i_6_n_0
    SLICE_X56Y77         LUT6 (Prop_lut6_I1_O)        0.124    14.591 r  beta/game_controlunit/M_gamestate_r0_q[8]_i_3/O
                         net (fo=1, routed)           0.576    15.167    beta/game_controlunit/M_gamestate_r0_q[8]_i_3_n_0
    SLICE_X57Y79         LUT6 (Prop_lut6_I2_O)        0.124    15.291 r  beta/game_controlunit/M_gamestate_r0_q[8]_i_1_comp/O
                         net (fo=11, routed)          0.434    15.726    beta/players/D[8]
    SLICE_X57Y78         FDRE                                         r  beta/players/M_line3_r3_q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         1.431    14.835    beta/players/CLK
    SLICE_X57Y78         FDRE                                         r  beta/players/M_line3_r3_q_reg[8]/C
                         clock pessimism              0.258    15.093    
                         clock uncertainty           -0.035    15.058    
    SLICE_X57Y78         FDRE (Setup_fdre_C_D)       -0.040    15.018    beta/players/M_line3_r3_q_reg[8]
  -------------------------------------------------------------------
                         required time                         15.018    
                         arrival time                         -15.726    
  -------------------------------------------------------------------
                         slack                                 -0.708    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 beta/game_controlunit/M_statedff_q_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_gamestate_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.585     1.529    beta/game_controlunit/CLK
    SLICE_X61Y81         FDRE                                         r  beta/game_controlunit/M_statedff_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y81         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  beta/game_controlunit/M_statedff_q_reg[9]/Q
                         net (fo=1, routed)           0.110     1.780    M_gamestate_d[9]
    SLICE_X60Y80         FDRE                                         r  M_gamestate_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.851     2.041    clk_IBUF_BUFG
    SLICE_X60Y80         FDRE                                         r  M_gamestate_q_reg[9]/C
                         clock pessimism             -0.500     1.542    
    SLICE_X60Y80         FDRE (Hold_fdre_C_D)         0.063     1.605    M_gamestate_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.141ns (50.367%)  route 0.139ns (49.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.586     1.530    beta/game_controlunit/CLK
    SLICE_X58Y82         FDRE                                         r  beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[4]/Q
                         net (fo=4, routed)           0.139     1.810    beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[4]
    SLICE_X59Y83         FDRE                                         r  beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.855     2.044    beta/game_controlunit/CLK
    SLICE_X59Y83         FDRE                                         r  beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[5]/C
                         clock pessimism             -0.500     1.545    
    SLICE_X59Y83         FDRE (Hold_fdre_C_D)         0.070     1.615    beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.141ns (50.701%)  route 0.137ns (49.299%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.530ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.586     1.530    beta/game_controlunit/CLK
    SLICE_X58Y82         FDRE                                         r  beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y82         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[6]/Q
                         net (fo=5, routed)           0.137     1.808    beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[6]
    SLICE_X59Y83         FDRE                                         r  beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.855     2.044    beta/game_controlunit/CLK
    SLICE_X59Y83         FDRE                                         r  beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[7]/C
                         clock pessimism             -0.500     1.545    
    SLICE_X59Y83         FDRE (Hold_fdre_C_D)         0.066     1.611    beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.611    
                         arrival time                           1.808    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.198ns  (arrival time - required time)
  Source:                 beta/game_controlunit/M_statedff_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_gamestate_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.164ns (59.853%)  route 0.110ns (40.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.585     1.529    beta/game_controlunit/CLK
    SLICE_X60Y81         FDRE                                         r  beta/game_controlunit/M_statedff_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y81         FDRE (Prop_fdre_C_Q)         0.164     1.693 r  beta/game_controlunit/M_statedff_q_reg[6]/Q
                         net (fo=1, routed)           0.110     1.803    M_gamestate_d[6]
    SLICE_X60Y80         FDRE                                         r  M_gamestate_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.851     2.041    clk_IBUF_BUFG
    SLICE_X60Y80         FDRE                                         r  M_gamestate_q_reg[6]/C
                         clock pessimism             -0.500     1.542    
    SLICE_X60Y80         FDRE (Hold_fdre_C_D)         0.063     1.605    M_gamestate_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.198    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.696%)  route 0.143ns (50.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.531ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.587     1.531    beta/game_controlunit/CLK
    SLICE_X59Y83         FDRE                                         r  beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y83         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[5]/Q
                         net (fo=5, routed)           0.143     1.815    beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg_n_0_[5]
    SLICE_X58Y82         FDRE                                         r  beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.854     2.043    beta/game_controlunit/CLK
    SLICE_X58Y82         FDRE                                         r  beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[6]/C
                         clock pessimism             -0.500     1.544    
    SLICE_X58Y82         FDRE (Hold_fdre_C_D)         0.072     1.616    beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.801%)  route 0.130ns (41.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.528ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.584     1.528    beta/game_controlunit/CLK
    SLICE_X58Y69         FDRE                                         r  beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y69         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[31]/Q
                         net (fo=11, routed)          0.130     1.799    beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[39]_0[7]
    SLICE_X59Y69         LUT6 (Prop_lut6_I5_O)        0.045     1.844 r  beta/game_controlunit/FSM_onehot_M_game_fsm_q[30]_i_1/O
                         net (fo=1, routed)           0.000     1.844    beta/game_controlunit/FSM_onehot_M_game_fsm_q[30]_i_1_n_0
    SLICE_X59Y69         FDRE                                         r  beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.851     2.041    beta/game_controlunit/CLK
    SLICE_X59Y69         FDRE                                         r  beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[30]/C
                         clock pessimism             -0.501     1.541    
    SLICE_X59Y69         FDRE (Hold_fdre_C_D)         0.091     1.632    beta/game_controlunit/FSM_onehot_M_game_fsm_q_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.632    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.227ns  (arrival time - required time)
  Source:                 beta/game_controlunit/M_statedff_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_gamestate_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.141ns (45.213%)  route 0.171ns (54.787%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.585     1.529    beta/game_controlunit/CLK
    SLICE_X62Y80         FDRE                                         r  beta/game_controlunit/M_statedff_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  beta/game_controlunit/M_statedff_q_reg[15]/Q
                         net (fo=1, routed)           0.171     1.841    M_gamestate_d[15]
    SLICE_X60Y80         FDRE                                         r  M_gamestate_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.851     2.041    clk_IBUF_BUFG
    SLICE_X60Y80         FDRE                                         r  M_gamestate_q_reg[15]/C
                         clock pessimism             -0.480     1.562    
    SLICE_X60Y80         FDRE (Hold_fdre_C_D)         0.052     1.614    M_gamestate_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.614    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.227    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[3]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.141ns (45.298%)  route 0.170ns (54.702%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.557     1.501    reset_cond/CLK
    SLICE_X57Y70         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDSE (Prop_fdse_C_Q)         0.141     1.642 r  reset_cond/M_stage_q_reg[2]/Q
                         net (fo=1, routed)           0.170     1.812    reset_cond/M_stage_d[3]
    SLICE_X57Y71         FDSE                                         r  reset_cond/M_stage_q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.822     2.012    reset_cond/CLK
    SLICE_X57Y71         FDSE                                         r  reset_cond/M_stage_q_reg[3]/C
                         clock pessimism             -0.499     1.514    
    SLICE_X57Y71         FDSE (Hold_fdse_C_D)         0.070     1.584    reset_cond/M_stage_q_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.584    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 reset_cond/M_stage_q_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_cond/M_stage_q_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.419%)  route 0.176ns (55.582%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.013ns
    Source Clock Delay      (SCD):    1.501ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.557     1.501    reset_cond/CLK
    SLICE_X57Y70         FDSE                                         r  reset_cond/M_stage_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDSE (Prop_fdse_C_Q)         0.141     1.642 r  reset_cond/M_stage_q_reg[1]/Q
                         net (fo=1, routed)           0.176     1.818    reset_cond/M_stage_d[2]
    SLICE_X57Y70         FDSE                                         r  reset_cond/M_stage_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.823     2.013    reset_cond/CLK
    SLICE_X57Y70         FDSE                                         r  reset_cond/M_stage_q_reg[2]/C
                         clock pessimism             -0.513     1.501    
    SLICE_X57Y70         FDSE (Hold_fdse_C_D)         0.070     1.571    reset_cond/M_stage_q_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 beta/game_controlunit/M_statedff_q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            M_gamestate_q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.141ns (40.562%)  route 0.207ns (59.438%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.529ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.585     1.529    beta/game_controlunit/CLK
    SLICE_X62Y80         FDRE                                         r  beta/game_controlunit/M_statedff_q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y80         FDRE (Prop_fdre_C_Q)         0.141     1.670 r  beta/game_controlunit/M_statedff_q_reg[13]/Q
                         net (fo=1, routed)           0.207     1.876    M_gamestate_d[13]
    SLICE_X60Y80         FDRE                                         r  M_gamestate_q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=316, routed)         0.851     2.041    clk_IBUF_BUFG
    SLICE_X60Y80         FDRE                                         r  M_gamestate_q_reg[13]/C
                         clock pessimism             -0.480     1.562    
    SLICE_X60Y80         FDRE (Hold_fdre_C_D)         0.059     1.621    M_gamestate_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y74   M_gameposition_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y80   M_gameposition_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y80   M_gameposition_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y78   M_gameposition_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y79   M_gameposition_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X65Y80   M_gameposition_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y72   M_gameposition_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y74   M_gameposition_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X64Y74   M_gameposition_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y73   beta/players/M_and_result_r9_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y73   beta/players/M_and_result_r9_q_reg[6]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y78   beta/players/M_and_result_r9_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X62Y73   beta/players/M_current_line_r11_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y78   beta/players/M_gamestate_r0_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X59Y78   beta/players/M_gamestate_r0_q_reg[9]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y76   beta/players/M_line1_r1_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X58Y78   beta/players/M_line1_r1_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X63Y76   beta/players/M_line1_r1_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y71   beta/players/M_line1_r1_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   M_gameposition_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y80   M_gameposition_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y80   M_gameposition_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   M_gameposition_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X65Y80   M_gameposition_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   M_gameposition_q_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   M_gameposition_q_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y74   M_gameposition_q_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y80   M_gameposition_q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X64Y79   M_gameposition_q_reg[8]/C



