INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado1/addsub8forward/addsub8forward.srcs/sources_1/new/addsub8forward.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module add_8
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado1/addsub8forward/addsub8forward.srcs/sim_1/new/addsub8forward_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module simadder
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/AOften/Computer Organization and Design/lab/vivado1/addsub8forward/addsub8forward.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
