%Warning-DECLFILENAME: testcases/alwayslatch_misc_svi_dotnameModuleInst.sv:4:11: Filename 'alwayslatch_misc_svi_dotnameModuleInst' does not match IFACE name: 'I'
    4 | interface I
      |           ^
                       ... For warning description see https://verilator.org/warn/DECLFILENAME?v=5.008
                       ... Use "/* verilator lint_off DECLFILENAME */" and lint_on around source to disable this message.
%Warning-PINMISSING: testcases/alwayslatch_misc_svi_dotnameModuleInst.sv:30:7: Cell has missing pin: 'o_a'
   30 |    M1 u_M1 
      |       ^~~~
%Warning-COMBDLY: testcases/alwayslatch_misc_svi_dotnameModuleInst.sv:13:9: Non-blocking assignment '<=' in combinational logic process
                                                                          : ... In instance top.u_I
                                                                          : ... This will be executed as a blocking assignment '='!
   13 |       x <= i_a;
      |         ^~
                  *** See https://verilator.org/warn/COMBDLY before disabling this,
                  else you may end up with different sim results.
%Error: Exiting due to 3 warning(s)
