#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Fri Dec  8 22:16:41 2017
# Process ID: 15384
# Current directory: D:/Temp and Hum/I2C_Humidity
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2880 D:\Temp and Hum\I2C_Humidity\I2C_Humidity.xpr
# Log file: D:/Temp and Hum/I2C_Humidity/vivado.log
# Journal file: D:/Temp and Hum/I2C_Humidity\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {D:/Temp and Hum/I2C_Humidity/I2C_Humidity.xpr}
INFO: [Project 1-313] Project file moved from 'C:/Users/rrajkumar/Desktop/Sim/I2C_Humidity' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
open_project: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 809.871 ; gain = 20.527
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Sat Dec  9 00:35:48 2017] Launched synth_1...
Run output will be captured here: D:/Temp and Hum/I2C_Humidity/I2C_Humidity.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Dec  9 00:36:14 2017] Launched synth_1...
Run output will be captured here: D:/Temp and Hum/I2C_Humidity/I2C_Humidity.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Dec  9 00:38:25 2017] Launched synth_1...
Run output will be captured here: D:/Temp and Hum/I2C_Humidity/I2C_Humidity.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Dec  9 00:44:57 2017] Launched synth_1...
Run output will be captured here: D:/Temp and Hum/I2C_Humidity/I2C_Humidity.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Dec  9 00:46:55 2017] Launched synth_1...
Run output will be captured here: D:/Temp and Hum/I2C_Humidity/I2C_Humidity.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Dec  9 00:48:11 2017] Launched synth_1...
Run output will be captured here: D:/Temp and Hum/I2C_Humidity/I2C_Humidity.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Dec  9 00:49:36 2017] Launched impl_1...
Run output will be captured here: D:/Temp and Hum/I2C_Humidity/I2C_Humidity.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec  9 00:50:41 2017] Launched impl_1...
Run output will be captured here: D:/Temp and Hum/I2C_Humidity/I2C_Humidity.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4BDEAA
set_property PROGRAM.FILE {D:/Temp and Hum/I2C_Humidity/I2C_Humidity.runs/impl_1/Humidity_Top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Temp and Hum/I2C_Humidity/I2C_Humidity.runs/impl_1/Humidity_Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
file mkdir D:/Temp and Hum/I2C_Humidity/I2C_Humidity.srcs/sim_1/new
can't create directory "D:/Temp": file already exists
file mkdir D:/Temp and Hum/I2C_Humidity/I2C_Humidity.srcs/sim_1/new
can't create directory "D:/Temp": file already exists
file mkdir D:/Temp and Hum/I2C_Humidity/I2C_Humidity.srcs/sim_1/new
can't create directory "D:/Temp": file already exists
file mkdir D:/Temp and Hum/I2C_Humidity/I2C_Humidity.srcs/sim_1/new
can't create directory "D:/Temp": file already exists
file mkdir D:/Temp and Hum/I2C_Humidity/I2C_Humidity.srcs/sim_1/new
can't create directory "D:/Temp": file already exists
set_property SOURCE_SET sources_1 [get_filesets sim_1]
file mkdir D:/Temp and Hum/I2C_Humidity/I2C_Humidity.srcs/sim_1/new
can't create directory "D:/Temp": file already exists
file mkdir {D:/Temp and Hum/I2C_Humidity/I2C_Humidity.srcs/sim_1/new}
close [ open {D:/Temp and Hum/I2C_Humidity/I2C_Humidity.srcs/sim_1/new/Hum_tb.v} w ]
add_files -fileset sim_1 {{D:/Temp and Hum/I2C_Humidity/I2C_Humidity.srcs/sim_1/new/Hum_tb.v}}
update_compile_order -fileset sim_1
update_compile_order -fileset sim_1
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav'
"xvlog -m64 --relax -prj i2c_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp and Hum/I2C_Humidity/I2C_Humidity.srcs/sources_1/new/Humidity_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Humidity_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp and Hum/I2C_Humidity/I2C_Humidity.srcs/sim_1/new/Hum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 85ba2ffd17ad4832a6356c51cbacc69a --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_test_behav xil_defaultlib.i2c_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] temp_out is not declared [D:/Temp and Hum/I2C_Humidity/I2C_Humidity.srcs/sim_1/new/Hum_tb.v:44]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 16 for port RH_out [D:/Temp and Hum/I2C_Humidity/I2C_Humidity.srcs/sim_1/new/Hum_tb.v:25]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav'
"xvlog -m64 --relax -prj i2c_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp and Hum/I2C_Humidity/I2C_Humidity.srcs/sources_1/new/Humidity_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Humidity_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp and Hum/I2C_Humidity/I2C_Humidity.srcs/sim_1/new/Hum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav'
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 85ba2ffd17ad4832a6356c51cbacc69a --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_test_behav xil_defaultlib.i2c_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] temp_out is not declared [D:/Temp and Hum/I2C_Humidity/I2C_Humidity.srcs/sim_1/new/Hum_tb.v:44]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 16 for port RH_out [D:/Temp and Hum/I2C_Humidity/I2C_Humidity.srcs/sim_1/new/Hum_tb.v:25]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [Common 17-344] 'run_program' was cancelled
INFO: [Vivado 12-5357] 'elaborate' step aborted
INFO: [Common 17-344] 'launch_simulation' was cancelled
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav'
"xvlog -m64 --relax -prj i2c_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp and Hum/I2C_Humidity/I2C_Humidity.srcs/sources_1/new/Humidity_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Humidity_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp and Hum/I2C_Humidity/I2C_Humidity.srcs/sim_1/new/Hum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 85ba2ffd17ad4832a6356c51cbacc69a --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_test_behav xil_defaultlib.i2c_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-91] temp_out is not declared [D:/Temp and Hum/I2C_Humidity/I2C_Humidity.srcs/sim_1/new/Hum_tb.v:44]
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 16 for port RH_out [D:/Temp and Hum/I2C_Humidity/I2C_Humidity.srcs/sim_1/new/Hum_tb.v:25]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-99] Step results log file:'D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav'
"xvlog -m64 --relax -prj i2c_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp and Hum/I2C_Humidity/I2C_Humidity.srcs/sources_1/new/Humidity_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Humidity_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp and Hum/I2C_Humidity/I2C_Humidity.srcs/sim_1/new/Hum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 85ba2ffd17ad4832a6356c51cbacc69a --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_test_behav xil_defaultlib.i2c_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 16 for port RH_out [D:/Temp and Hum/I2C_Humidity/I2C_Humidity.srcs/sim_1/new/Hum_tb.v:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Humidity_Top
Compiling module xil_defaultlib.i2c_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_test_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Temp -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "D:/Temp" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sat Dec  9 00:56:58 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_test_behav -key {Behavioral:sim_1:Functional:i2c_test} -tclbatch {i2c_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source i2c_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'i2c_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 1052.578 ; gain = 1.031
add_wave {{/i2c_test/uut/state}} 
add_wave {{/i2c_test/uut/bitcount}} 
add_wave {{/i2c_test/uut/sda_out}} 
run 3000 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav'
"xvlog -m64 --relax -prj i2c_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp and Hum/I2C_Humidity/I2C_Humidity.srcs/sources_1/new/Humidity_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Humidity_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp and Hum/I2C_Humidity/I2C_Humidity.srcs/sim_1/new/Hum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 85ba2ffd17ad4832a6356c51cbacc69a --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_test_behav xil_defaultlib.i2c_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 13 differs from formal bit length 16 for port RH_out [D:/Temp and Hum/I2C_Humidity/I2C_Humidity.srcs/sim_1/new/Hum_tb.v:25]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Humidity_Top
Compiling module xil_defaultlib.i2c_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_test_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Temp -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "D:/Temp" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sat Dec  9 01:03:02 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_test_behav -key {Behavioral:sim_1:Functional:i2c_test} -tclbatch {i2c_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source i2c_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'i2c_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1071.824 ; gain = 0.000
add_wave {{/i2c_test/uut/state}} 
add_wave {{/i2c_test/uut/bitcount}} 
run 3000 us
run all
INFO: [Common 17-41] Interrupt caught. Command should exit soon.
INFO: [Common 17-344] 'run' was cancelled
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Temp and Hum/I2C_Humidity/I2C_Humidity.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Dec  9 01:06:34 2017] Launched synth_1...
Run output will be captured here: D:/Temp and Hum/I2C_Humidity/I2C_Humidity.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Dec  9 01:08:28 2017] Launched synth_1...
Run output will be captured here: D:/Temp and Hum/I2C_Humidity/I2C_Humidity.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Dec  9 01:09:19 2017] Launched impl_1...
Run output will be captured here: D:/Temp and Hum/I2C_Humidity/I2C_Humidity.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec  9 01:10:56 2017] Launched impl_1...
Run output will be captured here: D:/Temp and Hum/I2C_Humidity/I2C_Humidity.runs/impl_1/runme.log
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292A4BDEAA
set_property PROGRAM.FILE {D:/Temp and Hum/I2C_Humidity/I2C_Humidity.runs/impl_1/Humidity_Top.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Temp and Hum/I2C_Humidity/I2C_Humidity.runs/impl_1/Humidity_Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav'
"xvlog -m64 --relax -prj i2c_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp and Hum/I2C_Humidity/I2C_Humidity.srcs/sources_1/new/Humidity_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Humidity_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp and Hum/I2C_Humidity/I2C_Humidity.srcs/sim_1/new/Hum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 85ba2ffd17ad4832a6356c51cbacc69a --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_test_behav xil_defaultlib.i2c_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Humidity_Top
Compiling module xil_defaultlib.i2c_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_test_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Temp -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "D:/Temp" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sat Dec  9 01:12:38 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_test_behav -key {Behavioral:sim_1:Functional:i2c_test} -tclbatch {i2c_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source i2c_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'i2c_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 1087.891 ; gain = 0.000
add_wave {{/i2c_test/uut/state}} 
add_wave {{/i2c_test/uut/bitcount}} 
run 3000 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Temp and Hum/I2C_Humidity/I2C_Humidity.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Dec  9 01:15:29 2017] Launched synth_1...
Run output will be captured here: D:/Temp and Hum/I2C_Humidity/I2C_Humidity.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Dec  9 01:17:14 2017] Launched impl_1...
Run output will be captured here: D:/Temp and Hum/I2C_Humidity/I2C_Humidity.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec  9 01:18:54 2017] Launched impl_1...
Run output will be captured here: D:/Temp and Hum/I2C_Humidity/I2C_Humidity.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Temp and Hum/I2C_Humidity/I2C_Humidity.runs/impl_1/Humidity_Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav'
"xvlog -m64 --relax -prj i2c_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp and Hum/I2C_Humidity/I2C_Humidity.srcs/sources_1/new/Humidity_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Humidity_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp and Hum/I2C_Humidity/I2C_Humidity.srcs/sim_1/new/Hum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 85ba2ffd17ad4832a6356c51cbacc69a --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_test_behav xil_defaultlib.i2c_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Humidity_Top
Compiling module xil_defaultlib.i2c_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_test_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Temp -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "D:/Temp" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sat Dec  9 01:21:00 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_test_behav -key {Behavioral:sim_1:Functional:i2c_test} -tclbatch {i2c_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source i2c_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'i2c_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:07 . Memory (MB): peak = 1097.441 ; gain = 0.000
add_wave {{/i2c_test/uut/state}} 
add_wave {{/i2c_test/uut/bitcount}} 
run 3000 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Dec  9 01:28:48 2017] Launched synth_1...
Run output will be captured here: D:/Temp and Hum/I2C_Humidity/I2C_Humidity.runs/synth_1/runme.log
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav'
"xvlog -m64 --relax -prj i2c_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp and Hum/I2C_Humidity/I2C_Humidity.srcs/sources_1/new/Humidity_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Humidity_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp and Hum/I2C_Humidity/I2C_Humidity.srcs/sim_1/new/Hum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 85ba2ffd17ad4832a6356c51cbacc69a --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_test_behav xil_defaultlib.i2c_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Humidity_Top
Compiling module xil_defaultlib.i2c_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_test_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Temp -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "D:/Temp" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sat Dec  9 01:29:33 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_test_behav -key {Behavioral:sim_1:Functional:i2c_test} -tclbatch {i2c_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source i2c_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'i2c_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1097.441 ; gain = 0.000
add_wave {{/i2c_test/uut/state}} 
add_wave {{/i2c_test/uut/bitcount}} 
run 3000 us
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory D:/Temp and Hum/I2C_Humidity/I2C_Humidity.runs/synth_1

launch_runs synth_1 -jobs 4
[Sat Dec  9 01:40:15 2017] Launched synth_1...
Run output will be captured here: D:/Temp and Hum/I2C_Humidity/I2C_Humidity.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav'
"xvlog -m64 --relax -prj i2c_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp and Hum/I2C_Humidity/I2C_Humidity.srcs/sources_1/new/Humidity_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Humidity_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp and Hum/I2C_Humidity/I2C_Humidity.srcs/sim_1/new/Hum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 85ba2ffd17ad4832a6356c51cbacc69a --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_test_behav xil_defaultlib.i2c_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Humidity_Top
Compiling module xil_defaultlib.i2c_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_test_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Temp -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "D:/Temp" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sat Dec  9 01:41:24 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_test_behav -key {Behavioral:sim_1:Functional:i2c_test} -tclbatch {i2c_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source i2c_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'i2c_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:05 . Memory (MB): peak = 1108.414 ; gain = 0.000
add_wave {{/i2c_test/uut/state}} 
add_wave {{/i2c_test/uut/bitcount}} 
run 3000 us
run 3000 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sat Dec  9 01:45:05 2017] Launched synth_1...
Run output will be captured here: D:/Temp and Hum/I2C_Humidity/I2C_Humidity.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sat Dec  9 01:45:55 2017] Launched impl_1...
Run output will be captured here: D:/Temp and Hum/I2C_Humidity/I2C_Humidity.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sat Dec  9 01:47:14 2017] Launched impl_1...
Run output will be captured here: D:/Temp and Hum/I2C_Humidity/I2C_Humidity.runs/impl_1/runme.log
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {D:/Temp and Hum/I2C_Humidity/I2C_Humidity.runs/impl_1/Humidity_Top.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'i2c_test' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav'
"xvlog -m64 --relax -prj i2c_test_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp and Hum/I2C_Humidity/I2C_Humidity.srcs/sources_1/new/Humidity_Top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Humidity_Top
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp and Hum/I2C_Humidity/I2C_Humidity.srcs/sim_1/new/Hum_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module i2c_test
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 85ba2ffd17ad4832a6356c51cbacc69a --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot i2c_test_behav xil_defaultlib.i2c_test xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Humidity_Top
Compiling module xil_defaultlib.i2c_test
Compiling module xil_defaultlib.glbl
Built simulation snapshot i2c_test_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source D:/Temp -notrace
invalid command name "%"
    while executing
"% Total    % Received % Xferd  Average Speed   Time    Time     Time  Current"
    (file "D:/Temp" line 1)
INFO: [Common 17-206] Exiting Webtalk at Sat Dec  9 01:51:09 2017...
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'D:/Temp and Hum/I2C_Humidity/I2C_Humidity.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "i2c_test_behav -key {Behavioral:sim_1:Functional:i2c_test} -tclbatch {i2c_test.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source i2c_test.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'i2c_test_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 1108.414 ; gain = 0.000
add_wave {{/i2c_test/uut/state}} 
log_wave {/i2c_test/uut/bitcount} 
add_wave {{/i2c_test/uut/bitcount}} 
run 3000 us
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Sat Dec  9 02:44:49 2017...
