
# varaprasad_VSD
Vlsi 
This repository documents the setup and installation of open-source VLSI tools as part of the SAI_vsd program.
# ğŸš€ RISC-V SoC Tapeout Program â€” Week 0 Setup & Tools  
*Author:N vara prasad
## ğŸ›  Foundation Week: Environment Setup and Tool Installation  
This week focused on preparing the development environment with essential open-source EDA tools for the complete RTL-to-GDSII flow.  

---

## âœ… Tasks Overview  

| Task   | Description                  | Status |
|--------|------------------------------|--------|
| Task 0 | Complete EDA Toolchain Setup | âœ… Done |

---

## ğŸ“¦ Tools Installed in Week 0  

### ğŸ”¹ Core RTL Design & Synthesis Tools  

| Tool    | Purpose                          | Verification |
|---------|----------------------------------|--------------|
| Yosys   | RTL Synthesis & Logic Optimization | âœ… Verified |
| Iverilog| Verilog Simulation & Compilation | âœ… Verified |
| GTKWave | Waveform Viewer & Analysis       | âœ… Verified |
| Ngspice | Analog & Mixed-Signal Simulation | âœ… Verified |
| Magic VLSI | Layout Design & DRC Verification | âœ… Verified |

### ğŸ”¹ Advanced Flow Tools  

| Tool   | Purpose                      | Verification |
|--------|------------------------------|--------------|
| Docker | Containerization Platform    | âœ… Verified |
| OpenLane | Complete RTL-to-GDSII Flow | âœ… Verified |

---

## ğŸŒŸ Key Learnings  

- Installed and verified open-source EDA tools ecosystem  
- Mastered environment setup for RTL design and synthesis workflows  
- Prepared a comprehensive system for RTL â†’ GDSII experiments  
- Established Docker-based OpenLane environment for automated design flows  
- Configured VM with optimal specifications for EDA workloads  

---

## ğŸ¯ Program Objectives & Scope  

| Aspect       | Details |
|--------------|---------|
| ğŸ“ Learning Path | Complete SoC Design: RTL â†’ Synthesis â†’ Physical Design â†’ Tapeout |
| ğŸ›  Tools Focus | Open-Source EDA Ecosystem (Yosys, OpenLane, Magic, etc.) |
| ğŸ­ Industry Relevance | Real-world semiconductor design methodologies |
| ğŸ¤ Collaboration | Part of India's largest RISC-V tapeout initiative |
| ğŸ“ˆ Scale | 3500+ participants contributing to silicon advancement |
| ğŸ‡®ğŸ‡³ National Impact | Advancing India's semiconductor ecosystem |

---

## ğŸ™ Acknowledgment  

Special thanks to Kunal Ghosh and the VLSI System Design (VSD) Team for leading and supporting the RISC-V SoC Tapeout Program.  

---

## ğŸ“ˆ Weekly Progress Tracker  

- âœ… Week 0: Environment Setup & Tools  
- ğŸ”œ Upcoming: RTL design, synthesis, physical design & final tapeout preparation  

---

## ğŸ–¥ System Requirements  

- 6 GB RAM  
- 50 GB HDD  
- Ubuntu 20.04 or higher  
- 4 vCPU  

---

## âš™ Tool Installation Commands  

### ğŸ”¹ General Setup  
`bash
sudo apt update  
sudo apt install build-essential dkms linux-headers-$(uname -r)  
cd /media/spatha/VBox_GAs_7.1.8/  
./autorun.sh
sudo apt-get update  
git clone https://github.com/YosysHQ/yosys.git  
cd yosys  
sudo apt install make build-essential clang bison flex \
    libreadline-dev gawk tcl-dev libffi-dev git \
    graphviz xdot pkg-config python3 libboost-system-dev \
    libboost-python-dev libboost-filesystem-dev zlib1g-dev  

make config-gcc  
git submodule update --init --recursive  
make  
sudo make install
sudo apt-get update  
sudo apt-get install iverilog
sudo apt-get update  
sudo apt install gtkwave
