#-----------------------------------------------------------
# Vivado v2015.4 (64-bit)
# SW Build 1412921 on Wed Nov 18 09:43:45 MST 2015
# IP Build 1412160 on Tue Nov 17 13:47:24 MST 2015
# Start of session at: Mon Apr 04 13:47:55 2016
# Process ID: 5888
# Current directory: C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent5800 C:\Users\Mike\Documents\osiris-hdl\projects\zybo_linebuffer_test\zybo_linebuffer_test.xpr
# Log file: C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/vivado.log
# Journal file: C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.xpr
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/design_1/ip/design_1_i_buf_controller_0_0/design_1_i_buf_controller_0_0.upgrade_log'.
CRITICAL WARNING: [Project 1-19] Could not find the file 'C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/design_1/ip/design_1_test_pattern_generator_0_0/design_1_test_pattern_generator_0_0.upgrade_log'.
Scanning sources...
Finished scanning sources
WARNING: [filemgmt 56-3] IPStaticSourceDir: Could not find the directory 'C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.ip_user_files/ipstatic'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/Mike/Documents/osiris-hdl/hdl'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2015.4/data/ip'.
WARNING: [BD 41-1661] One or more IPs have been locked in the design 'linebuffer_test.bd'. Please run report_ip_status for more details and recommendations on how to fix this issue.
List of locked IPs:
linebuffer_test_processing_system7_0_0
linebuffer_test_rst_processing_system7_0_100M_0
linebuffer_test_clk_wiz_0_0
linebuffer_test_clk_wiz_0_1

open_project: Time (s): cpu = 00:00:27 ; elapsed = 00:00:38 . Memory (MB): peak = 845.035 ; gain = 226.492
open_bd_design {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/linebuffer_test.bd}
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_processing_system7_0_100M
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.3 - o_linebuffer
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - o_axi_bram_ctrl
Adding component instance block -- xilinx.com:ip:axi_cdma:4.1 - o_axi_cdma
Adding component instance block -- digilentinc.com:ip:rgb2vga:1.0 - rgb2vga_0
Adding component instance block -- xilinx.com:ip:clk_wiz:5.2 - tpg_clk_gen
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - vga_concat
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - VDD
Adding component instance block -- xilinx.com:ip:xlconstant:1.1 - GND
Adding component instance block -- mikeanthonywild.com:user:o_buf_controller:1.0 - o_buf_controller
Adding component instance block -- xilinx.com:ip:blk_mem_gen:8.3 - i_linebuffer
Adding component instance block -- xilinx.com:ip:axi_cdma:4.1 - i_axi_cdma
Adding component instance block -- xilinx.com:ip:axi_bram_ctrl:4.0 - i_axi_bram_ctrl
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - bram_we_concat
Adding component instance block -- user.org:user:test_pattern_generator:1.0 - test_pattern_generator_0
Adding component instance block -- mikeanthonywild.com:user:i_buf_controller:1.0 - i_buf_controller_0
Adding component instance block -- xilinx.com:ip:xlconcat:2.1 - irq_concat
Adding component instance block -- digilentinc.com:ip:rgb2dvi:1.2 - rgb2dvi_0
CRITICAL WARNING: [BD 41-51] Could not find bus definition for the interface: TMDS 
CRITICAL WARNING: [BD 41-49] Could not find abstraction definition for the interface: TMDS 
Adding component instance block -- xilinx.com:ip:clk_wiz:5.2 - dvi_clk_gen
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_ds
Adding component instance block -- xilinx.com:ip:axi_dwidth_converter:2.1 - auto_us
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Successfully read diagram <linebuffer_test> from BD file <C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/linebuffer_test.bd>
open_bd_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:23 . Memory (MB): peak = 1030.324 ; gain = 185.289
INFO: [Vivado 12-4158] Exported Hardware file is out of date. Exported hardware information may be inconsistent with respect to the current state of the design. It is recommended that you re-export the design and launch SDK otherwise SDK is launched with out of date hardware system file.
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2015.4
  **** Build date : Nov 17 2015-18:01:07
    ** Copyright 1986-1999, 2001-2015 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:01 ; elapsed = 00:00:11 . Memory (MB): peak = 1030.324 ; gain = 0.000
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210279772162A
set_property PROGRAM.FILE {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/linebuffer_test_wrapper.bit} [lindex [get_hw_devices] 1]
ERROR: [Labtools 27-2149] File C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/linebuffer_test_wrapper.bit not found. Check file name and file permissions.
open_bd_design {C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/linebuffer_test.bd}
report_ip_status -name ip_status 
upgrade_ip [get_ips  {linebuffer_test_clk_wiz_0_1 linebuffer_test_rst_processing_system7_0_100M_0 linebuffer_test_clk_wiz_0_0 linebuffer_test_processing_system7_0_0}]
Upgrading 'C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/linebuffer_test.bd'
INFO: [IP_Flow 19-3420] Updated linebuffer_test_clk_wiz_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/ip/linebuffer_test_clk_wiz_0_0/linebuffer_test_clk_wiz_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated linebuffer_test_clk_wiz_0_1 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/ip/linebuffer_test_clk_wiz_0_1/linebuffer_test_clk_wiz_0_1.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated linebuffer_test_processing_system7_0_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/ip/linebuffer_test_processing_system7_0_0/linebuffer_test_processing_system7_0_0.upgrade_log'.
INFO: [IP_Flow 19-3420] Updated linebuffer_test_rst_processing_system7_0_100M_0 to use current project options
INFO: [IP_Flow 19-3471] Wrote upgrade log to 'c:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/ip/linebuffer_test_rst_processing_system7_0_100M_0/linebuffer_test_rst_processing_system7_0_100M_0.upgrade_log'.
CRITICAL WARNING: [Coretcl 2-1279] The upgrade of IP instance 'linebuffer_test_clk_wiz_0_0' has identified issues that may require user intervention. Please review the upgrade log 'c:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/ip/linebuffer_test_clk_wiz_0_0/linebuffer_test_clk_wiz_0_0.upgrade_log', and verify that the upgraded IP is correctly configured.
Wrote  : <C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/linebuffer_test.bd> 
upgrade_ip: Time (s): cpu = 00:00:37 ; elapsed = 00:00:38 . Memory (MB): peak = 1213.938 ; gain = 95.527
report_ip_status -name ip_status 
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_DEPTH_A(8192) on '/o_linebuffer' with propgated value(2048). Command ignored
WARNING: [BD 41-702] Propagation TCL tries to overwrite USER strength parameter WRITE_DEPTH_A(8192) on '/i_linebuffer' with propgated value(2048). Command ignored
CRITICAL WARNING: [BD 41-759] The input pins (listed below) are either not connected or do not have a source port, and they don't have a tie-off specified. 
Please check your design and connect them if needed: 
/rgb2dvi_0/flash_sync

WARNING: [BD 41-235] Width mismatch when connecting pin: '/o_linebuffer/addra'(32) to net 'o_axi_bram_ctrl_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/i_linebuffer/addra'(32) to net 'i_axi_bram_ctrl_BRAM_PORTA_ADDR'(12) - Only lower order bits will be connected.
Verilog Output written to : C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/hdl/linebuffer_test.v
Verilog Output written to : C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/hdl/linebuffer_test_wrapper.v
Wrote  : <C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/linebuffer_test.bd> 
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'linebuffer_test_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'linebuffer_test_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'linebuffer_test_processing_system7_0_0'...
WARNING: [xilinx.com:ip:processing_system7:5.5-1] linebuffer_test_processing_system7_0_0: The Zynq BFM requires an AXI BFM license to run. Please ensure that you have purchased and setup the AXI BFM license prior to running simulation with this block. Please contact your Xilinx sales office for more information on purchasing this license
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'linebuffer_test_processing_system7_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'linebuffer_test_processing_system7_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'linebuffer_test_o_buf_controller_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'linebuffer_test_o_buf_controller_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'linebuffer_test_o_buf_controller_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block o_buf_controller .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'linebuffer_test_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'linebuffer_test_rst_processing_system7_0_100M_0'...
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'linebuffer_test_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'linebuffer_test_rst_processing_system7_0_100M_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'linebuffer_test_rst_processing_system7_0_100M_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rst_processing_system7_0_100M .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'linebuffer_test_blk_mem_gen_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'linebuffer_test_blk_mem_gen_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'linebuffer_test_blk_mem_gen_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'linebuffer_test_blk_mem_gen_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'linebuffer_test_blk_mem_gen_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block o_linebuffer .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'linebuffer_test_axi_bram_ctrl_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'linebuffer_test_axi_bram_ctrl_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'linebuffer_test_axi_bram_ctrl_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'linebuffer_test_axi_bram_ctrl_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block o_axi_bram_ctrl .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'linebuffer_test_axi_cdma_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'linebuffer_test_axi_cdma_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'linebuffer_test_axi_cdma_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'linebuffer_test_axi_cdma_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block o_axi_cdma .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'linebuffer_test_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'linebuffer_test_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'linebuffer_test_xbar_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'linebuffer_test_xbar_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'linebuffer_test_rgb2vga_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'linebuffer_test_rgb2vga_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'linebuffer_test_rgb2vga_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2vga_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'linebuffer_test_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'linebuffer_test_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'linebuffer_test_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'linebuffer_test_clk_wiz_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'linebuffer_test_clk_wiz_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block tpg_clk_gen .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'linebuffer_test_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'linebuffer_test_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'linebuffer_test_xbar_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'linebuffer_test_xbar_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'linebuffer_test_xbar_2'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'linebuffer_test_xbar_2'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'linebuffer_test_xbar_2'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'linebuffer_test_xbar_2'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/xbar .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'linebuffer_test_xlconcat_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'linebuffer_test_xlconcat_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'linebuffer_test_xlconcat_1_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'linebuffer_test_xlconcat_1_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block vga_concat .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'linebuffer_test_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'linebuffer_test_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'linebuffer_test_xlconstant_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'linebuffer_test_xlconstant_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block VDD .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'linebuffer_test_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'linebuffer_test_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'linebuffer_test_xlconstant_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'linebuffer_test_xlconstant_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block GND .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'linebuffer_test_blk_mem_gen_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'linebuffer_test_blk_mem_gen_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'linebuffer_test_blk_mem_gen_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'linebuffer_test_blk_mem_gen_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'linebuffer_test_blk_mem_gen_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block i_linebuffer .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'linebuffer_test_axi_cdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'linebuffer_test_axi_cdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'linebuffer_test_axi_cdma_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'linebuffer_test_axi_cdma_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block i_axi_cdma .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'linebuffer_test_axi_bram_ctrl_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'linebuffer_test_axi_bram_ctrl_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'linebuffer_test_axi_bram_ctrl_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'linebuffer_test_axi_bram_ctrl_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block i_axi_bram_ctrl .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'linebuffer_test_i_buf_controller_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'linebuffer_test_i_buf_controller_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'linebuffer_test_i_buf_controller_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block i_buf_controller_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'linebuffer_test_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'linebuffer_test_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'linebuffer_test_xlconcat_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'linebuffer_test_xlconcat_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block bram_we_concat .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'linebuffer_test_test_pattern_generator_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'linebuffer_test_test_pattern_generator_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'linebuffer_test_test_pattern_generator_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block test_pattern_generator_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'linebuffer_test_xlconcat_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'linebuffer_test_xlconcat_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'linebuffer_test_xlconcat_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'linebuffer_test_xlconcat_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block irq_concat .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'linebuffer_test_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'linebuffer_test_rgb2dvi_0_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'linebuffer_test_rgb2dvi_0_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block rgb2dvi_0 .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'linebuffer_test_clk_wiz_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'linebuffer_test_clk_wiz_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'linebuffer_test_clk_wiz_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'linebuffer_test_clk_wiz_0_1'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'linebuffer_test_clk_wiz_0_1'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block dvi_clk_gen .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'linebuffer_test_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'linebuffer_test_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'linebuffer_test_auto_pc_0'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'linebuffer_test_auto_pc_0'...
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0_axi_periph/s00_couplers/auto_pc .
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'linebuffer_test_auto_ds_0'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'linebuffer_test_auto_ds_0'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'linebuffer_test_auto_ds_0'...
INFO: [Common 17-14] Message 'IP_Flow 19-1686' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon/s00_couplers/auto_us .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/m00_couplers/auto_ds .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/m01_couplers/auto_pc .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_mem_intercon_1/s00_couplers/auto_us .
Exporting to file C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/hw_handoff/linebuffer_test.hwh
Generated Block Design Tcl file C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/hw_handoff/linebuffer_test_bd.tcl
Generated Hardware Definition File C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.srcs/sources_1/bd/linebuffer_test/hdl/linebuffer_test.hwdef
[Mon Apr 04 13:54:41 2016] Launched synth_1...
Run output will be captured here: C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/synth_1/runme.log
[Mon Apr 04 13:54:41 2016] Launched impl_1...
Run output will be captured here: C:/Users/Mike/Documents/osiris-hdl/projects/zybo_linebuffer_test/zybo_linebuffer_test.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:01:04 ; elapsed = 00:01:23 . Memory (MB): peak = 1349.168 ; gain = 135.230
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr 04 13:55:40 2016...
