%----------------------------------------------------------------------------------------
%	SECTION TITLE
%----------------------------------------------------------------------------------------

\cvsection{Skills}

%----------------------------------------------------------------------------------------
%	SECTION CONTENT
%----------------------------------------------------------------------------------------

\begin{cvskills}

%------------------------------------------------

\cvskill
{Programming languages/scripting} % Category
{Python, TeX, *nix shell} % Skills, C/C++
% Assembly language from school

%------------------------------------------------

\cvskill
{NI AWR Design Environment} % Category
{Microwave Office} % Skills

%------------------------------------------------

\cvskill
{Cadence Custom IC} % Category
{Virtuoso, schematic entry, custom layout, physical verification, Quantus QRC extraction} % Skills
%------------------------------------------------

\cvskill
{Cadence Spectre X} % Category
{Simulator, RF Option, APS} % Skills
% EMX
%------------------------------------------------

\cvskill
{Functional Modeling} % Category
{Verilog-A} % Skills
%------------------------------------------------
% subset of Verilog-AMS used for SPICE class simulators 

\cvskill
{Mentor Graphics} % Category
{Calibre IC Layout Verification: nmDRC, nmLVS, xRC} % Skills
% What does nm mean?

%------------------------------------------------

\cvskill
{Cadence EM simulator} % Category
{EMX Planar 3D Solver} % Skills

%------------------------------------------------

\cvskill
{Keysight PathWave Design} % Category
{Momentum} % Skills
% Method of Moments 

%------------------------------------------------
\cvskill
{Operating systems} % Category
{GNU/Linux, Microsoft Windows} % Skills
% (Fedora, Debian, popOS)
%------------------------------------------------

\cvskill
{Languages} % Category
{Serbian(native), English(professional)} % Skills

%------------------------------------------------
% NI AWR Design Environment: Microwave Office
% • Numerical Analysis Tools: MATLAB, Octave
% • EDA ASIC and PCB: Cadence 6.1 tools: Virtuoso (XL/GXL) Schematic and Symbol Editor,
% Virtuoso Analog Design Environment (Virtuoso Spectre Circuit Simulator), Virtuoso (XL/GXL)
% Layout Editor (Assura Physical Verification: DRC, LVS, QRC), Mentor Graphics (Calibre
% Physical Verification: DRC, LVS, Extraction tool), Keysight: ADS, Momentum, Cadence EMX
% • Operating systems: Linux (Fedora, Debian), Microsoft Windows
% • Programming languages/scripting: C/C++, Python, Assembly language, TeX, shell (basic)

\end{cvskills}