\contentsline {todo}{data cache, instruction cache, atcm, btcm, preformance monitor unit, interrupt controller connected though porr, more pipeline stages, ram redundancy - parity. (cortex-R5 reference manual section 8.2)}{16}{section*.17}%
\contentsline {todo}{Demonstration}{57}{section*.33}%
