# ELL201 Verilog Assignment

## Compiling Verilog Code
```
iverilog -o graycodesim graycode.v tb_graycode.v
```
```
iverilog -o ringcountersim ringcounter.v tb_ringcounter.v
```
```
iverilog -o sequencesim sequence.v tb_sequence.v
```

## TestBench Results
```
vvp graycodesim
```
```
vvp ringcountersim
```
```
vvp sequencesim
```
