$date
	Mon Dec 11 22:21:27 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module cifra $end
$var reg 1 ! a $end
$upscope $end
$scope module cifra $end
$var reg 1 " b $end
$upscope $end
$scope module cifra $end
$var wire 1 # out $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0#
0"
0!
$end
#1
0#
1"
1!
#3
0"
0!
#5
0#
1"
1!
#6
1#
0!
#7
1#
0"
1!
#8
0#
0!
#9
0#
1"
1!
#11
1#
0"
#12
1"
0!
#13
0#
0"
#14
1#
1!
#15
0#
1"
#16
0"
0!
#17
0#
1"
1!
#20
0"
0!
#21
0#
1"
1!
#22
1#
0!
#23
0#
0"
#25
0#
1"
1!
#27
1#
0"
#28
0#
0!
#29
1#
1"
#30
1#
0"
1!
#31
1"
0!
#32
0#
0"
#33
0#
1"
1!
#35
0"
0!
#37
0#
1"
1!
#38
1#
0!
#39
1#
0"
1!
#40
0#
0!
#41
0#
1"
1!
#43
0"
0!
#44
0#
1"
1!
#45
1#
0"
#46
0#
0!
#47
1#
1"
#48
0#
0"
#49
0#
1"
1!
#51
1#
0!
#52
0#
0"
#53
1#
1"
#55
1#
0"
1!
#56
0#
0!
#57
0#
1"
1!
#59
1#
0"
#60
0#
0!
#61
1#
1"
#62
1#
0"
1!
#63
0#
1"
#64
