module top_module ( );
    
    wire clk;
    
        dut dut(.*);
    initial begin
        clk = 0;
    end
    always begin
        
        #5 clk = ~clk;
    end
    

        

endmodule
