
*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 10000000
Simulation Instructions: 100000000
Number of CPUs: 1
Off-chip DRAM Size: 4 GiB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

VirtualMemory physical capacity: 8588881920 num_ppages: 2096895
VirtualMemory page size: 4096 log2_page_size: 12

CPU 0 runs /datasets/cs240c-wi22-a00-public/data/Assignment2/cactusADM_1495B.trace.xz
CPU 0 Bimodal branch predictor
Basic BTB sets: 1024 ways: 8 indirect buffer size: 4096 RAS size: 64
Initialize Hawkeye state
Heartbeat CPU 0 instructions: 10000001 cycles: 3702110 heartbeat IPC: 2.70116 cumulative IPC: 2.70116 (Simulation time: 0 hr 0 min 51 sec) 

Warmup complete CPU 0 instructions: 10000001 cycles: 3702110 (Simulation time: 0 hr 0 min 51 sec) 

Heartbeat CPU 0 instructions: 20000001 cycles: 11204769 heartbeat IPC: 1.33286 cumulative IPC: 1.33286 (Simulation time: 0 hr 2 min 8 sec) 
Heartbeat CPU 0 instructions: 30000003 cycles: 20033076 heartbeat IPC: 1.13272 cumulative IPC: 1.22467 (Simulation time: 0 hr 3 min 35 sec) 
Heartbeat CPU 0 instructions: 40000003 cycles: 28779713 heartbeat IPC: 1.1433 cumulative IPC: 1.19629 (Simulation time: 0 hr 5 min 0 sec) 
Heartbeat CPU 0 instructions: 50000000 cycles: 37427075 heartbeat IPC: 1.15642 cumulative IPC: 1.18606 (Simulation time: 0 hr 6 min 19 sec) 
Heartbeat CPU 0 instructions: 60000000 cycles: 44583129 heartbeat IPC: 1.39742 cumulative IPC: 1.22306 (Simulation time: 0 hr 7 min 34 sec) 
Heartbeat CPU 0 instructions: 70000000 cycles: 52238293 heartbeat IPC: 1.30631 cumulative IPC: 1.23619 (Simulation time: 0 hr 8 min 56 sec) 
Heartbeat CPU 0 instructions: 80000003 cycles: 60647568 heartbeat IPC: 1.18916 cumulative IPC: 1.22925 (Simulation time: 0 hr 10 min 20 sec) 
Heartbeat CPU 0 instructions: 90000002 cycles: 69209714 heartbeat IPC: 1.16793 cumulative IPC: 1.22123 (Simulation time: 0 hr 11 min 44 sec) 
Heartbeat CPU 0 instructions: 100000002 cycles: 77914760 heartbeat IPC: 1.14876 cumulative IPC: 1.21273 (Simulation time: 0 hr 13 min 8 sec) 
Heartbeat CPU 0 instructions: 110000004 cycles: 84031315 heartbeat IPC: 1.63491 cumulative IPC: 1.24488 (Simulation time: 0 hr 14 min 20 sec) 
Finished CPU 0 instructions: 100000003 cycles: 80329205 cumulative IPC: 1.24488 (Simulation time: 0 hr 14 min 20 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.24488 instructions: 100000003 cycles: 80329205
cpu0_DTLB TOTAL     ACCESS:   21519655  HIT:   19747639  MISS:    1772016
cpu0_DTLB LOAD      ACCESS:   17710300  HIT:   16501151  MISS:    1209149
cpu0_DTLB RFO       ACCESS:    3809355  HIT:    3246488  MISS:     562867
cpu0_DTLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_DTLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_DTLB AVERAGE MISS LATENCY: 16.0405 cycles
cpu0_ITLB TOTAL     ACCESS:    1615389  HIT:    1615389  MISS:          0
cpu0_ITLB LOAD      ACCESS:    1615389  HIT:    1615389  MISS:          0
cpu0_ITLB RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_ITLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_ITLB AVERAGE MISS LATENCY: -nan cycles
cpu0_L1I TOTAL     ACCESS:    8444861  HIT:    8444861  MISS:          0
cpu0_L1I LOAD      ACCESS:    8444861  HIT:    8444861  MISS:          0
cpu0_L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1I PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1I AVERAGE MISS LATENCY: -nan cycles
cpu0_STLB TOTAL     ACCESS:    1772016  HIT:     905257  MISS:     866759
cpu0_STLB LOAD      ACCESS:    1209149  HIT:     648387  MISS:     560762
cpu0_STLB RFO       ACCESS:     562867  HIT:     256870  MISS:     305997
cpu0_STLB PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB TRANSLATION ACCESS:          0  HIT:          0  MISS:          0
cpu0_STLB PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_STLB AVERAGE MISS LATENCY: 14.2712 cycles
cpu0_L1D TOTAL     ACCESS:   37514856  HIT:   36226617  MISS:    1288239
cpu0_L1D LOAD      ACCESS:   25698359  HIT:   24662294  MISS:    1036065
cpu0_L1D RFO       ACCESS:   10950441  HIT:   10705209  MISS:     245232
cpu0_L1D PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
cpu0_L1D TRANSLATION ACCESS:     866056  HIT:     859114  MISS:       6942
cpu0_L1D PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L1D AVERAGE MISS LATENCY: 260.213 cycles
cpu0_L2C TOTAL     ACCESS:    1537022  HIT:     676861  MISS:     860161
cpu0_L2C LOAD      ACCESS:    1036065  HIT:     421645  MISS:     614420
cpu0_L2C RFO       ACCESS:     245232  HIT:          0  MISS:     245232
cpu0_L2C PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
cpu0_L2C WRITEBACK ACCESS:     248783  HIT:     248594  MISS:        189
cpu0_L2C TRANSLATION ACCESS:       6942  HIT:       6622  MISS:        320
cpu0_L2C PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
cpu0_L2C AVERAGE MISS LATENCY: 373.217 cycles
LLC TOTAL     ACCESS:    1105581  HIT:     328270  MISS:     777311
LLC LOAD      ACCESS:     614420  HIT:     155976  MISS:     458444
LLC RFO       ACCESS:     245232  HIT:      78682  MISS:     166550
LLC PREFETCH  ACCESS:          0  HIT:          0  MISS:          0
LLC WRITEBACK ACCESS:     245609  HIT:      93598  MISS:     152011
LLC TRANSLATION ACCESS:        320  HIT:         14  MISS:        306
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:          0  USELESS:          0
LLC AVERAGE MISS LATENCY: 389.762 cycles
OPTgen accesses: 15005
OPTgen hits: 4799
OPTgen hit rate: 31.9827



DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:       5593  ROW_BUFFER_MISS:     619706
 DBUS AVG_CONGESTED_CYCLE:    3.97443
 WQ ROW_BUFFER_HIT:      18819  ROW_BUFFER_MISS:     203214  FULL:        332


CPU 0 Branch Prediction Accuracy: 97.8411% MPKI: 0.04284 Average ROB Occupancy at Mispredict: 285.438
Branch type MPKI
BRANCH_DIRECT_JUMP: 0
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.04284
BRANCH_DIRECT_CALL: 0
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0

