<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.14.0"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>FD32M0P Microcontroller SDK: SPI_RW_API.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/javascript" src="clipboard.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript" src="cookie.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">FD32M0P Microcontroller SDK
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.14.0 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search/",'.html');
</script>
<script type="text/javascript">
$(function() { codefold.init(); });
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search',true);
  $(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(function(){initNavTree('_s_p_i___r_w___a_p_i_8h.html','',''); });
</script>
<div id="container">
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="headertitle"><div class="title">SPI_RW_API.h File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="_s_p_i___r_e_g_s_8h.html">SPI_REGS.h</a>&quot;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for SPI_RW_API.h:</div>
<div class="dyncontent">
<div class="center"><img src="_s_p_i___r_w___a_p_i_8h__incl.png" border="0" usemap="#a_s_p_i___r_w___a_p_i_8h" loading="lazy" alt=""/></div>
<map name="a_s_p_i___r_w___a_p_i_8h" id="a_s_p_i___r_w___a_p_i_8h">
<area shape="rect" title=" " alt="" coords="5,5,118,32"/>
<area shape="rect" href="_s_p_i___r_e_g_s_8h.html" title=" " alt="" coords="12,80,111,107"/>
<area shape="poly" title=" " alt="" coords="64,33,64,64,59,64,59,33"/>
<area shape="rect" title=" " alt="" coords="29,155,94,181"/>
<area shape="poly" title=" " alt="" coords="64,107,64,139,59,139,59,107"/>
</map>
</div>
</div><div class="textblock"><div class="dynheader">
This graph shows which files directly or indirectly include this file:</div>
<div class="dyncontent">
<div class="center"><img src="_s_p_i___r_w___a_p_i_8h__dep__incl.png" border="0" usemap="#a_s_p_i___r_w___a_p_i_8hdep" loading="lazy" alt=""/></div>
<map name="a_s_p_i___r_w___a_p_i_8hdep" id="a_s_p_i___r_w___a_p_i_8hdep">
<area shape="rect" title=" " alt="" coords="5,5,118,32"/>
<area shape="rect" href="spi_8h.html" title=" " alt="" coords="37,80,86,107"/>
<area shape="poly" title=" " alt="" coords="64,48,64,80,59,80,59,48"/>
<area shape="rect" href="spi_8c.html" title=" " alt="" coords="37,155,86,181"/>
<area shape="poly" title=" " alt="" coords="64,122,64,154,59,154,59,122"/>
</map>
</div>
</div><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 id="header-func-members" class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:abdff9db69be1ca6c2687a6ecdf2eaf9f" id="r_abdff9db69be1ca6c2687a6ecdf2eaf9f"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abdff9db69be1ca6c2687a6ecdf2eaf9f">SPI_PWR_EN_WRITE</a> (<a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *registers, uint32_t pwr_en, uint32_t pwr_en_key)</td></tr>
<tr class="memitem:a7606817e0929ffc8080e7c296e82cfc1" id="r_a7606817e0929ffc8080e7c296e82cfc1"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a7606817e0929ffc8080e7c296e82cfc1">SPI_RST_CTRL_WRITE</a> (<a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *registers, uint32_t rst, uint32_t rst_sts_clr, uint32_t rst_key)</td></tr>
<tr class="memitem:acc08e5c9058344c77ddb9b3d4081f918" id="r_acc08e5c9058344c77ddb9b3d4081f918"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acc08e5c9058344c77ddb9b3d4081f918">SPI_CLK_CTRL_WRITE</a> (<a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *registers, uint32_t clk_scaler)</td></tr>
<tr class="memitem:abe7005e3addbcebfd7517d6179b73cd3" id="r_abe7005e3addbcebfd7517d6179b73cd3"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abe7005e3addbcebfd7517d6179b73cd3">SPI_CLK_DIV_WRITE</a> (<a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *registers, uint32_t div_ratio)</td></tr>
<tr class="memitem:a0b65ea9846c0401d2f478b1e6e4c7744" id="r_a0b65ea9846c0401d2f478b1e6e4c7744"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0b65ea9846c0401d2f478b1e6e4c7744">SPI_CLKSEL_WRITE</a> (<a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *registers, uint32_t clk_sel)</td></tr>
<tr class="memitem:a9f7d8ab170a427731a1a1691f4dfd81b" id="r_a9f7d8ab170a427731a1a1691f4dfd81b"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9f7d8ab170a427731a1a1691f4dfd81b">SPI_MOT_MOD_CNTRL_WRITE</a> (<a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *registers, uint32_t clock_polarity, uint32_t clock_phase)</td></tr>
<tr class="memitem:a9a8d9de272744cd99b08ee73bce0a288" id="r_a9a8d9de272744cd99b08ee73bce0a288"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9a8d9de272744cd99b08ee73bce0a288">SPI_PARITY_CTRL_WRITE</a> (<a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *registers, uint32_t parity_en, uint32_t even_parity)</td></tr>
<tr class="memitem:ae7521ed207f1b34df2b0320379f3a7c9" id="r_ae7521ed207f1b34df2b0320379f3a7c9"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae7521ed207f1b34df2b0320379f3a7c9">SPI_CMD_DATA_CTRL_WRITE</a> (<a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *registers, uint32_t cmd_data_mode_en, uint32_t cmd_data_mode_val)</td></tr>
<tr class="memitem:a9991a1bb733b60786fcdcdc2e472e74a" id="r_a9991a1bb733b60786fcdcdc2e472e74a"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a9991a1bb733b60786fcdcdc2e472e74a">SPI_LOOPBACK_CTRL_WRITE</a> (<a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *registers, uint32_t loopback_mode)</td></tr>
<tr class="memitem:aa56c9d4aa12c078dc59d52629a74a8f1" id="r_aa56c9d4aa12c078dc59d52629a74a8f1"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#aa56c9d4aa12c078dc59d52629a74a8f1">SPI_DATAFRAME_CTRL_WRITE</a> (<a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *registers, uint32_t data_size_sel, uint32_t msb_first, uint32_t data_out_disable)</td></tr>
<tr class="memitem:a0eb3c0fb3bb7a4f9bae178d837d21c49" id="r_a0eb3c0fb3bb7a4f9bae178d837d21c49"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a0eb3c0fb3bb7a4f9bae178d837d21c49">SPI_MODE_CTRL_WRITE</a> (<a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *registers, uint32_t spi_en, uint32_t peripheral_mode, uint32_t frame_format)</td></tr>
<tr class="memitem:a21ca0cd8191f0e8e71fee76b62758452" id="r_a21ca0cd8191f0e8e71fee76b62758452"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a21ca0cd8191f0e8e71fee76b62758452">SPI_CS_CTRL_WRITE</a> (<a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *registers, uint32_t cs_sel, uint32_t soft_cs_en, uint32_t soft_cs)</td></tr>
<tr class="memitem:a1b6b88b3c371284482f643ece021812c" id="r_a1b6b88b3c371284482f643ece021812c"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1b6b88b3c371284482f643ece021812c">SPI_CS_SETUP_HOLD_CNT_WRITE</a> (<a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *registers, uint32_t cs_setup_cnt, uint32_t cs_hold_cnt)</td></tr>
<tr class="memitem:a3ffa4d51df7f3a3a3e3f6e0d46b2da51" id="r_a3ffa4d51df7f3a3a3e3f6e0d46b2da51"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a3ffa4d51df7f3a3a3e3f6e0d46b2da51">SPI_SCLK_CTRL_WRITE</a> (<a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *registers, uint32_t sclk_removal)</td></tr>
<tr class="memitem:a6291984111f847cdb29d3ee07de173a0" id="r_a6291984111f847cdb29d3ee07de173a0"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a6291984111f847cdb29d3ee07de173a0">SPI_QSPI_CTRL_WRITE</a> (<a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *registers, uint32_t qspi_first, uint32_t nrml_spi_frames_in_qspi, uint32_t frames_in_qspi, uint32_t frames_in_wmode_in_qspi)</td></tr>
<tr class="memitem:a730d44b1c4ba81345002641752d81a0d" id="r_a730d44b1c4ba81345002641752d81a0d"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a730d44b1c4ba81345002641752d81a0d">SPI_DSPI_CTRL_WRITE</a> (<a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *registers, uint32_t dspi_first, uint32_t nrml_spi_frames_in_dspi, uint32_t frames_in_dspi, uint32_t frames_in_wmode_in_dspi)</td></tr>
<tr class="memitem:a67246a9b379351d17bfc0f47c655d1bb" id="r_a67246a9b379351d17bfc0f47c655d1bb"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a67246a9b379351d17bfc0f47c655d1bb">SPI_TX_CTRL_WRITE</a> (<a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *registers, uint32_t repeat_tx_data)</td></tr>
<tr class="memitem:a630670b8a3714dd1ff66c5d57b828424" id="r_a630670b8a3714dd1ff66c5d57b828424"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a630670b8a3714dd1ff66c5d57b828424">SPI_RX_CTRL_WRITE</a> (<a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *registers, uint32_t receive_timeout, uint32_t ignore_rx_cnt, uint32_t dly_sample_on_rx)</td></tr>
<tr class="memitem:af4340f989e348adc98606f97d5a108e8" id="r_af4340f989e348adc98606f97d5a108e8"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#af4340f989e348adc98606f97d5a108e8">SPI_INT_FIFO_LVL_SEL_WRITE</a> (<a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *registers, uint32_t rx_fifo_lvl_int, uint32_t tx_fifo_lvl_int)</td></tr>
<tr class="memitem:acb427e9e3ef1cb58d23296d47d37ac30" id="r_acb427e9e3ef1cb58d23296d47d37ac30"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#acb427e9e3ef1cb58d23296d47d37ac30">SPI_TX_FIFO_N_WRITE</a> (<a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *registers, uint32_t index, uint32_t tx_fifo)</td></tr>
<tr class="memitem:a902e33f3fdbd00db91e7f3a76cc6905c" id="r_a902e33f3fdbd00db91e7f3a76cc6905c"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a902e33f3fdbd00db91e7f3a76cc6905c">SPI_DBG_CTRL_WRITE</a> (<a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *registers, uint32_t stop_on_halt, uint32_t soft_stop)</td></tr>
<tr class="memitem:ae4cac87a9b9956513051fb8e35569a77" id="r_ae4cac87a9b9956513051fb8e35569a77"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ae4cac87a9b9956513051fb8e35569a77">SPI_INTR_EVENT_CLEAR</a> (<a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *registers, uint32_t intr_idx)</td></tr>
<tr class="memitem:abb034b9c3139ed66b8402fc629b0414e" id="r_abb034b9c3139ed66b8402fc629b0414e"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#abb034b9c3139ed66b8402fc629b0414e">SPI_INTR_EVENT_EN</a> (<a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *registers, uint32_t intr_idx)</td></tr>
<tr class="memitem:a1af2dd243665371e2402bc600a98e152" id="r_a1af2dd243665371e2402bc600a98e152"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a1af2dd243665371e2402bc600a98e152">SPI_INTR_EVENT_DIS</a> (<a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *registers, uint32_t intr_idx)</td></tr>
<tr class="memitem:ac95033c4396a6d19e4a3efe37e67b825" id="r_ac95033c4396a6d19e4a3efe37e67b825"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#ac95033c4396a6d19e4a3efe37e67b825">SPI_INTR_TX_DMA_EN_WRITE</a> (<a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *registers, uint32_t rx_fifo_overflow_tx_dma_en, uint32_t parity_error_tx_dma_en, uint32_t rx_timeout_tx_dma_en, uint32_t rx_fifo_trg_lvl_tx_dma_en, uint32_t tx_fifo_trg_lvl_tx_dma_en, uint32_t tx_fifo_empty_tx_dma_en, uint32_t idle_tx_dma_en, uint32_t rx_dma_done_tx_dma_en, uint32_t tx_dma_done_tx_dma_en, uint32_t tx_fifo_underflow_tx_dma_en, uint32_t rx_fifo_full_tx_dma_en)</td></tr>
<tr class="memitem:adf472f432645d25286c9d357a339afcd" id="r_adf472f432645d25286c9d357a339afcd"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#adf472f432645d25286c9d357a339afcd">SPI_INTR_RX_DMA_EN_WRITE</a> (<a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *registers, uint32_t rx_fifo_overflow_rx_dma_en, uint32_t parity_error_rx_dma_en, uint32_t rx_timeout_rx_dma_en, uint32_t rx_fifo_trg_lvl_rx_dma_en, uint32_t tx_fifo_trg_lvl_rx_dma_en, uint32_t tx_fifo_empty_rx_dma_en, uint32_t idle_rx_dma_en, uint32_t rx_dma_done_rx_dma_en, uint32_t tx_dma_done_rx_dma_en, uint32_t tx_fifo_underflow_rx_dma_en, uint32_t rx_fifo_full_rx_dma_en)</td></tr>
<tr class="memitem:a511cf31d1439ad7a9abd3f2634f400f6" id="r_a511cf31d1439ad7a9abd3f2634f400f6"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a511cf31d1439ad7a9abd3f2634f400f6">SPI_INTR_NMI_WRITE</a> (<a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *registers, uint32_t rx_fifo_overflow_nmi_en, uint32_t parity_error_nmi_en, uint32_t rx_timeout_nmi_en, uint32_t rx_fifo_trg_lvl_nmi_en, uint32_t tx_fifo_trg_lvl_nmi_en, uint32_t tx_fifo_empty_nmi_en, uint32_t idle_nmi_en, uint32_t rx_dma_done_nmi_en, uint32_t tx_dma_done_nmi_en, uint32_t tx_fifo_underflow_nmi_en, uint32_t rx_fifo_full_nmi_en)</td></tr>
<tr class="memitem:a40f86842428001f53dc523a71b2b4cb5" id="r_a40f86842428001f53dc523a71b2b4cb5"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a40f86842428001f53dc523a71b2b4cb5">SPI_INTR_SW_SET</a> (<a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *registers, uint32_t intr_idx)</td></tr>
<tr class="memitem:a49b8190eeccdfedafe1bce41cea6038b" id="r_a49b8190eeccdfedafe1bce41cea6038b"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="#a49b8190eeccdfedafe1bce41cea6038b">SPI_SPARE_CTRL_WRITE</a> (<a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *registers, uint32_t cfg0, uint32_t cfg1)</td></tr>
</table>
<a name="doc-func-members" id="doc-func-members"></a><h2 id="header-doc-func-members" class="groupheader">Function Documentation</h2>
<a id="abdff9db69be1ca6c2687a6ecdf2eaf9f" name="abdff9db69be1ca6c2687a6ecdf2eaf9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdff9db69be1ca6c2687a6ecdf2eaf9f">&#9670;&#160;</a></span>SPI_PWR_EN_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_PWR_EN_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>pwr_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>pwr_en_key</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="group___s_p_i___p_w_r___e_n___r_e_g.html#a5a5d2f5061a97cb491ca2690d29b0543">SPI_PWR_EN_u::packed_w</a>, <a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#a4a9234ac91c262eafa49d5395ba17eb1">SPI_REGS_s::PWR_EN</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gaeb668576b269c288463191d8277b9e10">SPI_PWR_EN_PWR_EN_KEY_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga6bf005a80db738f78da0b87ef81ea44c">SPI_PWR_EN_PWR_EN_KEY_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gaae743f064bac3af0fad1c77eb0bfd680">SPI_PWR_EN_PWR_EN_MASK</a>, and <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga81e50d52e18b46e884c938a0a25ea2d0">SPI_PWR_EN_PWR_EN_OFS</a>.</p>

</div>
</div>
<a id="a7606817e0929ffc8080e7c296e82cfc1" name="a7606817e0929ffc8080e7c296e82cfc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7606817e0929ffc8080e7c296e82cfc1">&#9670;&#160;</a></span>SPI_RST_CTRL_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_RST_CTRL_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>rst</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>rst_sts_clr</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>rst_key</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="group___s_p_i___r_s_t___c_t_r_l___r_e_g.html#a1206bacfee21555593ce285254c7b297">SPI_RST_CTRL_u::packed_w</a>, <a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#a177c6f1ef5f2de6b48bf33ef5a7c8e6d">SPI_REGS_s::RST_CTRL</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga0aad8d8924e34704158ff9160b9003d3">SPI_RST_CTRL_RST_KEY_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga8529fcd4a912ab8c65172ac2b0b263b8">SPI_RST_CTRL_RST_KEY_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga16b97d4b405d3dda474095f5e94f8167">SPI_RST_CTRL_RST_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga10706d340893e026cf61b0fd1b635723">SPI_RST_CTRL_RST_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gae45d0a784955cd5cbf8a02c706886a74">SPI_RST_CTRL_RST_STS_CLR_MASK</a>, and <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga88762d61314d0f8357f425514470ffd2">SPI_RST_CTRL_RST_STS_CLR_OFS</a>.</p>

</div>
</div>
<a id="acc08e5c9058344c77ddb9b3d4081f918" name="acc08e5c9058344c77ddb9b3d4081f918"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acc08e5c9058344c77ddb9b3d4081f918">&#9670;&#160;</a></span>SPI_CLK_CTRL_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_CLK_CTRL_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>clk_scaler</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#a3d2ee749269933b29e0d2c71a071266b">SPI_REGS_s::CLK_CTRL</a>, <a class="el" href="group___s_p_i___c_l_k___c_t_r_l___r_e_g.html#a508c605852d7242f9ef419cda48505cf">SPI_CLK_CTRL_u::packed_w</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gadde42b188f42e9c12a8a1994dde619d8">SPI_CLK_CTRL_CLK_SCALER_MASK</a>, and <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga9a60162897b8646c84c2ccd8d0e09b2c">SPI_CLK_CTRL_CLK_SCALER_OFS</a>.</p>

</div>
</div>
<a id="abe7005e3addbcebfd7517d6179b73cd3" name="abe7005e3addbcebfd7517d6179b73cd3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe7005e3addbcebfd7517d6179b73cd3">&#9670;&#160;</a></span>SPI_CLK_DIV_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_CLK_DIV_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>div_ratio</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#a93c57e33448a7f26dfc3b047b70846cf">SPI_REGS_s::CLK_DIV</a>, <a class="el" href="group___s_p_i___c_l_k___d_i_v___r_e_g.html#a9bdcf0c09a5f4de012ce5d006bab62a0">SPI_CLK_DIV_u::packed_w</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga7221d10338bb74ecb87c2f6db2854e61">SPI_CLK_DIV_DIV_RATIO_MASK</a>, and <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga97db9373c208b728b831488ad23a56b4">SPI_CLK_DIV_DIV_RATIO_OFS</a>.</p>

</div>
</div>
<a id="a0b65ea9846c0401d2f478b1e6e4c7744" name="a0b65ea9846c0401d2f478b1e6e4c7744"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b65ea9846c0401d2f478b1e6e4c7744">&#9670;&#160;</a></span>SPI_CLKSEL_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_CLKSEL_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>clk_sel</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#addc372e028d2b7ff2b344af90d46e322">SPI_REGS_s::CLKSEL</a>, <a class="el" href="group___s_p_i___c_l_k_s_e_l___r_e_g.html#aa91544057a006927224c65f921db1ba7">SPI_CLKSEL_u::packed_w</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gaca7cfffa9e1c6583efb43e399448f04b">SPI_CLKSEL_CLK_SEL_MASK</a>, and <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gabe91394b2a8d04c093cd7cff96a89dff">SPI_CLKSEL_CLK_SEL_OFS</a>.</p>

</div>
</div>
<a id="a9f7d8ab170a427731a1a1691f4dfd81b" name="a9f7d8ab170a427731a1a1691f4dfd81b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f7d8ab170a427731a1a1691f4dfd81b">&#9670;&#160;</a></span>SPI_MOT_MOD_CNTRL_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_MOT_MOD_CNTRL_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>clock_polarity</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>clock_phase</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#a953ca91bba638f6094bcb5aae5001a86">SPI_REGS_s::MOT_MOD_CNTRL</a>, <a class="el" href="group___s_p_i___m_o_t___m_o_d___c_n_t_r_l___r_e_g.html#a54ec9b35848bfb920bfb97b62e499dae">SPI_MOT_MOD_CNTRL_u::packed_w</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga2abda521036d8607253ddf550c958c3c">SPI_MOT_MOD_CNTRL_CLOCK_PHASE_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gad46f381d513a984d25b72a54ef0a332b">SPI_MOT_MOD_CNTRL_CLOCK_PHASE_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gafef58fadba5b94efb1b2d3e497ac6c24">SPI_MOT_MOD_CNTRL_CLOCK_POLARITY_MASK</a>, and <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga63e7644623f724e5d420ed106d5f27cf">SPI_MOT_MOD_CNTRL_CLOCK_POLARITY_OFS</a>.</p>

</div>
</div>
<a id="a9a8d9de272744cd99b08ee73bce0a288" name="a9a8d9de272744cd99b08ee73bce0a288"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9a8d9de272744cd99b08ee73bce0a288">&#9670;&#160;</a></span>SPI_PARITY_CTRL_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_PARITY_CTRL_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>parity_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>even_parity</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="group___s_p_i___p_a_r_i_t_y___c_t_r_l___r_e_g.html#aba828c7a8843a10f593fcda5b3deeb31">SPI_PARITY_CTRL_u::packed_w</a>, <a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#a3eef252025575e8eb01967945a14be1b">SPI_REGS_s::PARITY_CTRL</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gab7eccf318da8a1b2501ceb5990fd21b0">SPI_PARITY_CTRL_EVEN_PARITY_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga6e6c5cb6f60cb067c3bf10b1e37c2e23">SPI_PARITY_CTRL_EVEN_PARITY_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gad2579a89ca501b0f6ed335e1560bce08">SPI_PARITY_CTRL_PARITY_EN_MASK</a>, and <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga127635cdc839bada9540b44275d0a21d">SPI_PARITY_CTRL_PARITY_EN_OFS</a>.</p>

</div>
</div>
<a id="ae7521ed207f1b34df2b0320379f3a7c9" name="ae7521ed207f1b34df2b0320379f3a7c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7521ed207f1b34df2b0320379f3a7c9">&#9670;&#160;</a></span>SPI_CMD_DATA_CTRL_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_CMD_DATA_CTRL_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>cmd_data_mode_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>cmd_data_mode_val</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#aaca02284d092fb33dc71c09fdeefdbcd">SPI_REGS_s::CMD_DATA_CTRL</a>, <a class="el" href="group___s_p_i___c_m_d___d_a_t_a___c_t_r_l___r_e_g.html#acd51ccbbfdcabba22dd947277fab9f1b">SPI_CMD_DATA_CTRL_u::packed_w</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga2bbd06ad3b2ce07af20c0c93a725aaa5">SPI_CMD_DATA_CTRL_CMD_DATA_MODE_EN_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga6c904e4c72a48e43e07252fd9e2c12c4">SPI_CMD_DATA_CTRL_CMD_DATA_MODE_EN_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gaf52cbbf19440e59ba6fde0e030f6b15e">SPI_CMD_DATA_CTRL_CMD_DATA_MODE_VAL_MASK</a>, and <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga3a723efb99fa6f1784a48fb1e8c5ca02">SPI_CMD_DATA_CTRL_CMD_DATA_MODE_VAL_OFS</a>.</p>

</div>
</div>
<a id="a9991a1bb733b60786fcdcdc2e472e74a" name="a9991a1bb733b60786fcdcdc2e472e74a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9991a1bb733b60786fcdcdc2e472e74a">&#9670;&#160;</a></span>SPI_LOOPBACK_CTRL_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_LOOPBACK_CTRL_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>loopback_mode</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#a878446ace87db1207be3c226ffe8943f">SPI_REGS_s::LOOPBACK_CTRL</a>, <a class="el" href="group___s_p_i___l_o_o_p_b_a_c_k___c_t_r_l___r_e_g.html#a9ae953f009647d48ca405cecf957a1ad">SPI_LOOPBACK_CTRL_u::packed_w</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga4a1d1e1c273d532d3c7e7b0b8bde7b81">SPI_LOOPBACK_CTRL_LOOPBACK_MODE_MASK</a>, and <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gaffdba145b682b4b0cde112a6012eb6f1">SPI_LOOPBACK_CTRL_LOOPBACK_MODE_OFS</a>.</p>

</div>
</div>
<a id="aa56c9d4aa12c078dc59d52629a74a8f1" name="aa56c9d4aa12c078dc59d52629a74a8f1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa56c9d4aa12c078dc59d52629a74a8f1">&#9670;&#160;</a></span>SPI_DATAFRAME_CTRL_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_DATAFRAME_CTRL_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>data_size_sel</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>msb_first</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>data_out_disable</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#a2a573923003ffaa88698defebe7b58a0">SPI_REGS_s::DATAFRAME_CTRL</a>, <a class="el" href="group___s_p_i___d_a_t_a_f_r_a_m_e___c_t_r_l___r_e_g.html#a701bb730c51909d5f14a1fd251f9f008">SPI_DATAFRAME_CTRL_u::packed_w</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gabb4a328c31e1ceffe84b15f331861a48">SPI_DATAFRAME_CTRL_DATA_OUT_DISABLE_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga07628c6dd6f57be90e213022fade7a2a">SPI_DATAFRAME_CTRL_DATA_OUT_DISABLE_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gaf403c3664a2075767e8cfaff874a70a9">SPI_DATAFRAME_CTRL_DATA_SIZE_SEL_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga362533dccc53d963721fddf76046b99a">SPI_DATAFRAME_CTRL_DATA_SIZE_SEL_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gab2eef346f8279363f2a17b174bb67d13">SPI_DATAFRAME_CTRL_MSB_FIRST_MASK</a>, and <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gaebbc87501ac375c070f425c8c4cf0ffc">SPI_DATAFRAME_CTRL_MSB_FIRST_OFS</a>.</p>

</div>
</div>
<a id="a0eb3c0fb3bb7a4f9bae178d837d21c49" name="a0eb3c0fb3bb7a4f9bae178d837d21c49"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0eb3c0fb3bb7a4f9bae178d837d21c49">&#9670;&#160;</a></span>SPI_MODE_CTRL_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_MODE_CTRL_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>spi_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>peripheral_mode</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>frame_format</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#af273fbded903f9f8d3c1a997ea826a4c">SPI_REGS_s::MODE_CTRL</a>, <a class="el" href="group___s_p_i___m_o_d_e___c_t_r_l___r_e_g.html#a4851109c374fbbabbdab358e3bf796c1">SPI_MODE_CTRL_u::packed_w</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gafcb925f3079736660f43b6416fbfd0a0">SPI_MODE_CTRL_FRAME_FORMAT_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga5a46d4d3f9a4138f55b375c5047bce75">SPI_MODE_CTRL_FRAME_FORMAT_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga8406c7b75f68fde59b2ce13d2bee0620">SPI_MODE_CTRL_PERIPHERAL_MODE_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gad25fe3933f30607fcfa0558ae588cefa">SPI_MODE_CTRL_PERIPHERAL_MODE_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga6e36cfb13eb5037933939f6bdf0f488b">SPI_MODE_CTRL_SPI_EN_MASK</a>, and <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga1fcb378dedf6eea19fe7a529736d1e86">SPI_MODE_CTRL_SPI_EN_OFS</a>.</p>

</div>
</div>
<a id="a21ca0cd8191f0e8e71fee76b62758452" name="a21ca0cd8191f0e8e71fee76b62758452"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a21ca0cd8191f0e8e71fee76b62758452">&#9670;&#160;</a></span>SPI_CS_CTRL_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_CS_CTRL_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>cs_sel</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>soft_cs_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>soft_cs</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#a8311b87ca79958cb35f4588acdcddb93">SPI_REGS_s::CS_CTRL</a>, <a class="el" href="group___s_p_i___c_s___c_t_r_l___r_e_g.html#a3723693b5d5308df491f75e32625fc32">SPI_CS_CTRL_u::packed_w</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga58199d2d744b202adb2355ffb9f1bc6e">SPI_CS_CTRL_CS_SEL_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gae18d289ba5fd042b1cfa54c8108ede8e">SPI_CS_CTRL_CS_SEL_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gaeb2ab8a0f36c90fc6ae417ae76b07600">SPI_CS_CTRL_SOFT_CS_EN_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga37639117c41e71f506f2f84f2c5e5985">SPI_CS_CTRL_SOFT_CS_EN_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gad00aa6fc012997d771749f0ee23a26b5">SPI_CS_CTRL_SOFT_CS_MASK</a>, and <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga2834bf13e48996a3c99912ea5baa702b">SPI_CS_CTRL_SOFT_CS_OFS</a>.</p>

</div>
</div>
<a id="a1b6b88b3c371284482f643ece021812c" name="a1b6b88b3c371284482f643ece021812c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b6b88b3c371284482f643ece021812c">&#9670;&#160;</a></span>SPI_CS_SETUP_HOLD_CNT_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_CS_SETUP_HOLD_CNT_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>cs_setup_cnt</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>cs_hold_cnt</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#a482059731f6005b0256b79ff9bb885be">SPI_REGS_s::CS_SETUP_HOLD_CNT</a>, <a class="el" href="group___s_p_i___c_s___s_e_t_u_p___h_o_l_d___c_n_t___r_e_g.html#a1f6de5e78048fe0fecc2d10498a2ca92">SPI_CS_SETUP_HOLD_CNT_u::packed_w</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga69f7db27a1991209fe87b47d10944157">SPI_CS_SETUP_HOLD_CNT_CS_HOLD_CNT_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga8f0cd476b89e67799d50d48972e63c92">SPI_CS_SETUP_HOLD_CNT_CS_HOLD_CNT_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga724e110947d5eed0bb5ab83645f99c95">SPI_CS_SETUP_HOLD_CNT_CS_SETUP_CNT_MASK</a>, and <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga86bd82c33ac1a9295df71346741bf340">SPI_CS_SETUP_HOLD_CNT_CS_SETUP_CNT_OFS</a>.</p>

</div>
</div>
<a id="a3ffa4d51df7f3a3a3e3f6e0d46b2da51" name="a3ffa4d51df7f3a3a3e3f6e0d46b2da51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ffa4d51df7f3a3a3e3f6e0d46b2da51">&#9670;&#160;</a></span>SPI_SCLK_CTRL_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_SCLK_CTRL_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>sclk_removal</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="group___s_p_i___s_c_l_k___c_t_r_l___r_e_g.html#a6cccc01404c67926a0f5de8751d4ec5e">SPI_SCLK_CTRL_u::packed_w</a>, <a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#a2898f268775255a54113fa69de2c7acd">SPI_REGS_s::SCLK_CTRL</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga2bf9eaa2c8313b89dcfb4bfb55b41f93">SPI_SCLK_CTRL_SCLK_REMOVAL_MASK</a>, and <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga2be4a9366df1222e188c9cd5bb3d645d">SPI_SCLK_CTRL_SCLK_REMOVAL_OFS</a>.</p>

</div>
</div>
<a id="a6291984111f847cdb29d3ee07de173a0" name="a6291984111f847cdb29d3ee07de173a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6291984111f847cdb29d3ee07de173a0">&#9670;&#160;</a></span>SPI_QSPI_CTRL_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_QSPI_CTRL_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>qspi_first</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>nrml_spi_frames_in_qspi</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>frames_in_qspi</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>frames_in_wmode_in_qspi</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="group___s_p_i___q_s_p_i___c_t_r_l___r_e_g.html#a7d94e2f68f429c9b84e4d0878db9fc4b">SPI_QSPI_CTRL_u::packed_w</a>, <a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#abac9d6ea86260d8b5ad3bdbfa5676379">SPI_REGS_s::QSPI_CTRL</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga05087d96956c98b226fd47e53da286a7">SPI_QSPI_CTRL_FRAMES_IN_QSPI_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gafa35968022e29bcfe6aec50b0d3b7623">SPI_QSPI_CTRL_FRAMES_IN_QSPI_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga501b7a43a980353cd90f789fb9d7c64e">SPI_QSPI_CTRL_FRAMES_IN_WMODE_IN_QSPI_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga047625bcf525589454236c63a8f73968">SPI_QSPI_CTRL_FRAMES_IN_WMODE_IN_QSPI_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga7a9978562c05ced808d60e8c262cbbdb">SPI_QSPI_CTRL_NRML_SPI_FRAMES_IN_QSPI_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga015f584ae29f3e8b84678cf57b2fc1d1">SPI_QSPI_CTRL_NRML_SPI_FRAMES_IN_QSPI_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga3df594c75eb8eb137955ef2bc0c875a7">SPI_QSPI_CTRL_QSPI_FIRST_MASK</a>, and <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gaf0cc8dee838436a31643ecb93e5a296d">SPI_QSPI_CTRL_QSPI_FIRST_OFS</a>.</p>

</div>
</div>
<a id="a730d44b1c4ba81345002641752d81a0d" name="a730d44b1c4ba81345002641752d81a0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a730d44b1c4ba81345002641752d81a0d">&#9670;&#160;</a></span>SPI_DSPI_CTRL_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_DSPI_CTRL_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>dspi_first</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>nrml_spi_frames_in_dspi</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>frames_in_dspi</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>frames_in_wmode_in_dspi</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#a8fad723e2b044e2fd3f9e69dce94f895">SPI_REGS_s::DSPI_CTRL</a>, <a class="el" href="group___s_p_i___d_s_p_i___c_t_r_l___r_e_g.html#a937a1e85fecc6f90286fc3a3ba90ca01">SPI_DSPI_CTRL_u::packed_w</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gab2f866f1aa60f6966e7d9e7b3345fa22">SPI_DSPI_CTRL_DSPI_FIRST_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga73f36faf22dba531f66222a3f7f3a830">SPI_DSPI_CTRL_DSPI_FIRST_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gaa03b4d7b205c11655ba4799dbc4877d0">SPI_DSPI_CTRL_FRAMES_IN_DSPI_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga737315d707c8e1f9b94226ec80d82247">SPI_DSPI_CTRL_FRAMES_IN_DSPI_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga8bf2c058d54f57eea1e8a9611ffe9551">SPI_DSPI_CTRL_FRAMES_IN_WMODE_IN_DSPI_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gace9cf87ec35addd649f41415a547e02f">SPI_DSPI_CTRL_FRAMES_IN_WMODE_IN_DSPI_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga4d87db410af5fc7898b9b59364a09dea">SPI_DSPI_CTRL_NRML_SPI_FRAMES_IN_DSPI_MASK</a>, and <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gac4847ac6d0426bb6a2a33330c9dc5f12">SPI_DSPI_CTRL_NRML_SPI_FRAMES_IN_DSPI_OFS</a>.</p>

</div>
</div>
<a id="a67246a9b379351d17bfc0f47c655d1bb" name="a67246a9b379351d17bfc0f47c655d1bb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a67246a9b379351d17bfc0f47c655d1bb">&#9670;&#160;</a></span>SPI_TX_CTRL_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_TX_CTRL_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>repeat_tx_data</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="group___s_p_i___t_x___c_t_r_l___r_e_g.html#a57244898d1ef2605c66f54cdfc0d997c">SPI_TX_CTRL_u::packed_w</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga6f7a04c92e0ac5addc6a0e3f4cb9692a">SPI_TX_CTRL_REPEAT_TX_DATA_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga1f8a5e8a29881010c3e16a7e50823469">SPI_TX_CTRL_REPEAT_TX_DATA_OFS</a>, and <a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#ac54ecc9bee789873feefe8a8edd6415b">SPI_REGS_s::TX_CTRL</a>.</p>

</div>
</div>
<a id="a630670b8a3714dd1ff66c5d57b828424" name="a630670b8a3714dd1ff66c5d57b828424"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a630670b8a3714dd1ff66c5d57b828424">&#9670;&#160;</a></span>SPI_RX_CTRL_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_RX_CTRL_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>receive_timeout</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>ignore_rx_cnt</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>dly_sample_on_rx</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="group___s_p_i___r_x___c_t_r_l___r_e_g.html#a524ed2acf764d32c1cce292e7ee47d39">SPI_RX_CTRL_u::packed_w</a>, <a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#aa0b7c33be8f96e630ac67992c07c2e8b">SPI_REGS_s::RX_CTRL</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga731255376397a1dc65c12c1460b60711">SPI_RX_CTRL_DLY_SAMPLE_ON_RX_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gaec7c50cad2cbda77801d2a03df52b8a8">SPI_RX_CTRL_DLY_SAMPLE_ON_RX_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gae5ac4db7074bb209c2011ec649d9af41">SPI_RX_CTRL_IGNORE_RX_CNT_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gae5beae17338dc4ae9453b8b4038930fd">SPI_RX_CTRL_IGNORE_RX_CNT_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga0040dca33b5c2485fc3dd587b704975d">SPI_RX_CTRL_RECEIVE_TIMEOUT_MASK</a>, and <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga5a1994a6aa66f31efaf7fd0eb119c640">SPI_RX_CTRL_RECEIVE_TIMEOUT_OFS</a>.</p>

</div>
</div>
<a id="af4340f989e348adc98606f97d5a108e8" name="af4340f989e348adc98606f97d5a108e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af4340f989e348adc98606f97d5a108e8">&#9670;&#160;</a></span>SPI_INT_FIFO_LVL_SEL_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_INT_FIFO_LVL_SEL_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>rx_fifo_lvl_int</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>tx_fifo_lvl_int</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#a70423ce0dbe37c3c8e97855df3848c93">SPI_REGS_s::INT_FIFO_LVL_SEL</a>, <a class="el" href="group___s_p_i___i_n_t___f_i_f_o___l_v_l___s_e_l___r_e_g.html#a0ad05c639c8543fcd2c5cf041bfbc8b4">SPI_INT_FIFO_LVL_SEL_u::packed_w</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga6f949924ce847fa1bd589166565457b6">SPI_INT_FIFO_LVL_SEL_RX_FIFO_LVL_INT_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga09069cd3c7a2eb949fe12549d738d8fc">SPI_INT_FIFO_LVL_SEL_RX_FIFO_LVL_INT_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga89452ce1d6ab3c249d6369c824bc1fd7">SPI_INT_FIFO_LVL_SEL_TX_FIFO_LVL_INT_MASK</a>, and <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gabb1559671f5f0d5fbfa814183f79f1ba">SPI_INT_FIFO_LVL_SEL_TX_FIFO_LVL_INT_OFS</a>.</p>

</div>
</div>
<a id="acb427e9e3ef1cb58d23296d47d37ac30" name="acb427e9e3ef1cb58d23296d47d37ac30"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acb427e9e3ef1cb58d23296d47d37ac30">&#9670;&#160;</a></span>SPI_TX_FIFO_N_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_TX_FIFO_N_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>index</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>tx_fifo</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="group___s_p_i___t_x___f_i_f_o___r_e_g.html#a958d35d91bee2f0ee58e8d4e061450a3">SPI_TX_FIFO_u::packed_w</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gaf213e3c3d75bed7b0092eff77c56507f">SPI_TX_FIFO_TX_FIFO_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga3df4910484928b50b226473be421951a">SPI_TX_FIFO_TX_FIFO_OFS</a>, and <a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#a7b79629a2a57ded4609339d548daee99">SPI_REGS_s::TX_FIFO</a>.</p>

</div>
</div>
<a id="a902e33f3fdbd00db91e7f3a76cc6905c" name="a902e33f3fdbd00db91e7f3a76cc6905c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a902e33f3fdbd00db91e7f3a76cc6905c">&#9670;&#160;</a></span>SPI_DBG_CTRL_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_DBG_CTRL_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>stop_on_halt</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>soft_stop</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#a23d72d687921caf8beb9a5ba8be758b3">SPI_REGS_s::DBG_CTRL</a>, <a class="el" href="group___s_p_i___d_b_g___c_t_r_l___r_e_g.html#a7693f7d709a8c6264263c225340fc846">SPI_DBG_CTRL_u::packed_w</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga476bf218f53b6b42c5d951351bc85bb6">SPI_DBG_CTRL_SOFT_STOP_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga42cb3330c275af9c065a9a6efddbe4d0">SPI_DBG_CTRL_SOFT_STOP_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gabe2430f4d6dc0fdf22ce80f4c6285d70">SPI_DBG_CTRL_STOP_ON_HALT_MASK</a>, and <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga0a55a95ee8493b91f2b6ceed7692c5a4">SPI_DBG_CTRL_STOP_ON_HALT_OFS</a>.</p>

</div>
</div>
<a id="ae4cac87a9b9956513051fb8e35569a77" name="ae4cac87a9b9956513051fb8e35569a77"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae4cac87a9b9956513051fb8e35569a77">&#9670;&#160;</a></span>SPI_INTR_EVENT_CLEAR()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_INTR_EVENT_CLEAR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>intr_idx</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#af5f84e95798508ef55e2ac151ea8094a">SPI_REGS_s::INTR_EVENT</a>, and <a class="el" href="group___s_p_i___i_n_t_r___e_v_e_n_t___r_e_g.html#aee0371242c4ab7082f871d9a663736d8">SPI_INTR_EVENT_u::packed_w</a>.</p>

</div>
</div>
<a id="abb034b9c3139ed66b8402fc629b0414e" name="abb034b9c3139ed66b8402fc629b0414e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abb034b9c3139ed66b8402fc629b0414e">&#9670;&#160;</a></span>SPI_INTR_EVENT_EN()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_INTR_EVENT_EN </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>intr_idx</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#aab8b22bdf18986e235e68c618d2b860f">SPI_REGS_s::INTR_EN</a>, and <a class="el" href="group___s_p_i___i_n_t_r___e_n___r_e_g.html#a9c4e4fdde75fc7ec17c255a27f801b97">SPI_INTR_EN_u::packed_w</a>.</p>

</div>
</div>
<a id="a1af2dd243665371e2402bc600a98e152" name="a1af2dd243665371e2402bc600a98e152"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1af2dd243665371e2402bc600a98e152">&#9670;&#160;</a></span>SPI_INTR_EVENT_DIS()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_INTR_EVENT_DIS </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>intr_idx</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#aab8b22bdf18986e235e68c618d2b860f">SPI_REGS_s::INTR_EN</a>, and <a class="el" href="group___s_p_i___i_n_t_r___e_n___r_e_g.html#a9c4e4fdde75fc7ec17c255a27f801b97">SPI_INTR_EN_u::packed_w</a>.</p>

</div>
</div>
<a id="ac95033c4396a6d19e4a3efe37e67b825" name="ac95033c4396a6d19e4a3efe37e67b825"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac95033c4396a6d19e4a3efe37e67b825">&#9670;&#160;</a></span>SPI_INTR_TX_DMA_EN_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_INTR_TX_DMA_EN_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>rx_fifo_overflow_tx_dma_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>parity_error_tx_dma_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>rx_timeout_tx_dma_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>rx_fifo_trg_lvl_tx_dma_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>tx_fifo_trg_lvl_tx_dma_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>tx_fifo_empty_tx_dma_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>idle_tx_dma_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>rx_dma_done_tx_dma_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>tx_dma_done_tx_dma_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>tx_fifo_underflow_tx_dma_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>rx_fifo_full_tx_dma_en</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#af1ca9a67367b4181a2384280d76c36ff">SPI_REGS_s::INTR_TX_DMA_EN</a>, <a class="el" href="group___s_p_i___i_n_t_r___t_x___d_m_a___e_n___r_e_g.html#a8474f234dd71768c57467b74728bed58">SPI_INTR_TX_DMA_EN_u::packed_w</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gaf6374e92abddf36448a60295329726cc">SPI_INTR_TX_DMA_EN_IDLE_TX_DMA_EN_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga54a233ca2bf0557be5a436d5413b6337">SPI_INTR_TX_DMA_EN_IDLE_TX_DMA_EN_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gad98ca042fb258e1d96969b416a95cd34">SPI_INTR_TX_DMA_EN_PARITY_ERROR_TX_DMA_EN_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga599bb7e8ae270ab6741962a38a013684">SPI_INTR_TX_DMA_EN_PARITY_ERROR_TX_DMA_EN_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga151a00ee5124900763028a3410a5ab84">SPI_INTR_TX_DMA_EN_RX_DMA_DONE_TX_DMA_EN_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga06135a02f3bf8f8a786769ef9a5c7160">SPI_INTR_TX_DMA_EN_RX_DMA_DONE_TX_DMA_EN_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gacffdd0b28bc7ed6782473afce4fe6fce">SPI_INTR_TX_DMA_EN_RX_FIFO_FULL_TX_DMA_EN_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga77b62aee41d2bc4b1ecc2285e0d38ef0">SPI_INTR_TX_DMA_EN_RX_FIFO_FULL_TX_DMA_EN_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga065ee04f6678d916a76c37a4ea6b9629">SPI_INTR_TX_DMA_EN_RX_FIFO_OVERFLOW_TX_DMA_EN_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga6a76a228407b897b0e4d55c91a187449">SPI_INTR_TX_DMA_EN_RX_FIFO_OVERFLOW_TX_DMA_EN_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga13b31a43a4488e1d1b0e6810a3128bcd">SPI_INTR_TX_DMA_EN_RX_FIFO_TRG_LVL_TX_DMA_EN_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga5a7ee3134ee153240e03a4553bc6198f">SPI_INTR_TX_DMA_EN_RX_FIFO_TRG_LVL_TX_DMA_EN_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga55314e64df914e904f6b888c462f8871">SPI_INTR_TX_DMA_EN_RX_TIMEOUT_TX_DMA_EN_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gaa2bc49ecbe840aa795bc7b58c1704208">SPI_INTR_TX_DMA_EN_RX_TIMEOUT_TX_DMA_EN_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga48f851cf7ea89163f23fba86f7ac60a0">SPI_INTR_TX_DMA_EN_TX_DMA_DONE_TX_DMA_EN_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga592b17a83aa9815b9eaf6bfbc144cf92">SPI_INTR_TX_DMA_EN_TX_DMA_DONE_TX_DMA_EN_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga9fe258311358dffee2cb0c70aa076662">SPI_INTR_TX_DMA_EN_TX_FIFO_EMPTY_TX_DMA_EN_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga299b77a63c5dfa14d2f76b905bb3741b">SPI_INTR_TX_DMA_EN_TX_FIFO_EMPTY_TX_DMA_EN_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gab988eb14ba9723d282df5ca360097a28">SPI_INTR_TX_DMA_EN_TX_FIFO_TRG_LVL_TX_DMA_EN_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga3cf3d19582b924cf94e94ac5e3a40f46">SPI_INTR_TX_DMA_EN_TX_FIFO_TRG_LVL_TX_DMA_EN_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga17c0f6fd665b3f87788224431bb20138">SPI_INTR_TX_DMA_EN_TX_FIFO_UNDERFLOW_TX_DMA_EN_MASK</a>, and <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga043211834011a7e20a49ace136e5da81">SPI_INTR_TX_DMA_EN_TX_FIFO_UNDERFLOW_TX_DMA_EN_OFS</a>.</p>

</div>
</div>
<a id="adf472f432645d25286c9d357a339afcd" name="adf472f432645d25286c9d357a339afcd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf472f432645d25286c9d357a339afcd">&#9670;&#160;</a></span>SPI_INTR_RX_DMA_EN_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_INTR_RX_DMA_EN_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>rx_fifo_overflow_rx_dma_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>parity_error_rx_dma_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>rx_timeout_rx_dma_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>rx_fifo_trg_lvl_rx_dma_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>tx_fifo_trg_lvl_rx_dma_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>tx_fifo_empty_rx_dma_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>idle_rx_dma_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>rx_dma_done_rx_dma_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>tx_dma_done_rx_dma_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>tx_fifo_underflow_rx_dma_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>rx_fifo_full_rx_dma_en</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#af7dcb2709edc506be8a7f748e3e983bc">SPI_REGS_s::INTR_RX_DMA_EN</a>, <a class="el" href="group___s_p_i___i_n_t_r___r_x___d_m_a___e_n___r_e_g.html#a4dbba08079051a66ec55288a1becba9b">SPI_INTR_RX_DMA_EN_u::packed_w</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga857ed5e89c5b1cda85d4fe701f4779f2">SPI_INTR_RX_DMA_EN_IDLE_RX_DMA_EN_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga6210a0065a6eff210f3bf31404ab4b5e">SPI_INTR_RX_DMA_EN_IDLE_RX_DMA_EN_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gadd6d89f37fa912244672adc100eb31cc">SPI_INTR_RX_DMA_EN_PARITY_ERROR_RX_DMA_EN_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga27b1b269b552e8c8f2db1f25e2d874d7">SPI_INTR_RX_DMA_EN_PARITY_ERROR_RX_DMA_EN_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gabd93718b2fedaff2f77a2998eb640beb">SPI_INTR_RX_DMA_EN_RX_DMA_DONE_RX_DMA_EN_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga0fd4f5cd5ff8db21197c90cec5ff9bf6">SPI_INTR_RX_DMA_EN_RX_DMA_DONE_RX_DMA_EN_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga676c02672050743ec681d690c62bb550">SPI_INTR_RX_DMA_EN_RX_FIFO_FULL_RX_DMA_EN_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga2895dc12f330a4b6dd298e4a368d7d58">SPI_INTR_RX_DMA_EN_RX_FIFO_FULL_RX_DMA_EN_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga8295bdbdad6ca573524f2b9a7c5a60be">SPI_INTR_RX_DMA_EN_RX_FIFO_OVERFLOW_RX_DMA_EN_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gae89c05716d2695282fdc7ba0b0955f05">SPI_INTR_RX_DMA_EN_RX_FIFO_OVERFLOW_RX_DMA_EN_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga7eb087a25c5d8a635efd1b59274cc9b7">SPI_INTR_RX_DMA_EN_RX_FIFO_TRG_LVL_RX_DMA_EN_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gab6da96e20169430abd306193e0832e7a">SPI_INTR_RX_DMA_EN_RX_FIFO_TRG_LVL_RX_DMA_EN_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga66ff5eac1b51cc80d2fcf1e26ad7bedc">SPI_INTR_RX_DMA_EN_RX_TIMEOUT_RX_DMA_EN_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gab02939ee366460db3f837b91c05305e5">SPI_INTR_RX_DMA_EN_RX_TIMEOUT_RX_DMA_EN_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga26179b15d438265a4166e9bad01eeacb">SPI_INTR_RX_DMA_EN_TX_DMA_DONE_RX_DMA_EN_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga235248ac42fa4646b04af7aae62b35bc">SPI_INTR_RX_DMA_EN_TX_DMA_DONE_RX_DMA_EN_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga10e5ef3ec764ccc5601cb9c0632b2a31">SPI_INTR_RX_DMA_EN_TX_FIFO_EMPTY_RX_DMA_EN_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga6e05a646b9c50d82e3e6d396682f8c90">SPI_INTR_RX_DMA_EN_TX_FIFO_EMPTY_RX_DMA_EN_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gab034dfcd96786d73aa440fad3093f0b3">SPI_INTR_RX_DMA_EN_TX_FIFO_TRG_LVL_RX_DMA_EN_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gaa7bc1cb8ac5d5db809093d82221cc506">SPI_INTR_RX_DMA_EN_TX_FIFO_TRG_LVL_RX_DMA_EN_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gaf0a9fff6ebcb9f48205272238039123e">SPI_INTR_RX_DMA_EN_TX_FIFO_UNDERFLOW_RX_DMA_EN_MASK</a>, and <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga53d3b482124e8dffe28f00e5f7256dee">SPI_INTR_RX_DMA_EN_TX_FIFO_UNDERFLOW_RX_DMA_EN_OFS</a>.</p>

</div>
</div>
<a id="a511cf31d1439ad7a9abd3f2634f400f6" name="a511cf31d1439ad7a9abd3f2634f400f6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a511cf31d1439ad7a9abd3f2634f400f6">&#9670;&#160;</a></span>SPI_INTR_NMI_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_INTR_NMI_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>rx_fifo_overflow_nmi_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>parity_error_nmi_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>rx_timeout_nmi_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>rx_fifo_trg_lvl_nmi_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>tx_fifo_trg_lvl_nmi_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>tx_fifo_empty_nmi_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>idle_nmi_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>rx_dma_done_nmi_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>tx_dma_done_nmi_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>tx_fifo_underflow_nmi_en</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>rx_fifo_full_nmi_en</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#a8fc2d7945bc9db44f43a76d8e9bd2967">SPI_REGS_s::INTR_NMI</a>, <a class="el" href="group___s_p_i___i_n_t_r___n_m_i___r_e_g.html#a1a4da581890170b61136a311e73e65f7">SPI_INTR_NMI_u::packed_w</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gaf4e12e92683178e6e809fb3fec90ac8d">SPI_INTR_NMI_IDLE_NMI_EN_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga75192fa014ab1496df9676d21ce67015">SPI_INTR_NMI_IDLE_NMI_EN_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gab6117c235d529b7e29772ff73201c9c8">SPI_INTR_NMI_PARITY_ERROR_NMI_EN_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gaa8702f03e0a199b61fff6d71130b278f">SPI_INTR_NMI_PARITY_ERROR_NMI_EN_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga532f7ab61dca560510a59718fb091bce">SPI_INTR_NMI_RX_DMA_DONE_NMI_EN_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga308e9c1d6d9db61d345182bda6c53edb">SPI_INTR_NMI_RX_DMA_DONE_NMI_EN_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gaa2a69cf33ded69be45d7d0a73223cc74">SPI_INTR_NMI_RX_FIFO_FULL_NMI_EN_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga0dd8d5d2f14822e9b18e38b13bd3a90a">SPI_INTR_NMI_RX_FIFO_FULL_NMI_EN_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gaba90bdcd74c868dab4e9b20658959fe1">SPI_INTR_NMI_RX_FIFO_OVERFLOW_NMI_EN_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gaa3bf8e933fbd301e9fd7b1e06dbc7737">SPI_INTR_NMI_RX_FIFO_OVERFLOW_NMI_EN_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gabd8f973f7b21790334ca2649bc3f5e18">SPI_INTR_NMI_RX_FIFO_TRG_LVL_NMI_EN_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gae23f7e6b0372ecee28d4901efa7ca3a3">SPI_INTR_NMI_RX_FIFO_TRG_LVL_NMI_EN_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga1e5745a14bf143789ce171e929f01fc4">SPI_INTR_NMI_RX_TIMEOUT_NMI_EN_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gadefa26358a928327ed4db20f998ef57a">SPI_INTR_NMI_RX_TIMEOUT_NMI_EN_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga35f777db0cec3d78d7c2dfafefa29509">SPI_INTR_NMI_TX_DMA_DONE_NMI_EN_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga7cbdf7f06d4efb737f57994ded6b857d">SPI_INTR_NMI_TX_DMA_DONE_NMI_EN_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gac5a58a616586318e8129672812b4c2a6">SPI_INTR_NMI_TX_FIFO_EMPTY_NMI_EN_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gabb8e55cf64f73938f6e8df0f498a1bf6">SPI_INTR_NMI_TX_FIFO_EMPTY_NMI_EN_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga74307355e895a7330d5e0926f92f0f39">SPI_INTR_NMI_TX_FIFO_TRG_LVL_NMI_EN_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga7fdc4080c0a4f6c980a717bc341107d6">SPI_INTR_NMI_TX_FIFO_TRG_LVL_NMI_EN_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga763a2c22143c2ee74b2661ad8066ecde">SPI_INTR_NMI_TX_FIFO_UNDERFLOW_NMI_EN_MASK</a>, and <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga38f73dae9b08cf9310272c6b82db4d7b">SPI_INTR_NMI_TX_FIFO_UNDERFLOW_NMI_EN_OFS</a>.</p>

</div>
</div>
<a id="a40f86842428001f53dc523a71b2b4cb5" name="a40f86842428001f53dc523a71b2b4cb5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a40f86842428001f53dc523a71b2b4cb5">&#9670;&#160;</a></span>SPI_INTR_SW_SET()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_INTR_SW_SET </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>intr_idx</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#aec65ab3bfa75366f64f991e7a4e7d18f">SPI_REGS_s::INTR_SW_SET</a>, and <a class="el" href="group___s_p_i___i_n_t_r___s_w___s_e_t___r_e_g.html#ad42c0a4e3dfbd7733ff1f2636cf2b699">SPI_INTR_SW_SET_u::packed_w</a>.</p>

</div>
</div>
<a id="a49b8190eeccdfedafe1bce41cea6038b" name="a49b8190eeccdfedafe1bce41cea6038b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49b8190eeccdfedafe1bce41cea6038b">&#9670;&#160;</a></span>SPI_SPARE_CTRL_WRITE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void SPI_SPARE_CTRL_WRITE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#struct_s_p_i___r_e_g_s__s">SPI_REGS_s</a> *</td>          <td class="paramname"><span class="paramname"><em>registers</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>cfg0</em></span>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t</td>          <td class="paramname"><span class="paramname"><em>cfg1</em></span>&#160;)</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel inline">inline</span><span class="mlabel static">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="reference">References <a class="el" href="group___s_p_i___s_p_a_r_e___c_t_r_l___r_e_g.html#a9925c8ade4f0e0eb49ec8f590a40a3df">SPI_SPARE_CTRL_u::packed_w</a>, <a class="el" href="group___s_p_i___m_e_m_o_r_y___m_a_p.html#afc1f94371a7933e4d1e446960451e149">SPI_REGS_s::SPARE_CTRL</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga6511551f2f23ff4e5556977ff517a303">SPI_SPARE_CTRL_CFG0_MASK</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga300b9e4a62dedaa58b7b9b47318dbee3">SPI_SPARE_CTRL_CFG0_OFS</a>, <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#ga0a13aa7790597eab19620986423e5402">SPI_SPARE_CTRL_CFG1_MASK</a>, and <a class="el" href="group___s_p_i___r_e_g_i_s_t_e_r___f_l_a_g_s.html#gaef76c9518c2980ad481b99fdef3f15d3">SPI_SPARE_CTRL_CFG1_OFS</a>.</p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<div id="page-nav" class="page-nav-panel">
<div id="page-nav-resize-handle"></div>
<div id="page-nav-tree">
<div id="page-nav-contents">
</div><!-- page-nav-contents -->
</div><!-- page-nav-tree -->
</div><!-- page-nav -->
</div><!-- container -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a href="dir_3a103a4d62f2ac73110df01ecb0d3336.html">c_headers</a></li><li class="navelem"><a href="dir_281c6d2933ceba03f587c3315b96be40.html">spi</a></li><li class="navelem"><a href="_s_p_i___r_w___a_p_i_8h.html">SPI_RW_API.h</a></li>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.14.0 </li>
  </ul>
</div>
</body>
</html>
