

############################################################################
#
# routers at this point should all be locked to the Master
# May now proceed to lock all the digitzers to the Routers
#
############################################################################

## Set all input link mask registers, transmit enable and
## receive enable of Routers to enablethem to talk to digitizers

echo "setting all Input link Masks of Routers"

for i in A B C D E F G H; do
   p=$(printf "Trig1_CS_ILM_${i}")
   caput $p 0 > null
   p=$(printf "Trig2_CS_ILM_${i}")
   caput $p 0 > null
done





###################################################
# 
# Setup SERDES links of all the digitizers
#
###################################################


echo "setting all digitizer SERDES controls"

# set clk_select to SERDES clock
caput GLBL:DIG:clk_select 0
# turn off master logic enable
caput GLBL:DIG:master_logic_enable 0
# sd_rx_pwr and sd_tx_pwer are POWER DOWN controls, as that's the way the 
# DS92LV18 SERDES chip works (low = powerdown).
caput GLBL:DIG:sd_rx_pwr 0
caput GLBL:DIG:sd_tx_pwr 0
# loopback enables should be off, or 0, disabling loopback
caput GLBL:DIG:sd_line_loopback_en 0
caput GLBL:DIG:sd_local_loopback_en 0
# turn sync ON to send a pattern back to the Router that it can lock onto
caput GLBL:DIG:sd_sync 1

 
 # Assert and release link init machine reset in all Routers
echo "release link-init state machine of all Routers"
caput Trig1_CS_MC_2 1 > null
caput Trig1_CS_MC_2 0 > null
caput Trig2_CS_MC_2 1 > null
caput Trig2_CS_MC_2 0 > null


#Routers at this point may have lock error due to clock switch.
# do a retry and ack again to be sure.
# retry link init state machine in Master
echo "retry link-init state machine of Routers"
caput Trig1_CS_MC_0 1 > null
caput Trig2_CS_MC_0 1 > null

# remove retry to link init state machine in Master
caput Trig1_CS_MC_0 0 > null
caput Trig2_CS_MC_0 0 > null

# then hit and release ack, too
caput Trig1_CS_MC_1 1 > null
caput Trig1_CS_MC_1 0 > null
caput Trig2_CS_MC_1 1 > null
caput Trig2_CS_MC_1 0 > null


## Routers are now sending 'real' data to digitizers since ACK was hit


echo "Enabling master state machine of all digitizers"
echo "setting all digitizers to SERDES clock source"

# Enable master state machines of all digitizers (do not set master logic enable bit though)
# Setup all digitizer clock source to SERDES

caput GLBL:DIG:sd_sm_stringent_lock 1
caput GLBL:DIG:sd_sm_lost_lock_flag 1
caput GLBL:DIG:sd_sm_lost_lock_flag 0
caput GLBL:DIG:sd_sync 0


# Finally, whack the imperative Sync once more to lock up the
# timestamps throughout
echo "final Imperative Sync to lock timestamps"
caput Trig0_CS_MC_6 1 > null
caput Trig0_CS_MC_6 0 > null

### as PV not there, use the 'back door' option to reset all the counters in the Routers
#we write to PULSED_CTL1_REG addr 0x8E0 (decimal 2272), bit 14 (value of 16384) ,

for ((i=1;i<2;i++))
do
    caput VME32:DBG:dbg_card_number ${i} > null
    caput VME32:DBG:dbg_address 2272 > null
    caput VME32:DBG:dbg_value 16384 > null
    caput VME32:DBG:dbg_write_addr 1 > null
done


echo "SERDES linkup Complete"



################## end of SERDES linkup procedure ##############
