# Kapitel 4

Verstärker mit einem Transistor

# Einführung Verstärker



* Amplifiers usually use electronic devices operating in the  <span style="color:#ff0000">Active Region\.</span>
  * A BJT is used as an amplifier when biased in the  <span style="color:#ff0000">forward\-active region\.</span>
  * The FET can be used as amplifier if operated in the  <span style="color:#ff0000">pinch\-off or saturation region\.</span>
* In these regions\, transistors can provide high voltage\, current and power gains\. Bias is provided to stabilize the operating point \(the Q\-Point\) in the desired region of operation\.
* Q\-point also determines
  * Small\-signal parameters of transistor
  * Voltage gain\, input resistance\, output resistance
  * Maximum input and output signal amplitudes
  * Power consumption


Quelle: Microelectronic Circuit Design\, Jaeger/Blaclock\, 5\. Ed\.\, Kap\.13

# Transistor als Verstärker - Aktiver Vierpol

Quelle: „Elektronische Bauelemente“\, Reisch\, Springer\, 2007

# RF Power Amplifiers (1)

Als abhängige Stromquelle\,

als Schalter und

im “overdrive” Modus; teils abhängige Quelle\, teils Schalter

Quelle: RF Power Amplifiers\, Kazimierczuk\, 2\. Ed\.\, Kap\.1

Quelle: RF Power Amplifiers\, Kazimierczuk\, 2\. Ed\.\, Kap\.1

# Classes of Operation of RF Power Amplifiers (1)

Quelle: RF Power Amplifiers\, Kazimierczuk\, 2\. Ed\.\, Kap\.1

\(a\) Eingangskreis

\(b\) Ausgangskreis

Quelle: RF Power Amplifiers\, Kazimierczuk\, 2\. Ed\.\, Kap\.1

# BJT Amplifier Concept (1)

![](img/lec-04-single-trans-amp_16.jpg)

The BJT is biased in the active region by dc voltage source  _V_  _BE_ \. Q\-point is set at \( _I_  _C_ \,  _V_  _CE_ \) = \(1\.5 mA\, 5 V\) with  _I_  _B  _ = 15 mA  \(bF = 100\)

Total base\-emitter voltage is:   _v_  _BE_  _ = V_  _BE_  _ \+ _  _v_  _be_

Collector\-emitter voltage is:    _v_  _CE_  _ =_  10  _– _  _i_  _C_  _R_  _C_    This is the load line equation\.

Quelle: Microelectronic Circuit Design\, Jaeger/Blaclock\, 6\. Ed\.\, Kap\. 7\.1

8 mV peak change in vBE gives 5 mA change in iB and 0\.5 mA change in iC\.

0\.5 mA change in iC produces a 1\.65 V change in vCE \.

![](img/lec-04-single-trans-amp_17.jpg)

Quelle: Microelectronic Circuit Design\, Jaeger/Blaclock\, 6\. Ed\.\, Kap\. 7\.1

# MOSFET Amplifier Concept

![](img/lec-04-single-trans-amp_18.jpg)

Quelle: Microelectronic Circuit Design\, Jaeger/Blaclock\, 6\. Ed\.\, Kap\. 7\.1

# Coupling and Bypass Capacitors

![](img/lec-04-single-trans-amp_19.jpg)

Capacitors are designed to provide negligible impedance at frequencies of interest and provide open circuits at dc\.

_C_ 1 and  _C_ 2 are low impedance coupling capacitors or dc blocking capacitors whose reactance at the signal frequency is designed to be negligible\.

_C_ 3 is a bypass capacitor that provides a low impedance path for ac current from emitter to ground\, thereby removing  _R_ E  \(required for good Q\-point stability\) from the circuit when ac signals are considered\.

ac coupling through capacitors is used to inject ac input signal and extract output signal without disturbing Q\-point\.

Quelle: Microelectronic Circuit Design\, Jaeger/Blaclock\, 6\. Ed\.\, Kap\. 7\.1

# dc and ac Analysis – Two Step Analysis



* dc analysis:
  * Find dc equivalent circuit by replacing all capacitors by open circuits and inductors by short circuits\.
  * Find Q\-point from dc equivalent circuit by using appropriate large\-signal transistor model\.
* ac analysis:
  * Find ac equivalent circuit by replacing all capacitors by short circuits\, inductors by open circuits\, dc voltage sources by ground connections and dc current sources by open circuits\.
  * Replace transistor by its small\-signal model
  * Use small\-signal ac equivalent to analyze ac characteristics of amplifier\.
  * Combine end results of dc and ac analysis to yield total voltages and currents in the network\.


Quelle: Microelectronic Circuit Design\, Jaeger/Blaclock\, 6\. Ed\.\, Kap\. 7\.1

# dc Equivalent Circuit for BJT Amplifier

All capacitors in the original amplifier circuit are replaced by open circuits\, disconnecting  _v_  _I_  _ _ \,  _R_  _I _ \, and  _R_ 3 from circuit\.

![](img/lec-04-single-trans-amp_20.jpg)

Quelle: Microelectronic Circuit Design\, Jaeger/Blaclock\, 6\. Ed\.\, Kap\. 7\.1

![](img/lec-04-single-trans-amp_21.jpg)

Quelle: Microelectronic Circuit Design\, Jaeger/Blaclock\, 6\. Ed\.\, Kap\. 7\.1

# dc and ac Equivalents for a MOSFET Amplifier

![](img/lec-04-single-trans-amp_22.jpg)

Simplified ac equivalent

Quelle: Microelectronic Circuit Design\, Jaeger/Blaclock\, 6\. Ed\.\, Kap\. 7\.1

# BJT Small-Signal Operation

Equivalent Forms of Small\-Signal Model

![](img/lec-04-single-trans-amp_23.jpg)

Quelle: Microelectronic Circuit Design\, Jaeger/Blaclock\, 6\. Ed\.\, Kap\. 7\.1

# BJT vs. MOSFET

![](img/lec-04-single-trans-amp_24.jpg)

Quelle: „Analysis and Design of Analog Integrated Circuits“\, Gray et al\.\, Wiley\, 2010

| Bipolartransistor | MOSFET |
| :-: | :-: |
| Exponentielle Charakteristik | Quadratische Charakteristik |
| Aktiv vorwärts: VCB > 0 | Sättigung: VDS > VGS – VTH |
| Sättigung: VCB < 0 | Linearer Bereich \(Triode\): VDS < VGS – VTH |
| Finiter Basisstrom | Null Gate\-Strom |
| Early\-Effekt | Kanallängenmodulation |
| Diffusionsströme | Driftströme |
| \- | Spannungsabhängiger Widerstand |

Quelle: Microelectronics\, Razavi

# npn vs. nMOS

Quelle: Elektronische Bauelemente\, Reisch

# Bipolartransistor (BJT)

Begleitend Kap\. 16 und 17\, “Elektronische Bauelemente”\, Reisch\, 2007

# fig_01_05

Quelle: „Elektronische Bauelemente“\, Reisch\, Springer\, 2007

# Bändermodell

Quelle: „Elektronische Bauelemente“\, Reisch\, Springer\, 2007

# Bandschema bei Vorwärtsbetrieb

Quelle: „Elektronische Bauelemente“\, Reisch\, Springer\, 2007

# Betriebsarten

| VBE | VBC | Betriebsart \(npn\) |
| :-: | :-: | :-: |
| > 0 | < 0 | Vorwärtsbetrieb \(normaler Betrieb\) |
| < 0 | > 0 | Rückwärtsbetrieb \(inverser Betrieb\) |
| < 0 | < 0 | Sperrbetrieb |
| > 0 | > 0 | Sättigung |

Quelle: „Elektronische Bauelemente“\, Reisch\, 2007; „Aktive elektronische Bauelemente“\, Stiny\, 2019

# Großsignalbeschreibung

Eindimensionales Transistormodell

Quelle: „Elektronische Bauelemente“\, Reisch\, Springer\, 2007

# Ebers-Moll-Modell

Quelle: „Elektronische Bauelemente“\, Reisch\, Springer\, 2007

# Elementares Transistormodell

Quelle: „Elektronische Bauelemente“\, Reisch\, Springer\, 2007

# SPICE Modellanweisung

Nähere Informationen sind den Modellbeschreibungen des SPICE\-Simulators zu entnehmen\.

Quelle: „Elektronische Bauelemente“\, Reisch\, Springer\, 2007

# Kennlinien / Gummel-Plot

Quelle: „Elektronische Bauelemente“\, Reisch\, Springer\, 2007

# Early-Effekt

Quelle: „Elektronische Bauelemente“\, Reisch\, Springer\, 2007

# Transistor als Verstärker - Aktiver Vierpol

Quelle: „Elektronische Bauelemente“\, Reisch\, Springer\, 2007

# Kenngrößen beschalteter Vierpole

Eingangsimpedanz

Ausgangsimpedanz

Stromübertragungsfaktor

Spannungsübertragungsfaktor

Quelle: „Elektronische Bauelemente“\, Reisch\, Springer\, 2007

# Beispielrechnungen

Leitwertparameter eines Bandpasses\, Bsp\. 2\.2\.4\, Reisch\, 2007

Kenngrößen eines beschalteten Tiefpasses\, Bsp\. 2\.3\.1\, Reisch\, 2007

Quelle: „Elektronische Bauelemente“\, Reisch\, Springer\, 2007

# Elementares Kleinsignalmodell

Quelle: „Elektronische Bauelemente“\, Reisch\, Springer\, 2007

# Diode Small-Signal Model (1)

The slope of the diode characteristic at the Q\-point is called the  __diode conductance__  and is given by:

__Diode resistance__  is given by:

![](img/lec-04-single-trans-amp_52.jpg)

![](img/lec-04-single-trans-amp_53.jpg)

Quelle: Microelectronic Circuit Design\, Jaeger/Blaclock\, 6\. Ed\.\, Kap\. 7\.4

_g_  _d_  is small but non\-zero for  _I_  _D_  = 0 because slope of diode equation is nonzero at the origin\.

At the origin\, the diode conductance and resistance are given by:

![](img/lec-04-single-trans-amp_54.jpg)

![](img/lec-04-single-trans-amp_55.jpg)

Quelle: Microelectronic Circuit Design\, Jaeger/Blaclock\, 6\. Ed\.\, Kap\. 7\.4

# NF-Hybridparameter (1)

Quelle: „Elektronische Bauelemente“\, Reisch\, Springer\, 2007

Quelle: „Elektronische Bauelemente“\, Reisch\, Springer\, 2007

# Grundschaltungen mit BJTs, Kap. 17, Reisch, 2007

Quelle: „Elektronische Bauelemente“\, Reisch\, Springer\, 2007

# Emitterschaltung

Arbeitspunkt \(\.op in SPICE\)

Quelle: „Elektronische Bauelemente“\, Reisch\, Springer\, 2007

# Normwertreihen

E\-Reihen nach DIN 41425: \[…\] „Die Normwertreihe En \(n=6\, 12\, 24\, …\) ordnet jeder Dekade der Widerstandsskala n Widerstandswerte zu\.“ \[…\]

Toleranz 10% :

Toleranz 5%:

Quelle: „Elektronische Bauelemente“\, Reisch\, Springer\, 2007

# Biasing for the BJT - Overview

The goal of biasing is to establish known Q\-point which in turn establishes initial operating region of the transistor\.

For a BJT\, the Q\-point is represented by \( _I_  _C_ \,  _V_  _CE_ \) for an  _npn_  transistor or \( _I_  _C_ \,  _V_  _EC_ \) for a  _pnp_  transistor\.

The Q\-point controls values of diffusion capacitance\, transconductance\, input and output resistances\.

In general\, during circuit analysis\, we use simplified mathematical relationships derived for a specified operation region\, and the Early voltage is assumed to be infinite\.

Two practical biasing circuits used for a BJT are:

Four\-Resistor Bias Network

Two\-Resistor Bias Network

Quelle: Microelectronic Circuit Design\, Jaeger/Blaclock\, 6\. Ed\.\, Kap\. 4

# Four-Resistor Bias Network

![](img/lec-04-single-trans-amp_65.jpg)

![](img/lec-04-single-trans-amp_66.jpg)

Forward active region is correct

Q\-point is \(202  __m__ A\, 4\.29 V\)

Quelle: Microelectronic Circuit Design\, Jaeger/Blalock\, 6\. Ed\.\, Kap\. 4

# Four-Resistor Bias Network (cont.)

All calculated currents > 0\,  _V_  _BC_  =  _V_  _BE_  \-  _V_  _CE_  = 0\.7 \- 4\.32 = \- 3\.62 V

Hence\, base\-collector junction is reverse\-biased\, and assumption of forward\-active region operation is correct\.

Load\-line for the circuit is:

![](img/lec-04-single-trans-amp_67.jpg)

The two points needed to plot the load line are \(0\, 12 V\) and \(314 mA\, 0\)\. The resulting load line is plotted on the common\-emitter output characteristics\.

IB = 2\.7 mA \- the intersection of the corresponding characteristic with load line gives the Q\-point: \(200 mA\, 4\.3 V\)

Quelle: Microelectronic Circuit Design\, Jaeger/Blaclock\, 6\. Ed\.\, Kap\. 4

# Four-Resistor Bias Design Objectives

We know that

We desire _ I_  _B _  _<< I_  _R2_  _ _ that  _I_  _R1_  =  _I_  _R2_ \.  In this case\, base current doesn’t disturb the voltage divider action of  _R_  _1_  and  _R_  _2_ \. Thus\, the Q\-point is independent of base current as well as current gain\!

Also\,  _V_  _EQ_  is designed to be large enough that small variations in the assumed value of  _V_  _BE_  won’t affect  _I_  _E_  and  _I_  _C_ \.

Current in the base voltage divider network is set by choosing I2 ≤ IC/5\.

This ensures that power dissipation in bias resistors is < 17 % of the total quiescent power consumed by circuit\, and  _I_  _2_  >>  _I_  _B_  for b > 50\.

Quelle: Microelectronic Circuit Design\, Jaeger/Blaclock\, 6\. Ed\.\, Kap\. 4

# Four-Resistor Bias Design Guidelines

Choose Thévenin equivalent base voltage

Select  _R_  _1_  to set  _I_  _1_  = 9 _I_  _B_ \.

Select  _R_  _2_  to set  _I_  _2_  = 10 _I_  _B_ \.

_R_  _E_  is determined by  _V_  _EQ_  and the desired  _I_  _C_ \.

_R_  _C_  is determined by desired  _V_  _CE_ \.

Quelle: Microelectronic Circuit Design\, Jaeger/Blaclock\, 6\. Ed\.\, Kap\. 4

# Four-Resistor Bias for BJT - Design Example

Problem:  Design 4\-resistor bias circuit with given parameters\.

Given data: IC = 750 mA\,  _b_ F = 100\, VCC  = 15 V\, VCE = 5 V

Assumptions: Forward\-active operation region\, VBE  = 0\.7 V

Analysis:  Divide \(VCC \- VCE\) equally between RE and RC\. Thus\, VE = 5 V

and VC = 10 V;  Choose nearest 5% resistor values\.

Quelle: Microelectronic Circuit Design\, Jaeger/Blaclock\, 6\. Ed\.\, Kap\. 4

# Two-Resistor Bias for BJT – Design Example

Problem: Find the Q\-point for a pnp transistor in a 2\-resistor bias circuit     with given parameters\.

Given data:  _b_ F = 50\, VCC  = 9 V

Assumptions: Forward\-active operation region\, VEB  = 0\.7 V

Analysis:

![](img/lec-04-single-trans-amp_68.jpg)

Forward\-active region operation is correct Q\-point is : \(6\.01 mA\, 2\.88 V\)

Quelle: Microelectronic Circuit Design\, Jaeger/Blaclock\, 6\. Ed\.\, Kap\. 4

# Feldeffekttransistor MOSFET

Begleitend sind die Kap\. 20\.1\, 20\.2 und 20\.6 aus “Elektronische Bauelemente”\, Reisch\, 2007

# Metal-Oxide-Semiconductor (MOS)

![](img/lec-04-single-trans-amp_69.jpg)

Quelle: Semiconductor Devices\, Sze and Lee

# Struktur und Symbol

![](img/lec-04-single-trans-amp_70.png)

Quelle: Microelectronics\, Razavi

# Linearer Bereich

![](img/lec-04-single-trans-amp_71.jpg)

Quelle: Semiconductor Devices\, Sze and Lee

# Pinch-off

![](img/lec-04-single-trans-amp_72.jpg)

Quelle: Semiconductor Devices\, Sze and Lee

# Sättigungsbreich

![](img/lec-04-single-trans-amp_73.jpg)

Quelle: Semiconductor Devices\, Sze and Lee

# Arbeitsbereiche

Quelle: Elektronische Bauelemente\, Reisch

# SPICE LEVEL-1-Modell (1)

__SATURATION – __  __Sättigung__  __ \- VCCS__

<span style="color:#cc0000"> _Sub\-Threshold_ </span>  <span style="color:#cc0000"> _Sperrbereich_ </span>

__TRIODE \- __  __Widerstandsbereich__

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

Quelle: Elektronische Bauelemente\, Reisch

Quelle: Elektronische Bauelemente\, Reisch

# Grundschaltungen mit MOSFETs

Kap\. 21\, „Elektronische Bauelemente“\, Reisch\, 2007

Emitter\-Schaltung\, Common\-Emitter \(CE\) wird zuSource\-Schaltung\, Common\-Source \(CS\)

Basis\-Schaltung\, Common\-Base \(CB\) wird zuGate\-Schaltung\, Common\-Gate \(CG\)

Kollektor\-Schaltung\, Common\-Collector \(CC\) wird zuDrain\-Schaltung\, Common\-Drain \(CD\)

vgl\. Sie auch mit Darstellungen der Autoren Stiny und Reisch\.

# CS Schaltung LEVEL 1

Common\-source amplifier

\* MAIN CIRCUIT

M1 vo vg 0 0 nmos l=1u w=20u

vs vg 0 DC 1\.5 SINE\(1\.5 0\.1 1k\) AC 1

VDD vdd 0 5

RD vdd vo 5k

\* MODELS

\.model nmos nmos kp=50u vto=0\.5 level=1

\* ANALYSIS

\.op

\.dc vs 0 5 0\.01

\.ac dec 100 10 1k

\.tran 1u 5m 0

\.end

# Arbeitspunktanalyse (.op)

\-\-\- Operating Point \-\-\-

V\(vo\):	 2\.5	 voltage

V\(vi\):	 1\.5	 voltage

V\(vdd\):	 5	 voltage

Id\(M1\):	 0\.0005	 device\_current

Ig\(M1\):	 0	 device\_current

Ib\(M1\):	 \-2\.51e\-012 device\_current

Is\(M1\):	 \-0\.0005	 device\_current

I\(R1\):	 0\.0005	 device\_current

I\(Vdd\):	 \-0\.0005	 device\_current

I\(Vi\):	 0	 device\_current

# .dc Output

# Kleinsignalmodell

# MOSFET Small-Signal Model

![](img/lec-04-single-trans-amp_83.jpg)

Using a two\-port y\-parameter network\,

The port variables can represent either time\-varying part of total voltages and currents or small changes in them away from Q\-point values\.

Quelle: Microelectronic Circuit Design\, Jaeger/Blaclock\, 6\. Ed\.\, Kap\.7\.8

# MOSFET Small-Signal Model (cont.)

![](img/lec-04-single-trans-amp_84.jpg)

Quelle: Microelectronic Circuit Design\, Jaeger/Blaclock\, 6\. Ed\.\, Kap\.7\.8

# MOSFET Small-Signal Model - Summary

![](img/lec-04-single-trans-amp_85.jpg)

Since gate is insulated from channel by gate\-oxide input resistance of transistor is infinite\.

Small\-signal parameters are controlled by the Q\-point\.

For the same operating point\, MOSFET has lower transconductance and an output resistance that is similar to the BJT\.

Transconductance:

Output resistance:

Amplification factor for lVDS<<1:

Quelle: Microelectronic Circuit Design\, Jaeger/Blaclock\, 6\. Ed\.\, Kap\.7\.8

# Transkonduktanz

Die Transkonduktanz \(gm\) ist das Kleinsignalverhältnis zwischenGate\-Spannung und Drain\-Strom\.

Die Transkonduktanz erhält man durch partielle Differentiation der Großsignalkennlinie \(IV\, Strom\-Spannung\) im Arbeitspunkt\.

# Kleinsignalersatzschaltbild

Benutzen Sie das Großsignal Strom\-Spannungs\-Verhalten zur Bestimmung des Arbeitspunktes \(AP od\. OP\): ID\, VO\, gm \.

Von nun an arbeiten Sie im “Kleinsignaluniversum”:Verstärkung\, Bandbreite etc\.

# Finites dID/dVDS

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# Modellierung des finiten dID/dVDS



* In modernen CMOS Kurzkanalprozessen sind diverse physiklische Effekte verantwortlich für finites dID/dVDS
  * Channel length modulation \(CLM\)
  * DIBL\, SCBE\, …
  * Präzise Abhängigkeiten zu modellieren erfordert einige mit Formeln gefüllte Seiten\, vgl\. Modellbeschreibungen von BSIM4 und PSP\.
* Hier berücksichtigen wir nur die Kanalängenmodulation in erster Ordnung\.
* Das hilft uns\, ein handhabbares Modell ohne zu tiefgreifende Halbleiterphysik \(z\.B\. Poisson\-Gleichung\) zu entwickeln\.


Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# Kanallängenmodulation (1)

Eine steigende VDS Spannung verursacht eine Expansion der Raumladungszone am Drain \(vgl\. Physik des pn\-Übergangs\)\.

Dies schiebt den Pinch\-Off Punkt des Kanals weg vom Drain\, modelliert als ΔL=f\(VDS\)\.

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

λ2   <     λ1

|VA2|  >   |VA1|

# Vergleich zur Early-Spannung

Early Spannung \(VA\) ist als 1/λ in SPICE definiert\.

Es entspricht grob dem Schnittpunkt der extrapolierten I\-V Kennlinie mit der VDS\-Achse

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# Kleinsignalperspektive

Im Arbeitspunkt kann finites dID/dVDS  als Ausgangsleitwert gds oder Widerstand ro=1/gds beschrieben werden\.

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# Ausgangsleitwert

Näherung für schnelle Handrechnung\, solange die Kanallänge L groß ist\.

Hinweis: Die Art der Näherung bestimmt zu große Werte für gds \.

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# MOSFET Modell mit gds

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# CS Verstärker mit gds

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# .ac Simulation

# .tran Output

# Eine weitere Simulation

Folgende Stimulation

\*\*\* input voltage

vi  vi  0   dc  1\.5  \*\*\* value for \.op analysis

\+           ac  1000  \*\*\* amplitude for \.ac analysis

\+           sin 1\.5 1000 1k  \*\*\* sinewave for \.tran: V\_I=1\.5V\, v\_i=0\.1V\, f=1kHz

1000V Eingangsamplitude\!

Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# .tran Output

# .ac Output

# Wichtig zu merken!



* Wenn Sie einmal ein Kleinsignalmodell der Schaltung konstruiert haben\, dann sind alle Grosssignalinformationen verloren\.
  * Die Kleinsignalübertragungsfunktion \(\.ac\) ist linear undwird expandiert von \-∞ bis \+∞
  * Keine endliche Spannungsspanne oder Signalverstümmelung \(Clipping\) sind vorhanden\.
* Die Eingangsamplitude in einer \.ac Anweisung ist irrelevant und kann auf jeden von 0 verschiedenen Wert gesetzt werden\.
  * Am besten ist eine Amplitude von 1V\. Dann korrespondiert die Ausgangsamplitude zum Verstärkungsmaß der Schaltung\.


Quelle: EE114\, B\. Murmann\, Stanford Univ\.

# MOSFET Biasing

<span style="color:#ff0000">Bias</span>  sets the dc operating point around which the device operates\.

The  <span style="color:#ff0000">signal</span>  is actually comprised of relatively small changes in the voltages and/or currents\.

Remember \(Total = dc \+ signal\):    vGS = VGS \+ vgs    and   iD = ID \+ id

![](img/lec-04-single-trans-amp_100.jpg)

Quelle: Microelectronic Circuit Design\, Jaeger/Blaclock\, 6\. Ed\.\, Kap\. 5

# Bias Analysis Approach

Assume an operation region \(generally the saturation region\)

Use circuit analysis to find VGS

Use VGS to calculate ID\, and ID to find VDS

Check validity of operation region assumptions

Change assumptions and analyze again if required\.

NOTE: An enhancement\-mode device with VDS = VGS is always in saturation

Quelle: Microelectronic Circuit Design\, Jaeger/Blaclock\, 6\. Ed\.\, Kap\. 5

# Four-Resistor and Two-Resistor Biasing

Provide excellent bias for transistors in  <span style="color:#0070c0">discrete circuits</span> \.

Stabilize bias point with respect to device parameter and temperature variations using negative feedback\.

Use single voltage source to supply both gate\-bias voltage and drain current\.

Generally used to bias transistors in saturation region\.

Two\-resistor biasing uses fewer components that four\-resistor biasing\.

Quelle: Microelectronic Circuit Design\, Jaeger/Blaclock\, 6\. Ed\.\, Kap\. 5

# Example 1: Const. Gate-Source Voltage Biasing (1)

![](img/lec-04-single-trans-amp_101.jpg)

Problem: Find Q\-pt\. \(ID\, VDS \, VGS\)

Approach: Assume operating region\, find Q\-point\, check to see if result is consistent with assumed region of operation

Assumption: Transistor is saturated\, IG = IB = 0

Analysis: Simplify circuit with Thévenin transformation to find VEQ and REQ for gate\-bias voltage\. Find VGS and then use this to find ID\.  With ID\, we can then calculate VDS\.

Quelle: Microelectronic Circuit Design\, Jaeger/Blaclock\, 6\. Ed\.\, Kap\. 5

![](img/lec-04-single-trans-amp_102.jpg)

Check:VDS > VGS\-VTN\. Hence saturation region assumption is correct\.

Q\-pt: \(50\.0  __m__ A\, 5\.00 V\) with VGS= 3\.00 V

Discussion: The Q\-point of this circuit is quite sensitive to changes in transistor characteristics\, so it is not widely used\.

Quelle: Microelectronic Circuit Design\, Jaeger/Blaclock\, 6\. Ed\.\, Kap\. 5

# Example 2: Load Line Analysis

![](img/lec-04-single-trans-amp_103.jpg)

Problem: Find Q\-pt\. \(ID\, VDS \, VGS\)

Approach: Find an equation for the load line\.  Use this to find Q\-pt\. at intersection of load line with device characteristic\.

Assumption: Transistor is saturated\, IG = IB = 0

Analysis: For circuit values above\, load line  becomes

Use this to find two points on the load line\.

Quelle: Microelectronic Circuit Design\, Jaeger/Blaclock\, 6\. Ed\.\, Kap\. 5

# Example 2: Load Line Analysis (cont.)

For VDS = 0\, ID = 100 uA

For ID = 0\, VDS = 10 V

Plotting the line on the transistor output characteristic yields Q\-pt at intersection with VGS = 3V device curve\.

![](img/lec-04-single-trans-amp_104.jpg)

![](img/lec-04-single-trans-amp_105.jpg)

Check: The load line approach agrees with previous calculation\. Q\-pt: \(50\.0  __m__ A\, 5\.00 V\) with VGS = 3\.00 V

Discussion: Q\-pt is clearly in the saturation region\.  Graphical load line is good visual aid to see device operating region\.

Quelle: Microelectronic Circuit Design\, Jaeger/Blaclock\, 6\. Ed\.\, Kap\. 5

# Herstellungsverfahren

Prozessschritte BJT

Dotierung mit Bor \(1\)

# fig_02_03

![](img/lec-04-single-trans-amp_106.jpg)

Quelle: „Analysis and Design of Analog Integrated Circuits“\, Gray et al\.\, Wiley\, 2010

Dotierung mit Bor \(2\)

# fig_02_04

![](img/lec-04-single-trans-amp_107.jpg)

Quelle: „Analysis and Design of Analog Integrated Circuits“\, Gray et al\.\, Wiley\, 2010

# fig_02_07

![](img/lec-04-single-trans-amp_108.jpg)

Quelle: „Analysis and Design of Analog Integrated Circuits“\, Gray et al\.\, Wiley\, 2010

Dotierungsprofil

# fig_02_08

![](img/lec-04-single-trans-amp_109.jpg)

Quelle: „Analysis and Design of Analog Integrated Circuits“\, Gray et al\.\, Wiley\, 2010

Prozessschritte BJT \(1\)

# fig_02_10

![](img/lec-04-single-trans-amp_110.jpg)

Quelle: „Analysis and Design of Analog Integrated Circuits“\, Gray et al\.\, Wiley\, 2010

Prozessschritte BJT \(2\)

# fig_02_11

![](img/lec-04-single-trans-amp_111.jpg)

Quelle: „Analysis and Design of Analog Integrated Circuits“\, Gray et al\.\, Wiley\, 2010

Prozessschritte BJT \(3\)

# fig_02_12

![](img/lec-04-single-trans-amp_112.jpg)

Quelle: „Analysis and Design of Analog Integrated Circuits“\, Gray et al\.\, Wiley\, 2010

Prozessschritte BJT \(4\)

# fig_02_13

![](img/lec-04-single-trans-amp_113.jpg)

Quelle: „Analysis and Design of Analog Integrated Circuits“\, Gray et al\.\, Wiley\, 2010

Prozessschritte BJT \(5\)

# fig_02_14

![](img/lec-04-single-trans-amp_114.jpg)

Quelle: „Analysis and Design of Analog Integrated Circuits“\, Gray et al\.\, Wiley\, 2010

Prozessschritte BJT \(6\)

# fig_02_15

![](img/lec-04-single-trans-amp_115.jpg)

Quelle: „Analysis and Design of Analog Integrated Circuits“\, Gray et al\.\, Wiley\, 2010

# fig_02_16

![](img/lec-04-single-trans-amp_116.jpg)

Quelle: „Analysis and Design of Analog Integrated Circuits“\, Gray et al\.\, Wiley\, 2010

# Herstellungsverfahren

Prozessschritte MOSFET

Begleitend ist das Kap\. 20\.7 aus “Elektronische Bauelemente”\, Reisch\, 2007

# Wafer-Start

Start with wafer at current step

_Spin_  on a photo <span style="color:#df0202">resist \(PR\)</span>

_Photons_  that entered \(through mask\) here allow selective  <span style="color:#df0202">PR</span>  removal

Pattern photoresist with mask

Pattern transfer to underling layer\.  In this case an  <span style="color:#0000ff"> __ETCH__ </span>  of the  <span style="color:#0000ff"> __blue layer__ </span>

Step specific processingetch\, implant\, etc\.\.\.

Quelle: EE271\, S\. Mitra\, Stanford Univ\.

# Transistor strukturieren (1)

__N\-well__

__counter\-doped__

__P\-type__

__wafer material__

Quelle: EE271\, S\. Mitra\, Stanford Univ\.

Quelle: EE271\, S\. Mitra\, Stanford Univ\.

# Leiterbahnen strukturieren (1)

<span style="color:#000000">Deposit</span>

<span style="color:#000000">Dielectric</span>

<span style="color:#000000">Etch metal</span>

<span style="color:#000000">trenches</span>

<span style="color:#000000">Etch </span>

<span style="color:#000000">via </span>

<span style="color:#000000">trench</span>

Quelle: EE271\, S\. Mitra\, Stanford Univ\.

Same steps can be repeated to add additional metal layers

Quelle: EE271\, S\. Mitra\, Stanford Univ\.

