Analysis & Synthesis report for spectrum_analyzer
Sun Nov 27 11:36:03 2022
Quartus Prime Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis DSP Block Usage Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |spectrum_analyzer|fft:fft|next_state
 12. State Machine - |spectrum_analyzer|fft:fft|state_m
 13. State Machine - |spectrum_analyzer|fft:fft|butterfly:butterfly|state
 14. State Machine - |spectrum_analyzer|plot_controller:plot|draw_line:line0|state
 15. User-Specified and Inferred Latches
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for shift_reg:reg|altsyncram:altsyncram_component|altsyncram_a0p3:auto_generated
 22. Source assignments for plot_controller:plot|plot_ram:plt_ram|altsyncram:altsyncram_component|altsyncram_i7o3:auto_generated
 23. Source assignments for fft:fft|ram_ip:ram|altsyncram:altsyncram_component|altsyncram_8mo3:auto_generated
 24. Source assignments for fifo:fifoA|altsyncram:altsyncram_component|altsyncram_p7p3:auto_generated
 25. Source assignments for fifo:fifoB|altsyncram:altsyncram_component|altsyncram_p7p3:auto_generated
 26. Parameter Settings for User Entity Instance: bclk:bclk|altpll:altpll_component
 27. Parameter Settings for User Entity Instance: shift_reg:reg|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: vga_controller:vga
 29. Parameter Settings for User Entity Instance: plot_controller:plot|plot_ram:plt_ram|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: fft:fft|ram_ip:ram|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: fifo:fifoA|altsyncram:altsyncram_component
 32. Parameter Settings for User Entity Instance: fifo:fifoB|altsyncram:altsyncram_component
 33. Parameter Settings for User Entity Instance: i2s_receiver:i2s
 34. Parameter Settings for Inferred Entity Instance: plot_controller:plot|lpm_mult:Mult0
 35. Parameter Settings for Inferred Entity Instance: plot_controller:plot|lpm_mult:Mult1
 36. Parameter Settings for Inferred Entity Instance: fft:fft|lpm_mult:Mult1
 37. Parameter Settings for Inferred Entity Instance: fft:fft|lpm_mult:Mult2
 38. Parameter Settings for Inferred Entity Instance: fft:fft|lpm_divide:Mod1
 39. Parameter Settings for Inferred Entity Instance: fft:fft|lpm_divide:Div2
 40. Parameter Settings for Inferred Entity Instance: fft:fft|lpm_divide:Div0
 41. Parameter Settings for Inferred Entity Instance: fft:fft|lpm_divide:Div3
 42. Parameter Settings for Inferred Entity Instance: fft:fft|lpm_divide:Div1
 43. Parameter Settings for Inferred Entity Instance: fft:fft|butterfly:butterfly|lpm_mult:Mult1
 44. Parameter Settings for Inferred Entity Instance: fft:fft|butterfly:butterfly|lpm_mult:Mult0
 45. Parameter Settings for Inferred Entity Instance: fft:fft|butterfly:butterfly|lpm_mult:Mult2
 46. Parameter Settings for Inferred Entity Instance: fft:fft|butterfly:butterfly|lpm_mult:Mult3
 47. Parameter Settings for Inferred Entity Instance: fft:fft|lpm_divide:Mod0
 48. Parameter Settings for Inferred Entity Instance: fft:fft|lpm_mult:Mult0
 49. altpll Parameter Settings by Entity Instance
 50. altsyncram Parameter Settings by Entity Instance
 51. lpm_mult Parameter Settings by Entity Instance
 52. Port Connectivity Checks: "i2s_receiver:i2s"
 53. Port Connectivity Checks: "fifo:fifoB"
 54. Port Connectivity Checks: "fifo:fifoA"
 55. Port Connectivity Checks: "fft:fft|butterfly:butterfly"
 56. Port Connectivity Checks: "fft:fft"
 57. Port Connectivity Checks: "plot_controller:plot|draw_line:line0"
 58. Port Connectivity Checks: "plot_controller:plot|plot_ram:plt_ram"
 59. Port Connectivity Checks: "plot_controller:plot"
 60. Port Connectivity Checks: "shift_reg:reg"
 61. Post-Synthesis Netlist Statistics for Top Partition
 62. Elapsed Time Per Partition
 63. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sun Nov 27 11:36:03 2022       ;
; Quartus Prime Version              ; 20.1.0 Build 711 06/05/2020 SJ Lite Edition ;
; Revision Name                      ; spectrum_analyzer                           ;
; Top-level Entity Name              ; spectrum_analyzer                           ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 4,009                                       ;
;     Total combinational functions  ; 3,851                                       ;
;     Dedicated logic registers      ; 734                                         ;
; Total registers                    ; 734                                         ;
; Total pins                         ; 22                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 808,960                                     ;
; Embedded Multiplier 9-bit elements ; 13                                          ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; spectrum_analyzer  ; spectrum_analyzer  ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                            ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+
; spectrum_analyzer.vhd            ; yes             ; User VHDL File               ; /home/tomek/vhdl/spctr/spectrum_analyzer/spectrum_analyzer.vhd                          ;         ;
; common.vhd                       ; yes             ; User VHDL File               ; /home/tomek/vhdl/spctr/spectrum_analyzer/common.vhd                                     ;         ;
; plot_controller.vhd              ; yes             ; User VHDL File               ; /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd                            ;         ;
; vga_controller.vhd               ; yes             ; User VHDL File               ; /home/tomek/vhdl/spctr/spectrum_analyzer/vga_controller.vhd                             ;         ;
; trigonometric.vhd                ; yes             ; User VHDL File               ; /home/tomek/vhdl/spctr/spectrum_analyzer/trigonometric.vhd                              ;         ;
; fft.vhd                          ; yes             ; User VHDL File               ; /home/tomek/vhdl/spctr/spectrum_analyzer/fft.vhd                                        ;         ;
; butterfly.vhd                    ; yes             ; User VHDL File               ; /home/tomek/vhdl/spctr/spectrum_analyzer/butterfly.vhd                                  ;         ;
; i2s_receiver.vhd                 ; yes             ; User VHDL File               ; /home/tomek/vhdl/spctr/spectrum_analyzer/i2s_receiver.vhd                               ;         ;
; ram_ip.vhd                       ; yes             ; User Wizard-Generated File   ; /home/tomek/vhdl/spctr/spectrum_analyzer/ram_ip.vhd                                     ;         ;
; bclk.vhd                         ; yes             ; User Wizard-Generated File   ; /home/tomek/vhdl/spctr/spectrum_analyzer/bclk.vhd                                       ;         ;
; shift_reg.vhd                    ; yes             ; User Wizard-Generated File   ; /home/tomek/vhdl/spctr/spectrum_analyzer/shift_reg.vhd                                  ;         ;
; vector_inverter.vhd              ; yes             ; User VHDL File               ; /home/tomek/vhdl/spctr/spectrum_analyzer/vector_inverter.vhd                            ;         ;
; plot_ram.vhd                     ; yes             ; User Wizard-Generated File   ; /home/tomek/vhdl/spctr/spectrum_analyzer/plot_ram.vhd                                   ;         ;
; draw_line.vhd                    ; yes             ; User VHDL File               ; /home/tomek/vhdl/spctr/spectrum_analyzer/draw_line.vhd                                  ;         ;
; fifo.vhd                         ; yes             ; User Wizard-Generated File   ; /home/tomek/vhdl/spctr/spectrum_analyzer/fifo.vhd                                       ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf              ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc          ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc         ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc       ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc       ;         ;
; db/bclk_altpll.v                 ; yes             ; Auto-Generated Megafunction  ; /home/tomek/vhdl/spctr/spectrum_analyzer/db/bclk_altpll.v                               ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf          ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/stratix_ram_block.inc   ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mux.inc             ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_decode.inc          ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/a_rdenreg.inc           ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altrom.inc              ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altram.inc              ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altdpram.inc            ;         ;
; db/altsyncram_a0p3.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/tomek/vhdl/spctr/spectrum_analyzer/db/altsyncram_a0p3.tdf                         ;         ;
; db/decode_c7a.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/tomek/vhdl/spctr/spectrum_analyzer/db/decode_c7a.tdf                              ;         ;
; db/mux_b3b.tdf                   ; yes             ; Auto-Generated Megafunction  ; /home/tomek/vhdl/spctr/spectrum_analyzer/db/mux_b3b.tdf                                 ;         ;
; db/altsyncram_i7o3.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/tomek/vhdl/spctr/spectrum_analyzer/db/altsyncram_i7o3.tdf                         ;         ;
; db/decode_09a.tdf                ; yes             ; Auto-Generated Megafunction  ; /home/tomek/vhdl/spctr/spectrum_analyzer/db/decode_09a.tdf                              ;         ;
; db/mux_93b.tdf                   ; yes             ; Auto-Generated Megafunction  ; /home/tomek/vhdl/spctr/spectrum_analyzer/db/mux_93b.tdf                                 ;         ;
; db/altsyncram_8mo3.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/tomek/vhdl/spctr/spectrum_analyzer/db/altsyncram_8mo3.tdf                         ;         ;
; db/altsyncram_p7p3.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/tomek/vhdl/spctr/spectrum_analyzer/db/altsyncram_p7p3.tdf                         ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf            ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.inc         ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.inc            ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/bypassff.inc            ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift.inc            ;         ;
; multcore.tdf                     ; yes             ; Megafunction                 ; /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.tdf            ;         ;
; csa_add.inc                      ; yes             ; Megafunction                 ; /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/csa_add.inc             ;         ;
; mpar_add.inc                     ; yes             ; Megafunction                 ; /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.inc            ;         ;
; muleabz.inc                      ; yes             ; Megafunction                 ; /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/muleabz.inc             ;         ;
; mul_lfrg.inc                     ; yes             ; Megafunction                 ; /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mul_lfrg.inc            ;         ;
; mul_boothc.inc                   ; yes             ; Megafunction                 ; /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mul_boothc.inc          ;         ;
; alt_ded_mult.inc                 ; yes             ; Megafunction                 ; /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult.inc        ;         ;
; alt_ded_mult_y.inc               ; yes             ; Megafunction                 ; /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_ded_mult_y.inc      ;         ;
; dffpipe.inc                      ; yes             ; Megafunction                 ; /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/dffpipe.inc             ;         ;
; mpar_add.tdf                     ; yes             ; Megafunction                 ; /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf            ;         ;
; lpm_add_sub.tdf                  ; yes             ; Megafunction                 ; /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_add_sub.tdf         ;         ;
; addcore.inc                      ; yes             ; Megafunction                 ; /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/addcore.inc             ;         ;
; look_add.inc                     ; yes             ; Megafunction                 ; /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/look_add.inc            ;         ;
; alt_stratix_add_sub.inc          ; yes             ; Megafunction                 ; /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/alt_stratix_add_sub.inc ;         ;
; db/add_sub_bkg.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/tomek/vhdl/spctr/spectrum_analyzer/db/add_sub_bkg.tdf                             ;         ;
; db/add_sub_9vg.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/tomek/vhdl/spctr/spectrum_analyzer/db/add_sub_9vg.tdf                             ;         ;
; altshift.tdf                     ; yes             ; Megafunction                 ; /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altshift.tdf            ;         ;
; db/add_sub_drg.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/tomek/vhdl/spctr/spectrum_analyzer/db/add_sub_drg.tdf                             ;         ;
; db/add_sub_hrg.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/tomek/vhdl/spctr/spectrum_analyzer/db/add_sub_hrg.tdf                             ;         ;
; db/mult_6hs.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/tomek/vhdl/spctr/spectrum_analyzer/db/mult_6hs.tdf                                ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_divide.tdf          ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/abs_divider.inc         ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/sign_div_unsign.inc     ;         ;
; db/lpm_divide_ikl.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/tomek/vhdl/spctr/spectrum_analyzer/db/lpm_divide_ikl.tdf                          ;         ;
; db/sign_div_unsign_hkh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/tomek/vhdl/spctr/spectrum_analyzer/db/sign_div_unsign_hkh.tdf                     ;         ;
; db/alt_u_div_cfe.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/tomek/vhdl/spctr/spectrum_analyzer/db/alt_u_div_cfe.tdf                           ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/tomek/vhdl/spctr/spectrum_analyzer/db/add_sub_t3c.tdf                             ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/tomek/vhdl/spctr/spectrum_analyzer/db/add_sub_u3c.tdf                             ;         ;
; db/lpm_divide_dsl.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/tomek/vhdl/spctr/spectrum_analyzer/db/lpm_divide_dsl.tdf                          ;         ;
; db/sign_div_unsign_fkh.tdf       ; yes             ; Auto-Generated Megafunction  ; /home/tomek/vhdl/spctr/spectrum_analyzer/db/sign_div_unsign_fkh.tdf                     ;         ;
; db/alt_u_div_8fe.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/tomek/vhdl/spctr/spectrum_analyzer/db/alt_u_div_8fe.tdf                           ;         ;
; db/lpm_divide_2do.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/tomek/vhdl/spctr/spectrum_analyzer/db/lpm_divide_2do.tdf                          ;         ;
; db/abs_divider_7dg.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/tomek/vhdl/spctr/spectrum_analyzer/db/abs_divider_7dg.tdf                         ;         ;
; db/alt_u_div_mke.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/tomek/vhdl/spctr/spectrum_analyzer/db/alt_u_div_mke.tdf                           ;         ;
; db/lpm_abs_5b9.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/tomek/vhdl/spctr/spectrum_analyzer/db/lpm_abs_5b9.tdf                             ;         ;
; db/lpm_abs_8b9.tdf               ; yes             ; Auto-Generated Megafunction  ; /home/tomek/vhdl/spctr/spectrum_analyzer/db/lpm_abs_8b9.tdf                             ;         ;
; db/lpm_divide_pco.tdf            ; yes             ; Auto-Generated Megafunction  ; /home/tomek/vhdl/spctr/spectrum_analyzer/db/lpm_divide_pco.tdf                          ;         ;
; db/abs_divider_ucg.tdf           ; yes             ; Auto-Generated Megafunction  ; /home/tomek/vhdl/spctr/spectrum_analyzer/db/abs_divider_ucg.tdf                         ;         ;
; db/alt_u_div_gke.tdf             ; yes             ; Auto-Generated Megafunction  ; /home/tomek/vhdl/spctr/spectrum_analyzer/db/alt_u_div_gke.tdf                           ;         ;
; db/mult_mgs.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/tomek/vhdl/spctr/spectrum_analyzer/db/mult_mgs.tdf                                ;         ;
; db/mult_ogs.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/tomek/vhdl/spctr/spectrum_analyzer/db/mult_ogs.tdf                                ;         ;
; db/mult_0ls.tdf                  ; yes             ; Auto-Generated Megafunction  ; /home/tomek/vhdl/spctr/spectrum_analyzer/db/mult_0ls.tdf                                ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary             ;
+---------------------------------------------+-----------+
; Resource                                    ; Usage     ;
+---------------------------------------------+-----------+
; Estimated Total logic elements              ; 4,009     ;
;                                             ;           ;
; Total combinational functions               ; 3851      ;
; Logic element usage by number of LUT inputs ;           ;
;     -- 4 input functions                    ; 1058      ;
;     -- 3 input functions                    ; 1921      ;
;     -- <=2 input functions                  ; 872       ;
;                                             ;           ;
; Logic elements by mode                      ;           ;
;     -- normal mode                          ; 2270      ;
;     -- arithmetic mode                      ; 1581      ;
;                                             ;           ;
; Total registers                             ; 734       ;
;     -- Dedicated logic registers            ; 734       ;
;     -- I/O registers                        ; 0         ;
;                                             ;           ;
; I/O pins                                    ; 22        ;
; Total memory bits                           ; 808960    ;
;                                             ;           ;
; Embedded Multiplier 9-bit elements          ; 13        ;
;                                             ;           ;
; Total PLLs                                  ; 1         ;
;     -- PLLs                                 ; 1         ;
;                                             ;           ;
; Maximum fan-out node                        ; clk~input ;
; Maximum fan-out                             ; 815       ;
; Total fan-out                               ; 17560     ;
; Average fan-out                             ; 3.66      ;
+---------------------------------------------+-----------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                          ;
+---------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; Compilation Hierarchy Node                        ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                            ; Entity Name         ; Library Name ;
+---------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
; |spectrum_analyzer                                ; 3851 (55)           ; 734 (27)                  ; 808960      ; 0          ; 13           ; 1       ; 6         ; 22   ; 0            ; 0          ; |spectrum_analyzer                                                                                                                                             ; spectrum_analyzer   ; work         ;
;    |bclk:bclk|                                    ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|bclk:bclk                                                                                                                                   ; bclk                ; work         ;
;       |altpll:altpll_component|                   ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|bclk:bclk|altpll:altpll_component                                                                                                           ; altpll              ; work         ;
;          |bclk_altpll:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|bclk:bclk|altpll:altpll_component|bclk_altpll:auto_generated                                                                                ; bclk_altpll         ; work         ;
;    |fft:fft|                                      ; 2728 (336)          ; 369 (218)                 ; 16384       ; 0          ; 13           ; 1       ; 6         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft                                                                                                                                     ; fft                 ; work         ;
;       |butterfly:butterfly|                       ; 625 (625)           ; 151 (151)                 ; 0           ; 0          ; 8            ; 0       ; 4         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|butterfly:butterfly                                                                                                                 ; butterfly           ; work         ;
;          |lpm_mult:Mult0|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|butterfly:butterfly|lpm_mult:Mult0                                                                                                  ; lpm_mult            ; work         ;
;             |mult_ogs:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|butterfly:butterfly|lpm_mult:Mult0|mult_ogs:auto_generated                                                                          ; mult_ogs            ; work         ;
;          |lpm_mult:Mult1|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|butterfly:butterfly|lpm_mult:Mult1                                                                                                  ; lpm_mult            ; work         ;
;             |mult_mgs:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|butterfly:butterfly|lpm_mult:Mult1|mult_mgs:auto_generated                                                                          ; mult_mgs            ; work         ;
;          |lpm_mult:Mult2|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|butterfly:butterfly|lpm_mult:Mult2                                                                                                  ; lpm_mult            ; work         ;
;             |mult_mgs:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|butterfly:butterfly|lpm_mult:Mult2|mult_mgs:auto_generated                                                                          ; mult_mgs            ; work         ;
;          |lpm_mult:Mult3|                         ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|butterfly:butterfly|lpm_mult:Mult3                                                                                                  ; lpm_mult            ; work         ;
;             |mult_ogs:auto_generated|             ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|butterfly:butterfly|lpm_mult:Mult3|mult_ogs:auto_generated                                                                          ; mult_ogs            ; work         ;
;       |lpm_divide:Div0|                           ; 686 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|lpm_divide:Div0                                                                                                                     ; lpm_divide          ; work         ;
;          |lpm_divide_2do:auto_generated|          ; 686 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|lpm_divide:Div0|lpm_divide_2do:auto_generated                                                                                       ; lpm_divide_2do      ; work         ;
;             |abs_divider_7dg:divider|             ; 686 (32)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|lpm_divide:Div0|lpm_divide_2do:auto_generated|abs_divider_7dg:divider                                                               ; abs_divider_7dg     ; work         ;
;                |alt_u_div_mke:divider|            ; 639 (639)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|lpm_divide:Div0|lpm_divide_2do:auto_generated|abs_divider_7dg:divider|alt_u_div_mke:divider                                         ; alt_u_div_mke       ; work         ;
;                |lpm_abs_8b9:my_abs_num|           ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|lpm_divide:Div0|lpm_divide_2do:auto_generated|abs_divider_7dg:divider|lpm_abs_8b9:my_abs_num                                        ; lpm_abs_8b9         ; work         ;
;       |lpm_divide:Div1|                           ; 664 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|lpm_divide:Div1                                                                                                                     ; lpm_divide          ; work         ;
;          |lpm_divide_2do:auto_generated|          ; 664 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|lpm_divide:Div1|lpm_divide_2do:auto_generated                                                                                       ; lpm_divide_2do      ; work         ;
;             |abs_divider_7dg:divider|             ; 664 (32)            ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|lpm_divide:Div1|lpm_divide_2do:auto_generated|abs_divider_7dg:divider                                                               ; abs_divider_7dg     ; work         ;
;                |alt_u_div_mke:divider|            ; 617 (617)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|lpm_divide:Div1|lpm_divide_2do:auto_generated|abs_divider_7dg:divider|alt_u_div_mke:divider                                         ; alt_u_div_mke       ; work         ;
;                |lpm_abs_8b9:my_abs_num|           ; 15 (15)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|lpm_divide:Div1|lpm_divide_2do:auto_generated|abs_divider_7dg:divider|lpm_abs_8b9:my_abs_num                                        ; lpm_abs_8b9         ; work         ;
;       |lpm_divide:Div2|                           ; 76 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|lpm_divide:Div2                                                                                                                     ; lpm_divide          ; work         ;
;          |lpm_divide_dsl:auto_generated|          ; 76 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|lpm_divide:Div2|lpm_divide_dsl:auto_generated                                                                                       ; lpm_divide_dsl      ; work         ;
;             |sign_div_unsign_fkh:divider|         ; 76 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|lpm_divide:Div2|lpm_divide_dsl:auto_generated|sign_div_unsign_fkh:divider                                                           ; sign_div_unsign_fkh ; work         ;
;                |alt_u_div_8fe:divider|            ; 76 (76)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|lpm_divide:Div2|lpm_divide_dsl:auto_generated|sign_div_unsign_fkh:divider|alt_u_div_8fe:divider                                     ; alt_u_div_8fe       ; work         ;
;       |lpm_divide:Div3|                           ; 138 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|lpm_divide:Div3                                                                                                                     ; lpm_divide          ; work         ;
;          |lpm_divide_pco:auto_generated|          ; 138 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|lpm_divide:Div3|lpm_divide_pco:auto_generated                                                                                       ; lpm_divide_pco      ; work         ;
;             |abs_divider_ucg:divider|             ; 138 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|lpm_divide:Div3|lpm_divide_pco:auto_generated|abs_divider_ucg:divider                                                               ; abs_divider_ucg     ; work         ;
;                |alt_u_div_gke:divider|            ; 138 (138)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|lpm_divide:Div3|lpm_divide_pco:auto_generated|abs_divider_ucg:divider|alt_u_div_gke:divider                                         ; alt_u_div_gke       ; work         ;
;       |lpm_divide:Mod0|                           ; 101 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|lpm_divide:Mod0                                                                                                                     ; lpm_divide          ; work         ;
;          |lpm_divide_ikl:auto_generated|          ; 101 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|lpm_divide:Mod0|lpm_divide_ikl:auto_generated                                                                                       ; lpm_divide_ikl      ; work         ;
;             |sign_div_unsign_hkh:divider|         ; 101 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|lpm_divide:Mod0|lpm_divide_ikl:auto_generated|sign_div_unsign_hkh:divider                                                           ; sign_div_unsign_hkh ; work         ;
;                |alt_u_div_cfe:divider|            ; 101 (100)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|lpm_divide:Mod0|lpm_divide_ikl:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_cfe:divider                                     ; alt_u_div_cfe       ; work         ;
;                   |add_sub_u3c:add_sub_1|         ; 1 (1)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|lpm_divide:Mod0|lpm_divide_ikl:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_cfe:divider|add_sub_u3c:add_sub_1               ; add_sub_u3c         ; work         ;
;       |lpm_divide:Mod1|                           ; 102 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|lpm_divide:Mod1                                                                                                                     ; lpm_divide          ; work         ;
;          |lpm_divide_ikl:auto_generated|          ; 102 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|lpm_divide:Mod1|lpm_divide_ikl:auto_generated                                                                                       ; lpm_divide_ikl      ; work         ;
;             |sign_div_unsign_hkh:divider|         ; 102 (0)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|lpm_divide:Mod1|lpm_divide_ikl:auto_generated|sign_div_unsign_hkh:divider                                                           ; sign_div_unsign_hkh ; work         ;
;                |alt_u_div_cfe:divider|            ; 102 (102)           ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|lpm_divide:Mod1|lpm_divide_ikl:auto_generated|sign_div_unsign_hkh:divider|alt_u_div_cfe:divider                                     ; alt_u_div_cfe       ; work         ;
;       |lpm_mult:Mult0|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|lpm_mult:Mult0                                                                                                                      ; lpm_mult            ; work         ;
;          |mult_0ls:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 1            ; 1       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|lpm_mult:Mult0|mult_0ls:auto_generated                                                                                              ; mult_0ls            ; work         ;
;       |lpm_mult:Mult1|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|lpm_mult:Mult1                                                                                                                      ; lpm_mult            ; work         ;
;          |mult_6hs:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|lpm_mult:Mult1|mult_6hs:auto_generated                                                                                              ; mult_6hs            ; work         ;
;       |lpm_mult:Mult2|                            ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|lpm_mult:Mult2                                                                                                                      ; lpm_mult            ; work         ;
;          |mult_6hs:auto_generated|                ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 2            ; 0       ; 1         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|lpm_mult:Mult2|mult_6hs:auto_generated                                                                                              ; mult_6hs            ; work         ;
;       |ram_ip:ram|                                ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|ram_ip:ram                                                                                                                          ; ram_ip              ; work         ;
;          |altsyncram:altsyncram_component|        ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|ram_ip:ram|altsyncram:altsyncram_component                                                                                          ; altsyncram          ; work         ;
;             |altsyncram_8mo3:auto_generated|      ; 0 (0)               ; 0 (0)                     ; 16384       ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fft:fft|ram_ip:ram|altsyncram:altsyncram_component|altsyncram_8mo3:auto_generated                                                           ; altsyncram_8mo3     ; work         ;
;    |fifo:fifoA|                                   ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fifo:fifoA                                                                                                                                  ; fifo                ; work         ;
;       |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fifo:fifoA|altsyncram:altsyncram_component                                                                                                  ; altsyncram          ; work         ;
;          |altsyncram_p7p3:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fifo:fifoA|altsyncram:altsyncram_component|altsyncram_p7p3:auto_generated                                                                   ; altsyncram_p7p3     ; work         ;
;    |fifo:fifoB|                                   ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fifo:fifoB                                                                                                                                  ; fifo                ; work         ;
;       |altsyncram:altsyncram_component|           ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fifo:fifoB|altsyncram:altsyncram_component                                                                                                  ; altsyncram          ; work         ;
;          |altsyncram_p7p3:auto_generated|         ; 0 (0)               ; 0 (0)                     ; 3072        ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|fifo:fifoB|altsyncram:altsyncram_component|altsyncram_p7p3:auto_generated                                                                   ; altsyncram_p7p3     ; work         ;
;    |i2s_receiver:i2s|                             ; 71 (71)             ; 72 (72)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|i2s_receiver:i2s                                                                                                                            ; i2s_receiver        ; work         ;
;    |plot_controller:plot|                         ; 911 (268)           ; 218 (44)                  ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|plot_controller:plot                                                                                                                        ; plot_controller     ; work         ;
;       |draw_line:line0|                           ; 538 (538)           ; 164 (164)                 ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|plot_controller:plot|draw_line:line0                                                                                                        ; draw_line           ; work         ;
;       |lpm_mult:Mult0|                            ; 31 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|plot_controller:plot|lpm_mult:Mult0                                                                                                         ; lpm_mult            ; work         ;
;          |multcore:mult_core|                     ; 31 (12)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|plot_controller:plot|lpm_mult:Mult0|multcore:mult_core                                                                                      ; multcore            ; work         ;
;             |mpar_add:padder|                     ; 19 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|plot_controller:plot|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|             ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|plot_controller:plot|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub         ; work         ;
;                   |add_sub_bkg:auto_generated|    ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|plot_controller:plot|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_bkg:auto_generated                      ; add_sub_bkg         ; work         ;
;                |mpar_add:sub_par_add|             ; 10 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|plot_controller:plot|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add            ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 10 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|plot_controller:plot|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub         ; work         ;
;                      |add_sub_9vg:auto_generated| ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|plot_controller:plot|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_9vg:auto_generated ; add_sub_9vg         ; work         ;
;       |lpm_mult:Mult1|                            ; 25 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|plot_controller:plot|lpm_mult:Mult1                                                                                                         ; lpm_mult            ; work         ;
;          |multcore:mult_core|                     ; 25 (11)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|plot_controller:plot|lpm_mult:Mult1|multcore:mult_core                                                                                      ; multcore            ; work         ;
;             |mpar_add:padder|                     ; 14 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|plot_controller:plot|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                      ; mpar_add            ; work         ;
;                |lpm_add_sub:adder[0]|             ; 9 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|plot_controller:plot|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                 ; lpm_add_sub         ; work         ;
;                   |add_sub_drg:auto_generated|    ; 9 (9)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|plot_controller:plot|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_drg:auto_generated                      ; add_sub_drg         ; work         ;
;                |mpar_add:sub_par_add|             ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|plot_controller:plot|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                 ; mpar_add            ; work         ;
;                   |lpm_add_sub:adder[0]|          ; 5 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|plot_controller:plot|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                            ; lpm_add_sub         ; work         ;
;                      |add_sub_hrg:auto_generated| ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|plot_controller:plot|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_hrg:auto_generated ; add_sub_hrg         ; work         ;
;       |plot_ram:plt_ram|                          ; 49 (0)              ; 10 (0)                    ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|plot_controller:plot|plot_ram:plt_ram                                                                                                       ; plot_ram            ; work         ;
;          |altsyncram:altsyncram_component|        ; 49 (0)              ; 10 (0)                    ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|plot_controller:plot|plot_ram:plt_ram|altsyncram:altsyncram_component                                                                       ; altsyncram          ; work         ;
;             |altsyncram_i7o3:auto_generated|      ; 49 (0)              ; 10 (10)                   ; 262144      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|plot_controller:plot|plot_ram:plt_ram|altsyncram:altsyncram_component|altsyncram_i7o3:auto_generated                                        ; altsyncram_i7o3     ; work         ;
;                |decode_09a:decode2|               ; 41 (41)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|plot_controller:plot|plot_ram:plt_ram|altsyncram:altsyncram_component|altsyncram_i7o3:auto_generated|decode_09a:decode2                     ; decode_09a          ; work         ;
;                |mux_93b:mux3|                     ; 8 (8)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|plot_controller:plot|plot_ram:plt_ram|altsyncram:altsyncram_component|altsyncram_i7o3:auto_generated|mux_93b:mux3                           ; mux_93b             ; work         ;
;    |shift_reg:reg|                                ; 36 (0)              ; 4 (0)                     ; 524288      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|shift_reg:reg                                                                                                                               ; shift_reg           ; work         ;
;       |altsyncram:altsyncram_component|           ; 36 (0)              ; 4 (0)                     ; 524288      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|shift_reg:reg|altsyncram:altsyncram_component                                                                                               ; altsyncram          ; work         ;
;          |altsyncram_a0p3:auto_generated|         ; 36 (0)              ; 4 (4)                     ; 524288      ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|shift_reg:reg|altsyncram:altsyncram_component|altsyncram_a0p3:auto_generated                                                                ; altsyncram_a0p3     ; work         ;
;             |decode_c7a:decode3|                  ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|shift_reg:reg|altsyncram:altsyncram_component|altsyncram_a0p3:auto_generated|decode_c7a:decode3                                             ; decode_c7a          ; work         ;
;             |mux_b3b:mux4|                        ; 32 (32)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|shift_reg:reg|altsyncram:altsyncram_component|altsyncram_a0p3:auto_generated|mux_b3b:mux4                                                   ; mux_b3b             ; work         ;
;    |vga_controller:vga|                           ; 50 (50)             ; 44 (44)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |spectrum_analyzer|vga_controller:vga                                                                                                                          ; vga_controller      ; work         ;
+---------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                      ;
+-----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                            ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; fft:fft|ram_ip:ram|altsyncram:altsyncram_component|altsyncram_8mo3:auto_generated|ALTSYNCRAM                    ; AUTO ; True Dual Port   ; 512          ; 32           ; 512          ; 32           ; 16384  ; None ;
; fifo:fifoA|altsyncram:altsyncram_component|altsyncram_p7p3:auto_generated|ALTSYNCRAM                            ; AUTO ; True Dual Port   ; 512          ; 12           ; 512          ; 12           ; 6144   ; None ;
; fifo:fifoB|altsyncram:altsyncram_component|altsyncram_p7p3:auto_generated|ALTSYNCRAM                            ; AUTO ; True Dual Port   ; 512          ; 12           ; 512          ; 12           ; 6144   ; None ;
; plot_controller:plot|plot_ram:plt_ram|altsyncram:altsyncram_component|altsyncram_i7o3:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 262144       ; 1            ; 262144       ; 1            ; 262144 ; None ;
; shift_reg:reg|altsyncram:altsyncram_component|altsyncram_a0p3:auto_generated|ALTSYNCRAM                         ; AUTO ; True Dual Port   ; 32768        ; 16           ; 32768        ; 16           ; 524288 ; None ;
+-----------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+-----------------------------------------------------+
; Analysis & Synthesis DSP Block Usage Summary        ;
+---------------------------------------+-------------+
; Statistic                             ; Number Used ;
+---------------------------------------+-------------+
; Simple Multipliers (9-bit)            ; 1           ;
; Simple Multipliers (18-bit)           ; 6           ;
; Embedded Multiplier Blocks            ; --          ;
; Embedded Multiplier 9-bit elements    ; 13          ;
; Signed Embedded Multipliers           ; 6           ;
; Unsigned Embedded Multipliers         ; 1           ;
; Mixed Sign Embedded Multipliers       ; 0           ;
; Variable Sign Embedded Multipliers    ; 0           ;
; Dedicated Input Shift Register Chains ; 0           ;
+---------------------------------------+-------------+
Note: number of Embedded Multiplier Blocks used is only available after a successful fit.


+--------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                      ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                          ; IP Include File ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------+-----------------+
; Altera ; ALTPLL       ; 20.1    ; N/A          ; N/A          ; |spectrum_analyzer|bclk:bclk                             ; bclk.vhd        ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |spectrum_analyzer|fft:fft|ram_ip:ram                    ; ram_ip.vhd      ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |spectrum_analyzer|fifo:fifoA                            ; fifo.vhd        ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |spectrum_analyzer|fifo:fifoB                            ; fifo.vhd        ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |spectrum_analyzer|plot_controller:plot|plot_ram:plt_ram ; plot_ram.vhd    ;
; Altera ; RAM: 2-PORT  ; 20.1    ; N/A          ; N/A          ; |spectrum_analyzer|shift_reg:reg                         ; shift_reg.vhd   ;
+--------+--------------+---------+--------------+--------------+----------------------------------------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |spectrum_analyzer|fft:fft|next_state                                                                                                                                                                                     ;
+---------------------------+-----------------+--------------------------+---------------------------+-------------------------+----------------------+------------------+----------------------+-------------------------+-----------------+
; Name                      ; next_state.test ; next_state.transform_end ; next_state.butterfly_step ; next_state.wait_for_ram ; next_state.save_data ; next_state.clean ; next_state.transform ; next_state.write_to_ram ; next_state.idle ;
+---------------------------+-----------------+--------------------------+---------------------------+-------------------------+----------------------+------------------+----------------------+-------------------------+-----------------+
; next_state.idle           ; 0               ; 0                        ; 0                         ; 0                       ; 0                    ; 0                ; 0                    ; 0                       ; 0               ;
; next_state.write_to_ram   ; 0               ; 0                        ; 0                         ; 0                       ; 0                    ; 0                ; 0                    ; 1                       ; 1               ;
; next_state.transform      ; 0               ; 0                        ; 0                         ; 0                       ; 0                    ; 0                ; 1                    ; 0                       ; 1               ;
; next_state.clean          ; 0               ; 0                        ; 0                         ; 0                       ; 0                    ; 1                ; 0                    ; 0                       ; 1               ;
; next_state.save_data      ; 0               ; 0                        ; 0                         ; 0                       ; 1                    ; 0                ; 0                    ; 0                       ; 1               ;
; next_state.wait_for_ram   ; 0               ; 0                        ; 0                         ; 1                       ; 0                    ; 0                ; 0                    ; 0                       ; 1               ;
; next_state.butterfly_step ; 0               ; 0                        ; 1                         ; 0                       ; 0                    ; 0                ; 0                    ; 0                       ; 1               ;
; next_state.transform_end  ; 0               ; 1                        ; 0                         ; 0                       ; 0                    ; 0                ; 0                    ; 0                       ; 1               ;
; next_state.test           ; 1               ; 0                        ; 0                         ; 0                       ; 0                    ; 0                ; 0                    ; 0                       ; 1               ;
+---------------------------+-----------------+--------------------------+---------------------------+-------------------------+----------------------+------------------+----------------------+-------------------------+-----------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |spectrum_analyzer|fft:fft|state_m                                                                                                                                                          ;
+------------------------+--------------+-----------------------+------------------------+----------------------+-------------------+---------------+-------------------+----------------------+--------------+
; Name                   ; state_m.test ; state_m.transform_end ; state_m.butterfly_step ; state_m.wait_for_ram ; state_m.save_data ; state_m.clean ; state_m.transform ; state_m.write_to_ram ; state_m.idle ;
+------------------------+--------------+-----------------------+------------------------+----------------------+-------------------+---------------+-------------------+----------------------+--------------+
; state_m.idle           ; 0            ; 0                     ; 0                      ; 0                    ; 0                 ; 0             ; 0                 ; 0                    ; 0            ;
; state_m.write_to_ram   ; 0            ; 0                     ; 0                      ; 0                    ; 0                 ; 0             ; 0                 ; 1                    ; 1            ;
; state_m.transform      ; 0            ; 0                     ; 0                      ; 0                    ; 0                 ; 0             ; 1                 ; 0                    ; 1            ;
; state_m.clean          ; 0            ; 0                     ; 0                      ; 0                    ; 0                 ; 1             ; 0                 ; 0                    ; 1            ;
; state_m.save_data      ; 0            ; 0                     ; 0                      ; 0                    ; 1                 ; 0             ; 0                 ; 0                    ; 1            ;
; state_m.wait_for_ram   ; 0            ; 0                     ; 0                      ; 1                    ; 0                 ; 0             ; 0                 ; 0                    ; 1            ;
; state_m.butterfly_step ; 0            ; 0                     ; 1                      ; 0                    ; 0                 ; 0             ; 0                 ; 0                    ; 1            ;
; state_m.transform_end  ; 0            ; 1                     ; 0                      ; 0                    ; 0                 ; 0             ; 0                 ; 0                    ; 1            ;
; state_m.test           ; 1            ; 0                     ; 0                      ; 0                    ; 0                 ; 0             ; 0                 ; 0                    ; 1            ;
+------------------------+--------------+-----------------------+------------------------+----------------------+-------------------+---------------+-------------------+----------------------+--------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |spectrum_analyzer|fft:fft|butterfly:butterfly|state              ;
+---------------------+-------------+------------+---------------------+------------+
; Name                ; state.trns2 ; state.trns ; state.read_from_rom ; state.idle ;
+---------------------+-------------+------------+---------------------+------------+
; state.idle          ; 0           ; 0          ; 0                   ; 0          ;
; state.read_from_rom ; 0           ; 0          ; 1                   ; 1          ;
; state.trns          ; 0           ; 1          ; 0                   ; 1          ;
; state.trns2         ; 1           ; 0          ; 0                   ; 1          ;
+---------------------+-------------+------------+---------------------+------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------+
; State Machine - |spectrum_analyzer|plot_controller:plot|draw_line:line0|state ;
+--------------+------------+--------------+--------------+---------------------+
; Name         ; state.DRAW ; state.INIT_1 ; state.INIT_0 ; state.IDLE          ;
+--------------+------------+--------------+--------------+---------------------+
; state.IDLE   ; 0          ; 0            ; 0            ; 0                   ;
; state.INIT_0 ; 0          ; 0            ; 1            ; 1                   ;
; state.INIT_1 ; 0          ; 1            ; 0            ; 1                   ;
; state.DRAW   ; 1          ; 0            ; 0            ; 1                   ;
+--------------+------------+--------------+--------------+---------------------+


+------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                        ;
+-----------------------------------------------------+-----------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal         ; Free of Timing Hazards ;
+-----------------------------------------------------+-----------------------------+------------------------+
; plot_controller:plot|x1[9]                          ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x2[9]                          ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|y2[7]                          ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|y1[7]                          ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|y2[6]                          ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|y1[6]                          ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|y2[5]                          ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|y1[5]                          ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|y2[4]                          ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|y1[4]                          ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|y2[3]                          ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|y1[3]                          ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|y2[2]                          ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|y1[2]                          ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|y2[1]                          ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|y1[1]                          ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|y2[0]                          ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|y1[0]                          ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x1[8]                          ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x2[8]                          ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x1[7]                          ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x2[7]                          ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x1[6]                          ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x2[6]                          ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x1[5]                          ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x2[5]                          ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x1[4]                          ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x2[4]                          ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x1[3]                          ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x2[3]                          ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x1[2]                          ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x2[2]                          ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x1[1]                          ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x2[1]                          ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x1[0]                          ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x2[0]                          ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|new_fft_y[7]                   ; plot_controller:plot|Equal1 ; yes                    ;
; plot_controller:plot|new_fft_y[6]                   ; plot_controller:plot|Equal1 ; yes                    ;
; plot_controller:plot|new_fft_y[5]                   ; plot_controller:plot|Equal1 ; yes                    ;
; plot_controller:plot|new_fft_y[4]                   ; plot_controller:plot|Equal1 ; yes                    ;
; plot_controller:plot|new_fft_y[3]                   ; plot_controller:plot|Equal1 ; yes                    ;
; plot_controller:plot|new_fft_y[2]                   ; plot_controller:plot|Equal1 ; yes                    ;
; plot_controller:plot|new_fft_y[1]                   ; plot_controller:plot|Equal1 ; yes                    ;
; plot_controller:plot|new_fft_y[0]                   ; plot_controller:plot|Equal1 ; yes                    ;
; plot_controller:plot|x1[31]                         ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x1[30]                         ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x1[29]                         ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x1[28]                         ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x1[27]                         ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x1[26]                         ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x1[25]                         ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x1[24]                         ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x1[23]                         ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x1[22]                         ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x1[21]                         ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x1[20]                         ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x1[19]                         ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x1[18]                         ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x1[17]                         ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x1[16]                         ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x1[15]                         ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x1[14]                         ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x1[13]                         ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x1[12]                         ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x1[11]                         ; plot_controller:plot|Equal3 ; yes                    ;
; plot_controller:plot|x1[10]                         ; plot_controller:plot|Equal3 ; yes                    ;
; Number of user-specified and inferred latches = 66  ;                             ;                        ;
+-----------------------------------------------------+-----------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+-----------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                              ;
+----------------------------------------------------+------------------------------------------------------------+
; Register name                                      ; Reason for Removal                                         ;
+----------------------------------------------------+------------------------------------------------------------+
; plot_controller:plot|draw_line:line0|y_end[8..30]  ; Stuck at GND due to stuck port data_in                     ;
; fifoA_addr_a[8]                                    ; Stuck at GND due to stuck port data_in                     ;
; plot_controller:plot|col_x[8,9]                    ; Lost fanout                                                ;
; plot_controller:plot|draw_line:line0|dy[10..30]    ; Merged with plot_controller:plot|draw_line:line0|dy[9]     ;
; fft:fft|dA[1][14]                                  ; Merged with fft:fft|dA[1][13]                              ;
; fft:fft|dA[1][15]                                  ; Merged with fft:fft|dA[1][13]                              ;
; fft:fft|dA[1][16]                                  ; Merged with fft:fft|dA[1][13]                              ;
; fft:fft|dA[1][17]                                  ; Merged with fft:fft|dA[1][13]                              ;
; fft:fft|dA[1][18]                                  ; Merged with fft:fft|dA[1][13]                              ;
; fft:fft|dA[1][19]                                  ; Merged with fft:fft|dA[1][13]                              ;
; fft:fft|dA[1][20]                                  ; Merged with fft:fft|dA[1][13]                              ;
; fft:fft|dA[1][21]                                  ; Merged with fft:fft|dA[1][13]                              ;
; fft:fft|dA[1][22]                                  ; Merged with fft:fft|dA[1][13]                              ;
; fft:fft|dA[1][23]                                  ; Merged with fft:fft|dA[1][13]                              ;
; fft:fft|dA[1][24]                                  ; Merged with fft:fft|dA[1][13]                              ;
; fft:fft|dA[1][25]                                  ; Merged with fft:fft|dA[1][13]                              ;
; fft:fft|dA[1][26]                                  ; Merged with fft:fft|dA[1][13]                              ;
; fft:fft|dA[1][27]                                  ; Merged with fft:fft|dA[1][13]                              ;
; fft:fft|dA[1][28]                                  ; Merged with fft:fft|dA[1][13]                              ;
; fft:fft|dA[1][29]                                  ; Merged with fft:fft|dA[1][13]                              ;
; fft:fft|dA[1][30]                                  ; Merged with fft:fft|dA[1][13]                              ;
; fft:fft|dA[1][31]                                  ; Merged with fft:fft|dA[1][13]                              ;
; fft:fft|dA[0][14]                                  ; Merged with fft:fft|dA[0][13]                              ;
; fft:fft|dA[0][15]                                  ; Merged with fft:fft|dA[0][13]                              ;
; fft:fft|dA[0][16]                                  ; Merged with fft:fft|dA[0][13]                              ;
; fft:fft|dA[0][17]                                  ; Merged with fft:fft|dA[0][13]                              ;
; fft:fft|dA[0][18]                                  ; Merged with fft:fft|dA[0][13]                              ;
; fft:fft|dA[0][19]                                  ; Merged with fft:fft|dA[0][13]                              ;
; fft:fft|dA[0][20]                                  ; Merged with fft:fft|dA[0][13]                              ;
; fft:fft|dA[0][21]                                  ; Merged with fft:fft|dA[0][13]                              ;
; fft:fft|dA[0][22]                                  ; Merged with fft:fft|dA[0][13]                              ;
; fft:fft|dA[0][23]                                  ; Merged with fft:fft|dA[0][13]                              ;
; fft:fft|dA[0][24]                                  ; Merged with fft:fft|dA[0][13]                              ;
; fft:fft|dA[0][25]                                  ; Merged with fft:fft|dA[0][13]                              ;
; fft:fft|dA[0][26]                                  ; Merged with fft:fft|dA[0][13]                              ;
; fft:fft|dA[0][27]                                  ; Merged with fft:fft|dA[0][13]                              ;
; fft:fft|dA[0][28]                                  ; Merged with fft:fft|dA[0][13]                              ;
; fft:fft|dA[0][29]                                  ; Merged with fft:fft|dA[0][13]                              ;
; fft:fft|dA[0][30]                                  ; Merged with fft:fft|dA[0][13]                              ;
; fft:fft|dA[0][31]                                  ; Merged with fft:fft|dA[0][13]                              ;
; fft:fft|butterfly:butterfly|y_r[1][16]             ; Merged with fft:fft|butterfly:butterfly|y_r[1][15]         ;
; fft:fft|butterfly:butterfly|y_r[1][17]             ; Merged with fft:fft|butterfly:butterfly|y_r[1][15]         ;
; fft:fft|butterfly:butterfly|y_r[1][18]             ; Merged with fft:fft|butterfly:butterfly|y_r[1][15]         ;
; fft:fft|butterfly:butterfly|y_r[1][19]             ; Merged with fft:fft|butterfly:butterfly|y_r[1][15]         ;
; fft:fft|butterfly:butterfly|y_r[1][20]             ; Merged with fft:fft|butterfly:butterfly|y_r[1][15]         ;
; fft:fft|butterfly:butterfly|y_r[1][21]             ; Merged with fft:fft|butterfly:butterfly|y_r[1][15]         ;
; fft:fft|butterfly:butterfly|y_r[1][22]             ; Merged with fft:fft|butterfly:butterfly|y_r[1][15]         ;
; fft:fft|butterfly:butterfly|y_r[1][23]             ; Merged with fft:fft|butterfly:butterfly|y_r[1][15]         ;
; fft:fft|butterfly:butterfly|y_r[1][24]             ; Merged with fft:fft|butterfly:butterfly|y_r[1][15]         ;
; fft:fft|butterfly:butterfly|y_r[1][25]             ; Merged with fft:fft|butterfly:butterfly|y_r[1][15]         ;
; fft:fft|butterfly:butterfly|y_r[1][26]             ; Merged with fft:fft|butterfly:butterfly|y_r[1][15]         ;
; fft:fft|butterfly:butterfly|y_r[1][27]             ; Merged with fft:fft|butterfly:butterfly|y_r[1][15]         ;
; fft:fft|butterfly:butterfly|y_r[1][28]             ; Merged with fft:fft|butterfly:butterfly|y_r[1][15]         ;
; fft:fft|butterfly:butterfly|y_r[1][29]             ; Merged with fft:fft|butterfly:butterfly|y_r[1][15]         ;
; fft:fft|butterfly:butterfly|y_r[1][30]             ; Merged with fft:fft|butterfly:butterfly|y_r[1][15]         ;
; fft:fft|butterfly:butterfly|y_r[1][31]             ; Merged with fft:fft|butterfly:butterfly|y_r[1][15]         ;
; fft:fft|butterfly:butterfly|w_i[9]                 ; Merged with fft:fft|butterfly:butterfly|w_i[10]            ;
; fft:fft|butterfly:butterfly|y_r[0][16]             ; Merged with fft:fft|butterfly:butterfly|y_r[0][15]         ;
; fft:fft|butterfly:butterfly|y_r[0][17]             ; Merged with fft:fft|butterfly:butterfly|y_r[0][15]         ;
; fft:fft|butterfly:butterfly|y_r[0][18]             ; Merged with fft:fft|butterfly:butterfly|y_r[0][15]         ;
; fft:fft|butterfly:butterfly|y_r[0][19]             ; Merged with fft:fft|butterfly:butterfly|y_r[0][15]         ;
; fft:fft|butterfly:butterfly|y_r[0][20]             ; Merged with fft:fft|butterfly:butterfly|y_r[0][15]         ;
; fft:fft|butterfly:butterfly|y_r[0][21]             ; Merged with fft:fft|butterfly:butterfly|y_r[0][15]         ;
; fft:fft|butterfly:butterfly|y_r[0][22]             ; Merged with fft:fft|butterfly:butterfly|y_r[0][15]         ;
; fft:fft|butterfly:butterfly|y_r[0][23]             ; Merged with fft:fft|butterfly:butterfly|y_r[0][15]         ;
; fft:fft|butterfly:butterfly|y_r[0][24]             ; Merged with fft:fft|butterfly:butterfly|y_r[0][15]         ;
; fft:fft|butterfly:butterfly|y_r[0][25]             ; Merged with fft:fft|butterfly:butterfly|y_r[0][15]         ;
; fft:fft|butterfly:butterfly|y_r[0][26]             ; Merged with fft:fft|butterfly:butterfly|y_r[0][15]         ;
; fft:fft|butterfly:butterfly|y_r[0][27]             ; Merged with fft:fft|butterfly:butterfly|y_r[0][15]         ;
; fft:fft|butterfly:butterfly|y_r[0][28]             ; Merged with fft:fft|butterfly:butterfly|y_r[0][15]         ;
; fft:fft|butterfly:butterfly|y_r[0][29]             ; Merged with fft:fft|butterfly:butterfly|y_r[0][15]         ;
; fft:fft|butterfly:butterfly|y_r[0][30]             ; Merged with fft:fft|butterfly:butterfly|y_r[0][15]         ;
; fft:fft|butterfly:butterfly|y_r[0][31]             ; Merged with fft:fft|butterfly:butterfly|y_r[0][15]         ;
; fft:fft|butterfly:butterfly|x_r[1][16]             ; Merged with fft:fft|butterfly:butterfly|x_r[1][15]         ;
; fft:fft|butterfly:butterfly|x_r[1][17]             ; Merged with fft:fft|butterfly:butterfly|x_r[1][15]         ;
; fft:fft|butterfly:butterfly|x_r[1][18]             ; Merged with fft:fft|butterfly:butterfly|x_r[1][15]         ;
; fft:fft|butterfly:butterfly|x_r[1][19]             ; Merged with fft:fft|butterfly:butterfly|x_r[1][15]         ;
; fft:fft|butterfly:butterfly|x_r[1][20]             ; Merged with fft:fft|butterfly:butterfly|x_r[1][15]         ;
; fft:fft|butterfly:butterfly|x_r[1][21]             ; Merged with fft:fft|butterfly:butterfly|x_r[1][15]         ;
; fft:fft|butterfly:butterfly|x_r[1][22]             ; Merged with fft:fft|butterfly:butterfly|x_r[1][15]         ;
; fft:fft|butterfly:butterfly|x_r[1][23]             ; Merged with fft:fft|butterfly:butterfly|x_r[1][15]         ;
; fft:fft|butterfly:butterfly|x_r[1][24]             ; Merged with fft:fft|butterfly:butterfly|x_r[1][15]         ;
; fft:fft|butterfly:butterfly|x_r[1][25]             ; Merged with fft:fft|butterfly:butterfly|x_r[1][15]         ;
; fft:fft|butterfly:butterfly|x_r[1][26]             ; Merged with fft:fft|butterfly:butterfly|x_r[1][15]         ;
; fft:fft|butterfly:butterfly|x_r[1][27]             ; Merged with fft:fft|butterfly:butterfly|x_r[1][15]         ;
; fft:fft|butterfly:butterfly|x_r[1][28]             ; Merged with fft:fft|butterfly:butterfly|x_r[1][15]         ;
; fft:fft|butterfly:butterfly|x_r[1][29]             ; Merged with fft:fft|butterfly:butterfly|x_r[1][15]         ;
; fft:fft|butterfly:butterfly|x_r[1][30]             ; Merged with fft:fft|butterfly:butterfly|x_r[1][15]         ;
; fft:fft|butterfly:butterfly|x_r[1][31]             ; Merged with fft:fft|butterfly:butterfly|x_r[1][15]         ;
; fifoA_data_a[11]                                   ; Merged with fifoA_data_a[10]                               ;
; fft:fft|butterfly:butterfly|x_r[0][16]             ; Merged with fft:fft|butterfly:butterfly|x_r[0][15]         ;
; fft:fft|butterfly:butterfly|x_r[0][17]             ; Merged with fft:fft|butterfly:butterfly|x_r[0][15]         ;
; fft:fft|butterfly:butterfly|x_r[0][18]             ; Merged with fft:fft|butterfly:butterfly|x_r[0][15]         ;
; fft:fft|butterfly:butterfly|x_r[0][19]             ; Merged with fft:fft|butterfly:butterfly|x_r[0][15]         ;
; fft:fft|butterfly:butterfly|x_r[0][20]             ; Merged with fft:fft|butterfly:butterfly|x_r[0][15]         ;
; fft:fft|butterfly:butterfly|x_r[0][21]             ; Merged with fft:fft|butterfly:butterfly|x_r[0][15]         ;
; fft:fft|butterfly:butterfly|x_r[0][22]             ; Merged with fft:fft|butterfly:butterfly|x_r[0][15]         ;
; fft:fft|butterfly:butterfly|x_r[0][23]             ; Merged with fft:fft|butterfly:butterfly|x_r[0][15]         ;
; fft:fft|butterfly:butterfly|x_r[0][24]             ; Merged with fft:fft|butterfly:butterfly|x_r[0][15]         ;
; fft:fft|butterfly:butterfly|x_r[0][25]             ; Merged with fft:fft|butterfly:butterfly|x_r[0][15]         ;
; fft:fft|butterfly:butterfly|x_r[0][26]             ; Merged with fft:fft|butterfly:butterfly|x_r[0][15]         ;
; fft:fft|butterfly:butterfly|x_r[0][27]             ; Merged with fft:fft|butterfly:butterfly|x_r[0][15]         ;
; fft:fft|butterfly:butterfly|x_r[0][28]             ; Merged with fft:fft|butterfly:butterfly|x_r[0][15]         ;
; fft:fft|butterfly:butterfly|x_r[0][29]             ; Merged with fft:fft|butterfly:butterfly|x_r[0][15]         ;
; fft:fft|butterfly:butterfly|x_r[0][30]             ; Merged with fft:fft|butterfly:butterfly|x_r[0][15]         ;
; fft:fft|butterfly:butterfly|x_r[0][31]             ; Merged with fft:fft|butterfly:butterfly|x_r[0][15]         ;
; fifoA_addr_a[0]                                    ; Merged with fifo_last_column[0]                            ;
; plot_controller:plot|draw_line:line0|dy[9]         ; Merged with plot_controller:plot|draw_line:line0|dy[8]     ;
; fft:fft|butterfly:butterfly|state.read_from_rom    ; Lost fanout                                                ;
; fft:fft|butterfly:butterfly|state.trns2            ; Lost fanout                                                ;
; fft:fft|next_state.save_data                       ; Merged with fft:fft|next_state.clean                       ;
; fft:fft|next_state.wait_for_ram                    ; Merged with fft:fft|next_state.clean                       ;
; fft:fft|butterfly:butterfly|state.trns             ; Merged with fft:fft|butterfly:butterfly|state.idle         ;
; fft:fft|next_state.clean                           ; Stuck at GND due to stuck port data_in                     ;
; fft:fft|state_m.clean                              ; Stuck at GND due to stuck port data_in                     ;
; plot_controller:plot|draw_line:line0|err[31]       ; Lost fanout                                                ;
; plot_controller:plot|draw_line:line0|x_end[11..29] ; Merged with plot_controller:plot|draw_line:line0|x_end[30] ;
; Total Number of Removed Registers = 178            ;                                                            ;
+----------------------------------------------------+------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                   ;
+--------------------------+---------------------------+----------------------------------------+
; Register name            ; Reason for Removal        ; Registers Removed due to This Register ;
+--------------------------+---------------------------+----------------------------------------+
; fft:fft|next_state.clean ; Stuck at GND              ; fft:fft|state_m.clean                  ;
;                          ; due to stuck port data_in ;                                        ;
+--------------------------+---------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 734   ;
; Number of registers using Synchronous Clear  ; 49    ;
; Number of registers using Synchronous Load   ; 60    ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 598   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------+
; Inverted Register Statistics                             ;
+------------------------------------------------+---------+
; Inverted Register                              ; Fan out ;
+------------------------------------------------+---------+
; plot_controller:plot|draw_line:line0|y_i[0]    ; 9       ;
; plot_controller:plot|draw_line:line0|x_i[0]    ; 3       ;
; plot_controller:plot|draw_line:line0|dx[31]    ; 1       ;
; plot_controller:plot|draw_line:line0|err[0]    ; 4       ;
; plot_controller:plot|draw_line:line0|y_i[31]   ; 3       ;
; plot_controller:plot|draw_line:line0|y_end[31] ; 1       ;
; plot_controller:plot|draw_line:line0|x_end[31] ; 1       ;
; plot_controller:plot|draw_line:line0|x_i[31]   ; 2       ;
; plot_controller:plot|draw_line:line0|x_end[0]  ; 1       ;
; plot_controller:plot|draw_line:line0|y_end[0]  ; 1       ;
; plot_controller:plot|draw_line:line0|dy[31]    ; 2       ;
; plot_controller:plot|draw_line:line0|dy[0]     ; 3       ;
; plot_controller:plot|draw_line:line0|dx[0]     ; 1       ;
; \COLLECT_DATA:queue_s                          ; 1       ;
; fft:fft|butterfly:butterfly|w_i[10]            ; 2       ;
; fft:fft|butterfly:butterfly|w_r[9]             ; 2       ;
; fft:fft|butterfly:butterfly|w_r[10]            ; 2       ;
; fft:fft|butterfly:butterfly|Sa[1][0]           ; 1       ;
; fft:fft|butterfly:butterfly|Sb[1][0]           ; 1       ;
; fft:fft|butterfly:butterfly|Sa[0][0]           ; 1       ;
; fft:fft|butterfly:butterfly|Sb[0][0]           ; 1       ;
; Total number of inverted registers = 21        ;         ;
+------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                  ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+
; 3:1                ; 24 bits   ; 48 LEs        ; 24 LEs               ; 24 LEs                 ; Yes        ; |spectrum_analyzer|i2s_receiver:i2s|l_data_int[20]                ;
; 4:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |spectrum_analyzer|fft:fft|dataAi[20]                             ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |spectrum_analyzer|plot_controller:plot|draw_line:line0|x_i[1]    ;
; 5:1                ; 9 bits    ; 27 LEs        ; 9 LEs                ; 18 LEs                 ; Yes        ; |spectrum_analyzer|fft:fft|counter_m[3]                           ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |spectrum_analyzer|fft:fft|general_ram_addr[12]                   ;
; 6:1                ; 9 bits    ; 36 LEs        ; 18 LEs               ; 18 LEs                 ; Yes        ; |spectrum_analyzer|fft:fft|addrB[1]                               ;
; 6:1                ; 30 bits   ; 120 LEs       ; 30 LEs               ; 90 LEs                 ; Yes        ; |spectrum_analyzer|plot_controller:plot|draw_line:line0|err[9]    ;
; 8:1                ; 9 bits    ; 45 LEs        ; 9 LEs                ; 36 LEs                 ; Yes        ; |spectrum_analyzer|fft:fft|pair_counter[1]                        ;
; 9:1                ; 9 bits    ; 54 LEs        ; 18 LEs               ; 36 LEs                 ; Yes        ; |spectrum_analyzer|fft:fft|addrA[1]                               ;
; 12:1               ; 7 bits    ; 56 LEs        ; 14 LEs               ; 42 LEs                 ; Yes        ; |spectrum_analyzer|fft:fft|counter_n[4]                           ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |spectrum_analyzer|plot_controller:plot|draw_line:line0|x_i[0]    ;
; 4:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |spectrum_analyzer|plot_controller:plot|draw_line:line0|y_i[0]    ;
; 5:1                ; 8 bits    ; 24 LEs        ; 8 LEs                ; 16 LEs                 ; Yes        ; |spectrum_analyzer|fft:fft|counter_divider[4]                     ;
; 6:1                ; 2 bits    ; 8 LEs         ; 2 LEs                ; 6 LEs                  ; Yes        ; |spectrum_analyzer|plot_controller:plot|draw_line:line0|err[0]    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |spectrum_analyzer|fft:fft|butterfly:butterfly|state              ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |spectrum_analyzer|fft:fft|butterfly:butterfly|y_v                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |spectrum_analyzer|fft:fft|butterfly:butterfly|y_v                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |spectrum_analyzer|fft:fft|butterfly:butterfly|x_v                ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; No         ; |spectrum_analyzer|fft:fft|butterfly:butterfly|x_v                ;
; 3:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; No         ; |spectrum_analyzer|plot_controller:plot|draw_line:line0|Add3      ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |spectrum_analyzer|plot_controller:plot|red[0]                    ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; No         ; |spectrum_analyzer|fft:fft|ShiftLeft0                             ;
; 5:1                ; 3 bits    ; 9 LEs         ; 3 LEs                ; 6 LEs                  ; No         ; |spectrum_analyzer|fft:fft|ShiftLeft0                             ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; No         ; |spectrum_analyzer|plot_controller:plot|green[0]                  ;
; 6:1                ; 4 bits    ; 16 LEs        ; 4 LEs                ; 12 LEs                 ; No         ; |spectrum_analyzer|fft:fft|block_shift_div2[7]                    ;
; 6:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; No         ; |spectrum_analyzer|fft:fft|block_shift_div2[3]                    ;
; 6:1                ; 4 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; No         ; |spectrum_analyzer|plot_controller:plot|blue[1]                   ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; No         ; |spectrum_analyzer|plot_controller:plot|draw_line:line0|Selector4 ;
; 7:1                ; 5 bits    ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |spectrum_analyzer|fft:fft|Selector9                              ;
; 10:1               ; 7 bits    ; 42 LEs        ; 28 LEs               ; 14 LEs                 ; No         ; |spectrum_analyzer|fft:fft|Selector73                             ;
; 10:1               ; 2 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; No         ; |spectrum_analyzer|fft:fft|Selector72                             ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------+
; Source assignments for shift_reg:reg|altsyncram:altsyncram_component|altsyncram_a0p3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------+
; Assignment                      ; Value              ; From ; To                                    ;
+---------------------------------+--------------------+------+---------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                     ;
+---------------------------------+--------------------+------+---------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------+
; Source assignments for plot_controller:plot|plot_ram:plt_ram|altsyncram:altsyncram_component|altsyncram_i7o3:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for fft:fft|ram_ip:ram|altsyncram:altsyncram_component|altsyncram_8mo3:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifoA|altsyncram:altsyncram_component|altsyncram_p7p3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------------------------------------------------+
; Source assignments for fifo:fifoB|altsyncram:altsyncram_component|altsyncram_p7p3:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------+
; Assignment                      ; Value              ; From ; To                                 ;
+---------------------------------+--------------------+------+------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                  ;
+---------------------------------+--------------------+------+------------------------------------+


+--------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: bclk:bclk|altpll:altpll_component ;
+-------------------------------+------------------------+-----------------------+
; Parameter Name                ; Value                  ; Type                  ;
+-------------------------------+------------------------+-----------------------+
; OPERATION_MODE                ; NORMAL                 ; Untyped               ;
; PLL_TYPE                      ; AUTO                   ; Untyped               ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=bclk ; Untyped               ;
; QUALIFY_CONF_DONE             ; OFF                    ; Untyped               ;
; COMPENSATE_CLOCK              ; CLK0                   ; Untyped               ;
; SCAN_CHAIN                    ; LONG                   ; Untyped               ;
; PRIMARY_CLOCK                 ; INCLK0                 ; Untyped               ;
; INCLK0_INPUT_FREQUENCY        ; 20000                  ; Signed Integer        ;
; INCLK1_INPUT_FREQUENCY        ; 0                      ; Untyped               ;
; GATE_LOCK_SIGNAL              ; NO                     ; Untyped               ;
; GATE_LOCK_COUNTER             ; 0                      ; Untyped               ;
; LOCK_HIGH                     ; 1                      ; Untyped               ;
; LOCK_LOW                      ; 1                      ; Untyped               ;
; VALID_LOCK_MULTIPLIER         ; 1                      ; Untyped               ;
; INVALID_LOCK_MULTIPLIER       ; 5                      ; Untyped               ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                    ; Untyped               ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                    ; Untyped               ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                    ; Untyped               ;
; SKIP_VCO                      ; OFF                    ; Untyped               ;
; SWITCH_OVER_COUNTER           ; 0                      ; Untyped               ;
; SWITCH_OVER_TYPE              ; AUTO                   ; Untyped               ;
; FEEDBACK_SOURCE               ; EXTCLK0                ; Untyped               ;
; BANDWIDTH                     ; 0                      ; Untyped               ;
; BANDWIDTH_TYPE                ; AUTO                   ; Untyped               ;
; SPREAD_FREQUENCY              ; 0                      ; Untyped               ;
; DOWN_SPREAD                   ; 0                      ; Untyped               ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                    ; Untyped               ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                    ; Untyped               ;
; CLK9_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK8_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK7_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK6_MULTIPLY_BY              ; 0                      ; Untyped               ;
; CLK5_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK4_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK3_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK2_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK1_MULTIPLY_BY              ; 1                      ; Untyped               ;
; CLK0_MULTIPLY_BY              ; 3                      ; Signed Integer        ;
; CLK9_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK8_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK7_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK6_DIVIDE_BY                ; 0                      ; Untyped               ;
; CLK5_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK4_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK3_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK2_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK1_DIVIDE_BY                ; 1                      ; Untyped               ;
; CLK0_DIVIDE_BY                ; 53                     ; Signed Integer        ;
; CLK9_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK8_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK7_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK6_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK5_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK4_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK3_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK2_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK1_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK0_PHASE_SHIFT              ; 0                      ; Untyped               ;
; CLK5_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK4_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK3_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK2_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK1_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK0_TIME_DELAY               ; 0                      ; Untyped               ;
; CLK9_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK8_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK7_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK6_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK5_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK4_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK3_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK2_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK1_DUTY_CYCLE               ; 50                     ; Untyped               ;
; CLK0_DUTY_CYCLE               ; 50                     ; Signed Integer        ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                    ; Untyped               ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                    ; Untyped               ;
; LOCK_WINDOW_UI                ;  0.05                  ; Untyped               ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                 ; Untyped               ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                 ; Untyped               ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                 ; Untyped               ;
; DPA_MULTIPLY_BY               ; 0                      ; Untyped               ;
; DPA_DIVIDE_BY                 ; 1                      ; Untyped               ;
; DPA_DIVIDER                   ; 0                      ; Untyped               ;
; EXTCLK3_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK2_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK1_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK0_MULTIPLY_BY           ; 1                      ; Untyped               ;
; EXTCLK3_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK2_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK1_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK0_DIVIDE_BY             ; 1                      ; Untyped               ;
; EXTCLK3_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK2_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK1_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK0_PHASE_SHIFT           ; 0                      ; Untyped               ;
; EXTCLK3_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK2_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK1_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK0_TIME_DELAY            ; 0                      ; Untyped               ;
; EXTCLK3_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK2_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK1_DUTY_CYCLE            ; 50                     ; Untyped               ;
; EXTCLK0_DUTY_CYCLE            ; 50                     ; Untyped               ;
; VCO_MULTIPLY_BY               ; 0                      ; Untyped               ;
; VCO_DIVIDE_BY                 ; 0                      ; Untyped               ;
; SCLKOUT0_PHASE_SHIFT          ; 0                      ; Untyped               ;
; SCLKOUT1_PHASE_SHIFT          ; 0                      ; Untyped               ;
; VCO_MIN                       ; 0                      ; Untyped               ;
; VCO_MAX                       ; 0                      ; Untyped               ;
; VCO_CENTER                    ; 0                      ; Untyped               ;
; PFD_MIN                       ; 0                      ; Untyped               ;
; PFD_MAX                       ; 0                      ; Untyped               ;
; M_INITIAL                     ; 0                      ; Untyped               ;
; M                             ; 0                      ; Untyped               ;
; N                             ; 1                      ; Untyped               ;
; M2                            ; 1                      ; Untyped               ;
; N2                            ; 1                      ; Untyped               ;
; SS                            ; 1                      ; Untyped               ;
; C0_HIGH                       ; 0                      ; Untyped               ;
; C1_HIGH                       ; 0                      ; Untyped               ;
; C2_HIGH                       ; 0                      ; Untyped               ;
; C3_HIGH                       ; 0                      ; Untyped               ;
; C4_HIGH                       ; 0                      ; Untyped               ;
; C5_HIGH                       ; 0                      ; Untyped               ;
; C6_HIGH                       ; 0                      ; Untyped               ;
; C7_HIGH                       ; 0                      ; Untyped               ;
; C8_HIGH                       ; 0                      ; Untyped               ;
; C9_HIGH                       ; 0                      ; Untyped               ;
; C0_LOW                        ; 0                      ; Untyped               ;
; C1_LOW                        ; 0                      ; Untyped               ;
; C2_LOW                        ; 0                      ; Untyped               ;
; C3_LOW                        ; 0                      ; Untyped               ;
; C4_LOW                        ; 0                      ; Untyped               ;
; C5_LOW                        ; 0                      ; Untyped               ;
; C6_LOW                        ; 0                      ; Untyped               ;
; C7_LOW                        ; 0                      ; Untyped               ;
; C8_LOW                        ; 0                      ; Untyped               ;
; C9_LOW                        ; 0                      ; Untyped               ;
; C0_INITIAL                    ; 0                      ; Untyped               ;
; C1_INITIAL                    ; 0                      ; Untyped               ;
; C2_INITIAL                    ; 0                      ; Untyped               ;
; C3_INITIAL                    ; 0                      ; Untyped               ;
; C4_INITIAL                    ; 0                      ; Untyped               ;
; C5_INITIAL                    ; 0                      ; Untyped               ;
; C6_INITIAL                    ; 0                      ; Untyped               ;
; C7_INITIAL                    ; 0                      ; Untyped               ;
; C8_INITIAL                    ; 0                      ; Untyped               ;
; C9_INITIAL                    ; 0                      ; Untyped               ;
; C0_MODE                       ; BYPASS                 ; Untyped               ;
; C1_MODE                       ; BYPASS                 ; Untyped               ;
; C2_MODE                       ; BYPASS                 ; Untyped               ;
; C3_MODE                       ; BYPASS                 ; Untyped               ;
; C4_MODE                       ; BYPASS                 ; Untyped               ;
; C5_MODE                       ; BYPASS                 ; Untyped               ;
; C6_MODE                       ; BYPASS                 ; Untyped               ;
; C7_MODE                       ; BYPASS                 ; Untyped               ;
; C8_MODE                       ; BYPASS                 ; Untyped               ;
; C9_MODE                       ; BYPASS                 ; Untyped               ;
; C0_PH                         ; 0                      ; Untyped               ;
; C1_PH                         ; 0                      ; Untyped               ;
; C2_PH                         ; 0                      ; Untyped               ;
; C3_PH                         ; 0                      ; Untyped               ;
; C4_PH                         ; 0                      ; Untyped               ;
; C5_PH                         ; 0                      ; Untyped               ;
; C6_PH                         ; 0                      ; Untyped               ;
; C7_PH                         ; 0                      ; Untyped               ;
; C8_PH                         ; 0                      ; Untyped               ;
; C9_PH                         ; 0                      ; Untyped               ;
; L0_HIGH                       ; 1                      ; Untyped               ;
; L1_HIGH                       ; 1                      ; Untyped               ;
; G0_HIGH                       ; 1                      ; Untyped               ;
; G1_HIGH                       ; 1                      ; Untyped               ;
; G2_HIGH                       ; 1                      ; Untyped               ;
; G3_HIGH                       ; 1                      ; Untyped               ;
; E0_HIGH                       ; 1                      ; Untyped               ;
; E1_HIGH                       ; 1                      ; Untyped               ;
; E2_HIGH                       ; 1                      ; Untyped               ;
; E3_HIGH                       ; 1                      ; Untyped               ;
; L0_LOW                        ; 1                      ; Untyped               ;
; L1_LOW                        ; 1                      ; Untyped               ;
; G0_LOW                        ; 1                      ; Untyped               ;
; G1_LOW                        ; 1                      ; Untyped               ;
; G2_LOW                        ; 1                      ; Untyped               ;
; G3_LOW                        ; 1                      ; Untyped               ;
; E0_LOW                        ; 1                      ; Untyped               ;
; E1_LOW                        ; 1                      ; Untyped               ;
; E2_LOW                        ; 1                      ; Untyped               ;
; E3_LOW                        ; 1                      ; Untyped               ;
; L0_INITIAL                    ; 1                      ; Untyped               ;
; L1_INITIAL                    ; 1                      ; Untyped               ;
; G0_INITIAL                    ; 1                      ; Untyped               ;
; G1_INITIAL                    ; 1                      ; Untyped               ;
; G2_INITIAL                    ; 1                      ; Untyped               ;
; G3_INITIAL                    ; 1                      ; Untyped               ;
; E0_INITIAL                    ; 1                      ; Untyped               ;
; E1_INITIAL                    ; 1                      ; Untyped               ;
; E2_INITIAL                    ; 1                      ; Untyped               ;
; E3_INITIAL                    ; 1                      ; Untyped               ;
; L0_MODE                       ; BYPASS                 ; Untyped               ;
; L1_MODE                       ; BYPASS                 ; Untyped               ;
; G0_MODE                       ; BYPASS                 ; Untyped               ;
; G1_MODE                       ; BYPASS                 ; Untyped               ;
; G2_MODE                       ; BYPASS                 ; Untyped               ;
; G3_MODE                       ; BYPASS                 ; Untyped               ;
; E0_MODE                       ; BYPASS                 ; Untyped               ;
; E1_MODE                       ; BYPASS                 ; Untyped               ;
; E2_MODE                       ; BYPASS                 ; Untyped               ;
; E3_MODE                       ; BYPASS                 ; Untyped               ;
; L0_PH                         ; 0                      ; Untyped               ;
; L1_PH                         ; 0                      ; Untyped               ;
; G0_PH                         ; 0                      ; Untyped               ;
; G1_PH                         ; 0                      ; Untyped               ;
; G2_PH                         ; 0                      ; Untyped               ;
; G3_PH                         ; 0                      ; Untyped               ;
; E0_PH                         ; 0                      ; Untyped               ;
; E1_PH                         ; 0                      ; Untyped               ;
; E2_PH                         ; 0                      ; Untyped               ;
; E3_PH                         ; 0                      ; Untyped               ;
; M_PH                          ; 0                      ; Untyped               ;
; C1_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C2_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C3_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C4_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C5_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C6_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C7_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C8_USE_CASC_IN                ; OFF                    ; Untyped               ;
; C9_USE_CASC_IN                ; OFF                    ; Untyped               ;
; CLK0_COUNTER                  ; G0                     ; Untyped               ;
; CLK1_COUNTER                  ; G0                     ; Untyped               ;
; CLK2_COUNTER                  ; G0                     ; Untyped               ;
; CLK3_COUNTER                  ; G0                     ; Untyped               ;
; CLK4_COUNTER                  ; G0                     ; Untyped               ;
; CLK5_COUNTER                  ; G0                     ; Untyped               ;
; CLK6_COUNTER                  ; E0                     ; Untyped               ;
; CLK7_COUNTER                  ; E1                     ; Untyped               ;
; CLK8_COUNTER                  ; E2                     ; Untyped               ;
; CLK9_COUNTER                  ; E3                     ; Untyped               ;
; L0_TIME_DELAY                 ; 0                      ; Untyped               ;
; L1_TIME_DELAY                 ; 0                      ; Untyped               ;
; G0_TIME_DELAY                 ; 0                      ; Untyped               ;
; G1_TIME_DELAY                 ; 0                      ; Untyped               ;
; G2_TIME_DELAY                 ; 0                      ; Untyped               ;
; G3_TIME_DELAY                 ; 0                      ; Untyped               ;
; E0_TIME_DELAY                 ; 0                      ; Untyped               ;
; E1_TIME_DELAY                 ; 0                      ; Untyped               ;
; E2_TIME_DELAY                 ; 0                      ; Untyped               ;
; E3_TIME_DELAY                 ; 0                      ; Untyped               ;
; M_TIME_DELAY                  ; 0                      ; Untyped               ;
; N_TIME_DELAY                  ; 0                      ; Untyped               ;
; EXTCLK3_COUNTER               ; E3                     ; Untyped               ;
; EXTCLK2_COUNTER               ; E2                     ; Untyped               ;
; EXTCLK1_COUNTER               ; E1                     ; Untyped               ;
; EXTCLK0_COUNTER               ; E0                     ; Untyped               ;
; ENABLE0_COUNTER               ; L0                     ; Untyped               ;
; ENABLE1_COUNTER               ; L0                     ; Untyped               ;
; CHARGE_PUMP_CURRENT           ; 2                      ; Untyped               ;
; LOOP_FILTER_R                 ;  1.000000              ; Untyped               ;
; LOOP_FILTER_C                 ; 5                      ; Untyped               ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                   ; Untyped               ;
; LOOP_FILTER_R_BITS            ; 9999                   ; Untyped               ;
; LOOP_FILTER_C_BITS            ; 9999                   ; Untyped               ;
; VCO_POST_SCALE                ; 0                      ; Untyped               ;
; CLK2_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; CLK1_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; CLK0_OUTPUT_FREQUENCY         ; 0                      ; Untyped               ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                 ; Untyped               ;
; PORT_CLKENA0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA2                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA3                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA4                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKENA5                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_EXTCLK0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK2                  ; PORT_UNUSED            ; Untyped               ;
; PORT_EXTCLK3                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKBAD0                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKBAD1                  ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK0                     ; PORT_USED              ; Untyped               ;
; PORT_CLK1                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK2                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK3                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK4                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK5                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK6                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK7                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK8                     ; PORT_UNUSED            ; Untyped               ;
; PORT_CLK9                     ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDATA                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDATAOUT              ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANDONE                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKLOSS                  ; PORT_UNUSED            ; Untyped               ;
; PORT_INCLK1                   ; PORT_UNUSED            ; Untyped               ;
; PORT_INCLK0                   ; PORT_USED              ; Untyped               ;
; PORT_FBIN                     ; PORT_UNUSED            ; Untyped               ;
; PORT_PLLENA                   ; PORT_UNUSED            ; Untyped               ;
; PORT_CLKSWITCH                ; PORT_UNUSED            ; Untyped               ;
; PORT_ARESET                   ; PORT_UNUSED            ; Untyped               ;
; PORT_PFDENA                   ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANCLK                  ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANACLR                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANREAD                 ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANWRITE                ; PORT_UNUSED            ; Untyped               ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_LOCKED                   ; PORT_UNUSED            ; Untyped               ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED            ; Untyped               ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_PHASEDONE                ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASESTEP                ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED            ; Untyped               ;
; PORT_SCANCLKENA               ; PORT_UNUSED            ; Untyped               ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED            ; Untyped               ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY      ; Untyped               ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY      ; Untyped               ;
; M_TEST_SOURCE                 ; 5                      ; Untyped               ;
; C0_TEST_SOURCE                ; 5                      ; Untyped               ;
; C1_TEST_SOURCE                ; 5                      ; Untyped               ;
; C2_TEST_SOURCE                ; 5                      ; Untyped               ;
; C3_TEST_SOURCE                ; 5                      ; Untyped               ;
; C4_TEST_SOURCE                ; 5                      ; Untyped               ;
; C5_TEST_SOURCE                ; 5                      ; Untyped               ;
; C6_TEST_SOURCE                ; 5                      ; Untyped               ;
; C7_TEST_SOURCE                ; 5                      ; Untyped               ;
; C8_TEST_SOURCE                ; 5                      ; Untyped               ;
; C9_TEST_SOURCE                ; 5                      ; Untyped               ;
; CBXI_PARAMETER                ; bclk_altpll            ; Untyped               ;
; VCO_FREQUENCY_CONTROL         ; AUTO                   ; Untyped               ;
; VCO_PHASE_SHIFT_STEP          ; 0                      ; Untyped               ;
; WIDTH_CLOCK                   ; 5                      ; Signed Integer        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                      ; Untyped               ;
; USING_FBMIMICBIDIR_PORT       ; OFF                    ; Untyped               ;
; DEVICE_FAMILY                 ; MAX 10                 ; Untyped               ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                 ; Untyped               ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                    ; Untyped               ;
; AUTO_CARRY_CHAINS             ; ON                     ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS          ; OFF                    ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS           ; ON                     ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS        ; OFF                    ; IGNORE_CASCADE        ;
+-------------------------------+------------------------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: shift_reg:reg|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------+
; Parameter Name                     ; Value                ; Type                           ;
+------------------------------------+----------------------+--------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                        ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                 ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                        ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                        ;
; WIDTH_A                            ; 16                   ; Signed Integer                 ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                 ;
; NUMWORDS_A                         ; 32768                ; Signed Integer                 ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                        ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                        ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                        ;
; WIDTH_B                            ; 16                   ; Signed Integer                 ;
; WIDTHAD_B                          ; 15                   ; Signed Integer                 ;
; NUMWORDS_B                         ; 32768                ; Signed Integer                 ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                        ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                        ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                        ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                        ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                        ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                        ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                        ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                        ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                        ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                        ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                        ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                        ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                        ;
; INIT_FILE                          ; UNUSED               ; Untyped                        ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                        ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                        ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                        ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                        ;
; ENABLE_ECC                         ; FALSE                ; Untyped                        ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                        ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                 ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                        ;
; CBXI_PARAMETER                     ; altsyncram_a0p3      ; Untyped                        ;
+------------------------------------+----------------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:vga ;
+----------------+-------+----------------------------------------+
; Parameter Name ; Value ; Type                                   ;
+----------------+-------+----------------------------------------+
; hf             ; 56    ; Signed Integer                         ;
; hd             ; 800   ; Signed Integer                         ;
; hb             ; 64    ; Signed Integer                         ;
; hr             ; 120   ; Signed Integer                         ;
; vf             ; 37    ; Signed Integer                         ;
; vd             ; 600   ; Signed Integer                         ;
; vb             ; 23    ; Signed Integer                         ;
; vr             ; 6     ; Signed Integer                         ;
; h_pol          ; '1'   ; Enumerated                             ;
; v_pol          ; '1'   ; Enumerated                             ;
+----------------+-------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: plot_controller:plot|plot_ram:plt_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                                ;
; WIDTH_A                            ; 1                    ; Signed Integer                                         ;
; WIDTHAD_A                          ; 18                   ; Signed Integer                                         ;
; NUMWORDS_A                         ; 262144               ; Signed Integer                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                ;
; WIDTH_B                            ; 1                    ; Signed Integer                                         ;
; WIDTHAD_B                          ; 18                   ; Signed Integer                                         ;
; NUMWORDS_B                         ; 262144               ; Signed Integer                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                                ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; ADDRESS_ACLR_B                     ; CLEAR0               ; Untyped                                                ;
; OUTDATA_ACLR_B                     ; CLEAR0               ; Untyped                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                                         ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                                                ;
; CBXI_PARAMETER                     ; altsyncram_i7o3      ; Untyped                                                ;
+------------------------------------+----------------------+--------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fft:fft|ram_ip:ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                             ;
; WIDTH_A                            ; 32                   ; Signed Integer                      ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                      ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 32                   ; Signed Integer                      ;
; WIDTHAD_B                          ; 9                    ; Signed Integer                      ;
; NUMWORDS_B                         ; 512                  ; Signed Integer                      ;
; INDATA_REG_B                       ; CLOCK0               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                             ;
; OUTDATA_REG_B                      ; CLOCK0               ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Signed Integer                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; UNUSED               ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Signed Integer                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Signed Integer                      ;
; DEVICE_FAMILY                      ; MAX 10               ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_8mo3      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:fifoA|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+---------------------------+
; Parameter Name                     ; Value                  ; Type                      ;
+------------------------------------+------------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                   ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                   ;
; WIDTH_A                            ; 12                     ; Signed Integer            ;
; WIDTHAD_A                          ; 9                      ; Signed Integer            ;
; NUMWORDS_A                         ; 512                    ; Signed Integer            ;
; OUTDATA_REG_A                      ; CLOCK0                 ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                   ;
; WIDTH_B                            ; 12                     ; Signed Integer            ;
; WIDTHAD_B                          ; 9                      ; Signed Integer            ;
; NUMWORDS_B                         ; 512                    ; Signed Integer            ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                   ;
; OUTDATA_REG_B                      ; CLOCK0                 ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer            ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer            ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                   ;
; BYTE_SIZE                          ; 8                      ; Signed Integer            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; UNUSED                 ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                      ; Signed Integer            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                      ; Signed Integer            ;
; DEVICE_FAMILY                      ; MAX 10                 ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_p7p3        ; Untyped                   ;
+------------------------------------+------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: fifo:fifoB|altsyncram:altsyncram_component ;
+------------------------------------+------------------------+---------------------------+
; Parameter Name                     ; Value                  ; Type                      ;
+------------------------------------+------------------------+---------------------------+
; BYTE_SIZE_BLOCK                    ; 8                      ; Untyped                   ;
; AUTO_CARRY_CHAINS                  ; ON                     ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS               ; OFF                    ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                ; ON                     ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                    ; IGNORE_CASCADE            ;
; WIDTH_BYTEENA                      ; 1                      ; Untyped                   ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT        ; Untyped                   ;
; WIDTH_A                            ; 12                     ; Signed Integer            ;
; WIDTHAD_A                          ; 9                      ; Signed Integer            ;
; NUMWORDS_A                         ; 512                    ; Signed Integer            ;
; OUTDATA_REG_A                      ; CLOCK0                 ; Untyped                   ;
; ADDRESS_ACLR_A                     ; NONE                   ; Untyped                   ;
; OUTDATA_ACLR_A                     ; NONE                   ; Untyped                   ;
; WRCONTROL_ACLR_A                   ; NONE                   ; Untyped                   ;
; INDATA_ACLR_A                      ; NONE                   ; Untyped                   ;
; BYTEENA_ACLR_A                     ; NONE                   ; Untyped                   ;
; WIDTH_B                            ; 12                     ; Signed Integer            ;
; WIDTHAD_B                          ; 9                      ; Signed Integer            ;
; NUMWORDS_B                         ; 512                    ; Signed Integer            ;
; INDATA_REG_B                       ; CLOCK0                 ; Untyped                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK0                 ; Untyped                   ;
; RDCONTROL_REG_B                    ; CLOCK1                 ; Untyped                   ;
; ADDRESS_REG_B                      ; CLOCK0                 ; Untyped                   ;
; OUTDATA_REG_B                      ; CLOCK0                 ; Untyped                   ;
; BYTEENA_REG_B                      ; CLOCK1                 ; Untyped                   ;
; INDATA_ACLR_B                      ; NONE                   ; Untyped                   ;
; WRCONTROL_ACLR_B                   ; NONE                   ; Untyped                   ;
; ADDRESS_ACLR_B                     ; NONE                   ; Untyped                   ;
; OUTDATA_ACLR_B                     ; NONE                   ; Untyped                   ;
; RDCONTROL_ACLR_B                   ; NONE                   ; Untyped                   ;
; BYTEENA_ACLR_B                     ; NONE                   ; Untyped                   ;
; WIDTH_BYTEENA_A                    ; 1                      ; Signed Integer            ;
; WIDTH_BYTEENA_B                    ; 1                      ; Signed Integer            ;
; RAM_BLOCK_TYPE                     ; AUTO                   ; Untyped                   ;
; BYTE_SIZE                          ; 8                      ; Signed Integer            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE              ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_WITH_NBE_READ ; Untyped                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_WITH_NBE_READ ; Untyped                   ;
; INIT_FILE                          ; UNUSED                 ; Untyped                   ;
; INIT_FILE_LAYOUT                   ; PORT_A                 ; Untyped                   ;
; MAXIMUM_DEPTH                      ; 0                      ; Signed Integer            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS                 ; Untyped                   ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS                 ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS                 ; Untyped                   ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS                 ; Untyped                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN        ; Untyped                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN        ; Untyped                   ;
; ENABLE_ECC                         ; FALSE                  ; Untyped                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                  ; Untyped                   ;
; WIDTH_ECCSTATUS                    ; 3                      ; Signed Integer            ;
; DEVICE_FAMILY                      ; MAX 10                 ; Untyped                   ;
; CBXI_PARAMETER                     ; altsyncram_p7p3        ; Untyped                   ;
+------------------------------------+------------------------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: i2s_receiver:i2s ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; sclk_ws_ratio  ; 32    ; Signed Integer                       ;
; d_width        ; 24    ; Signed Integer                       ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: plot_controller:plot|lpm_mult:Mult0 ;
+------------------------------------------------+---------+---------------------------+
; Parameter Name                                 ; Value   ; Type                      ;
+------------------------------------------------+---------+---------------------------+
; AUTO_CARRY_CHAINS                              ; ON      ; AUTO_CARRY                ;
; IGNORE_CARRY_BUFFERS                           ; OFF     ; IGNORE_CARRY              ;
; AUTO_CASCADE_CHAINS                            ; ON      ; AUTO_CASCADE              ;
; IGNORE_CASCADE_BUFFERS                         ; OFF     ; IGNORE_CASCADE            ;
; LPM_WIDTHA                                     ; 11      ; Untyped                   ;
; LPM_WIDTHB                                     ; 11      ; Untyped                   ;
; LPM_WIDTHP                                     ; 22      ; Untyped                   ;
; LPM_WIDTHR                                     ; 22      ; Untyped                   ;
; LPM_WIDTHS                                     ; 1       ; Untyped                   ;
; LPM_REPRESENTATION                             ; SIGNED  ; Untyped                   ;
; LPM_PIPELINE                                   ; 0       ; Untyped                   ;
; LATENCY                                        ; 0       ; Untyped                   ;
; INPUT_A_IS_CONSTANT                            ; NO      ; Untyped                   ;
; INPUT_B_IS_CONSTANT                            ; YES     ; Untyped                   ;
; USE_EAB                                        ; OFF     ; Untyped                   ;
; MAXIMIZE_SPEED                                 ; 6       ; Untyped                   ;
; DEVICE_FAMILY                                  ; MAX 10  ; Untyped                   ;
; CARRY_CHAIN                                    ; MANUAL  ; Untyped                   ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT     ; TECH_MAPPER_APEX20K       ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO    ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0       ; Untyped                   ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0       ; Untyped                   ;
; CBXI_PARAMETER                                 ; NOTHING ; Untyped                   ;
; INPUT_A_FIXED_VALUE                            ; Bx      ; Untyped                   ;
; INPUT_B_FIXED_VALUE                            ; Bx      ; Untyped                   ;
; USE_AHDL_IMPLEMENTATION                        ; OFF     ; Untyped                   ;
+------------------------------------------------+---------+---------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: plot_controller:plot|lpm_mult:Mult1 ;
+------------------------------------------------+----------+--------------------------+
; Parameter Name                                 ; Value    ; Type                     ;
+------------------------------------------------+----------+--------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY               ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY             ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE             ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE           ;
; LPM_WIDTHA                                     ; 9        ; Untyped                  ;
; LPM_WIDTHB                                     ; 10       ; Untyped                  ;
; LPM_WIDTHP                                     ; 19       ; Untyped                  ;
; LPM_WIDTHR                                     ; 19       ; Untyped                  ;
; LPM_WIDTHS                                     ; 1        ; Untyped                  ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped                  ;
; LPM_PIPELINE                                   ; 0        ; Untyped                  ;
; LATENCY                                        ; 0        ; Untyped                  ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                  ;
; INPUT_B_IS_CONSTANT                            ; YES      ; Untyped                  ;
; USE_EAB                                        ; OFF      ; Untyped                  ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped                  ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                  ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                  ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K      ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                  ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                  ;
; CBXI_PARAMETER                                 ; NOTHING  ; Untyped                  ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                  ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                  ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                  ;
+------------------------------------------------+----------+--------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fft:fft|lpm_mult:Mult1         ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14       ; Untyped             ;
; LPM_WIDTHB                                     ; 14       ; Untyped             ;
; LPM_WIDTHP                                     ; 28       ; Untyped             ;
; LPM_WIDTHR                                     ; 28       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_6hs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fft:fft|lpm_mult:Mult2         ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 14       ; Untyped             ;
; LPM_WIDTHB                                     ; 14       ; Untyped             ;
; LPM_WIDTHP                                     ; 28       ; Untyped             ;
; LPM_WIDTHR                                     ; 28       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 6        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_6hs ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fft:fft|lpm_divide:Mod1 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                        ;
; LPM_WIDTHD             ; 9              ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_ikl ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fft:fft|lpm_divide:Div2 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 8              ; Untyped                        ;
; LPM_WIDTHD             ; 8              ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_dsl ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fft:fft|lpm_divide:Div0 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                        ;
; LPM_WIDTHD             ; 11             ; Untyped                        ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                        ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_2do ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fft:fft|lpm_divide:Div3 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 11             ; Untyped                        ;
; LPM_WIDTHD             ; 11             ; Untyped                        ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                        ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_pco ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fft:fft|lpm_divide:Div1 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 32             ; Untyped                        ;
; LPM_WIDTHD             ; 11             ; Untyped                        ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                        ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_2do ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fft:fft|butterfly:butterfly|lpm_mult:Mult1 ;
+------------------------------------------------+----------+---------------------------------+
; Parameter Name                                 ; Value    ; Type                            ;
+------------------------------------------------+----------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 10       ; Untyped                         ;
; LPM_WIDTHB                                     ; 16       ; Untyped                         ;
; LPM_WIDTHP                                     ; 26       ; Untyped                         ;
; LPM_WIDTHR                                     ; 26       ; Untyped                         ;
; LPM_WIDTHS                                     ; 1        ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                         ;
; LPM_PIPELINE                                   ; 0        ; Untyped                         ;
; LATENCY                                        ; 0        ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                         ;
; USE_EAB                                        ; OFF      ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                         ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_mgs ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                         ;
+------------------------------------------------+----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fft:fft|butterfly:butterfly|lpm_mult:Mult0 ;
+------------------------------------------------+----------+---------------------------------+
; Parameter Name                                 ; Value    ; Type                            ;
+------------------------------------------------+----------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 11       ; Untyped                         ;
; LPM_WIDTHB                                     ; 16       ; Untyped                         ;
; LPM_WIDTHP                                     ; 27       ; Untyped                         ;
; LPM_WIDTHR                                     ; 27       ; Untyped                         ;
; LPM_WIDTHS                                     ; 1        ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                         ;
; LPM_PIPELINE                                   ; 0        ; Untyped                         ;
; LATENCY                                        ; 0        ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                         ;
; USE_EAB                                        ; OFF      ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                         ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_ogs ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                         ;
+------------------------------------------------+----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fft:fft|butterfly:butterfly|lpm_mult:Mult2 ;
+------------------------------------------------+----------+---------------------------------+
; Parameter Name                                 ; Value    ; Type                            ;
+------------------------------------------------+----------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 10       ; Untyped                         ;
; LPM_WIDTHB                                     ; 16       ; Untyped                         ;
; LPM_WIDTHP                                     ; 26       ; Untyped                         ;
; LPM_WIDTHR                                     ; 26       ; Untyped                         ;
; LPM_WIDTHS                                     ; 1        ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                         ;
; LPM_PIPELINE                                   ; 0        ; Untyped                         ;
; LATENCY                                        ; 0        ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                         ;
; USE_EAB                                        ; OFF      ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                         ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_mgs ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                         ;
+------------------------------------------------+----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fft:fft|butterfly:butterfly|lpm_mult:Mult3 ;
+------------------------------------------------+----------+---------------------------------+
; Parameter Name                                 ; Value    ; Type                            ;
+------------------------------------------------+----------+---------------------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY                      ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY                    ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE                    ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE                  ;
; LPM_WIDTHA                                     ; 11       ; Untyped                         ;
; LPM_WIDTHB                                     ; 16       ; Untyped                         ;
; LPM_WIDTHP                                     ; 27       ; Untyped                         ;
; LPM_WIDTHR                                     ; 27       ; Untyped                         ;
; LPM_WIDTHS                                     ; 1        ; Untyped                         ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped                         ;
; LPM_PIPELINE                                   ; 0        ; Untyped                         ;
; LATENCY                                        ; 0        ; Untyped                         ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped                         ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped                         ;
; USE_EAB                                        ; OFF      ; Untyped                         ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped                         ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped                         ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped                         ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K             ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped                         ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped                         ;
; CBXI_PARAMETER                                 ; mult_ogs ; Untyped                         ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped                         ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped                         ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped                         ;
+------------------------------------------------+----------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fft:fft|lpm_divide:Mod0 ;
+------------------------+----------------+--------------------------------+
; Parameter Name         ; Value          ; Type                           ;
+------------------------+----------------+--------------------------------+
; LPM_WIDTHN             ; 9              ; Untyped                        ;
; LPM_WIDTHD             ; 9              ; Untyped                        ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                        ;
; LPM_PIPELINE           ; 0              ; Untyped                        ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                        ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                        ;
; CBXI_PARAMETER         ; lpm_divide_ikl ; Untyped                        ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                        ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                        ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                     ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                   ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                   ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                 ;
+------------------------+----------------+--------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: fft:fft|lpm_mult:Mult0         ;
+------------------------------------------------+----------+---------------------+
; Parameter Name                                 ; Value    ; Type                ;
+------------------------------------------------+----------+---------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE      ;
; LPM_WIDTHA                                     ; 8        ; Untyped             ;
; LPM_WIDTHB                                     ; 8        ; Untyped             ;
; LPM_WIDTHP                                     ; 16       ; Untyped             ;
; LPM_WIDTHR                                     ; 16       ; Untyped             ;
; LPM_WIDTHS                                     ; 1        ; Untyped             ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped             ;
; LPM_PIPELINE                                   ; 0        ; Untyped             ;
; LATENCY                                        ; 0        ; Untyped             ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped             ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped             ;
; USE_EAB                                        ; OFF      ; Untyped             ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped             ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped             ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped             ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped             ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped             ;
; CBXI_PARAMETER                                 ; mult_0ls ; Untyped             ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped             ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped             ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped             ;
+------------------------------------------------+----------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                      ;
+-------------------------------+-----------------------------------+
; Name                          ; Value                             ;
+-------------------------------+-----------------------------------+
; Number of entity instances    ; 1                                 ;
; Entity Instance               ; bclk:bclk|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                            ;
;     -- PLL_TYPE               ; AUTO                              ;
;     -- PRIMARY_CLOCK          ; INCLK0                            ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                             ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                 ;
;     -- VCO_MULTIPLY_BY        ; 0                                 ;
;     -- VCO_DIVIDE_BY          ; 0                                 ;
+-------------------------------+-----------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                  ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Name                                      ; Value                                                                 ;
+-------------------------------------------+-----------------------------------------------------------------------+
; Number of entity instances                ; 5                                                                     ;
; Entity Instance                           ; shift_reg:reg|altsyncram:altsyncram_component                         ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 16                                                                    ;
;     -- NUMWORDS_A                         ; 32768                                                                 ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 16                                                                    ;
;     -- NUMWORDS_B                         ; 32768                                                                 ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                              ;
; Entity Instance                           ; plot_controller:plot|plot_ram:plt_ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                                             ;
;     -- WIDTH_A                            ; 1                                                                     ;
;     -- NUMWORDS_A                         ; 262144                                                                ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                          ;
;     -- WIDTH_B                            ; 1                                                                     ;
;     -- NUMWORDS_B                         ; 262144                                                                ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                              ;
; Entity Instance                           ; fft:fft|ram_ip:ram|altsyncram:altsyncram_component                    ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 32                                                                    ;
;     -- NUMWORDS_A                         ; 512                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 32                                                                    ;
;     -- NUMWORDS_B                         ; 512                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                              ;
; Entity Instance                           ; fifo:fifoA|altsyncram:altsyncram_component                            ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 12                                                                    ;
;     -- NUMWORDS_A                         ; 512                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 12                                                                    ;
;     -- NUMWORDS_B                         ; 512                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
; Entity Instance                           ; fifo:fifoB|altsyncram:altsyncram_component                            ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                       ;
;     -- WIDTH_A                            ; 12                                                                    ;
;     -- NUMWORDS_A                         ; 512                                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                ;
;     -- WIDTH_B                            ; 12                                                                    ;
;     -- NUMWORDS_B                         ; 512                                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                                ;
;     -- OUTDATA_REG_B                      ; CLOCK0                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                  ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                             ;
+-------------------------------------------+-----------------------------------------------------------------------+


+------------------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                                     ;
+---------------------------------------+--------------------------------------------+
; Name                                  ; Value                                      ;
+---------------------------------------+--------------------------------------------+
; Number of entity instances            ; 9                                          ;
; Entity Instance                       ; plot_controller:plot|lpm_mult:Mult0        ;
;     -- LPM_WIDTHA                     ; 11                                         ;
;     -- LPM_WIDTHB                     ; 11                                         ;
;     -- LPM_WIDTHP                     ; 22                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                        ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; plot_controller:plot|lpm_mult:Mult1        ;
;     -- LPM_WIDTHA                     ; 9                                          ;
;     -- LPM_WIDTHB                     ; 10                                         ;
;     -- LPM_WIDTHP                     ; 19                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; YES                                        ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; fft:fft|lpm_mult:Mult1                     ;
;     -- LPM_WIDTHA                     ; 14                                         ;
;     -- LPM_WIDTHB                     ; 14                                         ;
;     -- LPM_WIDTHP                     ; 28                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; fft:fft|lpm_mult:Mult2                     ;
;     -- LPM_WIDTHA                     ; 14                                         ;
;     -- LPM_WIDTHB                     ; 14                                         ;
;     -- LPM_WIDTHP                     ; 28                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; fft:fft|butterfly:butterfly|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 10                                         ;
;     -- LPM_WIDTHB                     ; 16                                         ;
;     -- LPM_WIDTHP                     ; 26                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; fft:fft|butterfly:butterfly|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 11                                         ;
;     -- LPM_WIDTHB                     ; 16                                         ;
;     -- LPM_WIDTHP                     ; 27                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; fft:fft|butterfly:butterfly|lpm_mult:Mult2 ;
;     -- LPM_WIDTHA                     ; 10                                         ;
;     -- LPM_WIDTHB                     ; 16                                         ;
;     -- LPM_WIDTHP                     ; 26                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; fft:fft|butterfly:butterfly|lpm_mult:Mult3 ;
;     -- LPM_WIDTHA                     ; 11                                         ;
;     -- LPM_WIDTHB                     ; 16                                         ;
;     -- LPM_WIDTHP                     ; 27                                         ;
;     -- LPM_REPRESENTATION             ; SIGNED                                     ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
; Entity Instance                       ; fft:fft|lpm_mult:Mult0                     ;
;     -- LPM_WIDTHA                     ; 8                                          ;
;     -- LPM_WIDTHB                     ; 8                                          ;
;     -- LPM_WIDTHP                     ; 16                                         ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                                   ;
;     -- INPUT_A_IS_CONSTANT            ; NO                                         ;
;     -- INPUT_B_IS_CONSTANT            ; NO                                         ;
;     -- USE_EAB                        ; OFF                                        ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                                       ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                                         ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                                         ;
+---------------------------------------+--------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "i2s_receiver:i2s"                                                                           ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; l_data[9..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r_data       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo:fifoB"                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; address_b[8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_a       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wren_b       ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fifo:fifoA"                                                                                 ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; Port         ; Type   ; Severity ; Details                                                                             ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+
; address_b[8] ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_a       ; Input  ; Info     ; Stuck at VCC                                                                        ;
; wren_b       ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_a          ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft:fft|butterfly:butterfly"                                                                 ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; Port          ; Type   ; Severity ; Details                                                                             ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+
; sa[0][31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sa[1][31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sb[0][31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; sb[1][31..16] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "fft:fft"                                                                            ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                             ;
+------+--------+----------+-------------------------------------------------------------------------------------+
; done ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "plot_controller:plot|draw_line:line0"                                                     ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                             ;
+------------+--------+----------+-------------------------------------------------------------------------------------+
; y1[31..8]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; x2[31..10] ; Input  ; Info     ; Stuck at GND                                                                        ;
; y2[31..8]  ; Input  ; Info     ; Stuck at GND                                                                        ;
; x[31..10]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; y[31..10]  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; oe         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; done       ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------+
; Port Connectivity Checks: "plot_controller:plot|plot_ram:plt_ram" ;
+------+-------+----------+-----------------------------------------+
; Port ; Type  ; Severity ; Details                                 ;
+------+-------+----------+-----------------------------------------+
; aclr ; Input ; Info     ; Stuck at GND                            ;
+------+-------+----------+-----------------------------------------+


+---------------------------------------------------+
; Port Connectivity Checks: "plot_controller:plot"  ;
+-----------------+-------+----------+--------------+
; Port            ; Type  ; Severity ; Details      ;
+-----------------+-------+----------+--------------+
; pixel_x[31..11] ; Input ; Info     ; Stuck at GND ;
; pixel_y[31..11] ; Input ; Info     ; Stuck at GND ;
+-----------------+-------+----------+--------------+


+------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "shift_reg:reg"                                                                        ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; Port   ; Type   ; Severity ; Details                                                                             ;
+--------+--------+----------+-------------------------------------------------------------------------------------+
; data_a ; Input  ; Info     ; Stuck at GND                                                                        ;
; wren_a ; Input  ; Info     ; Stuck at GND                                                                        ;
; q_b    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+--------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 22                          ;
; cycloneiii_ff         ; 734                         ;
;     ENA               ; 489                         ;
;     ENA SCLR          ; 49                          ;
;     ENA SLD           ; 60                          ;
;     plain             ; 136                         ;
; cycloneiii_lcell_comb ; 3854                        ;
;     arith             ; 1581                        ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 408                         ;
;         3 data inputs ; 1171                        ;
;     normal            ; 2273                        ;
;         0 data inputs ; 98                          ;
;         1 data inputs ; 50                          ;
;         2 data inputs ; 317                         ;
;         3 data inputs ; 750                         ;
;         4 data inputs ; 1058                        ;
; cycloneiii_mac_mult   ; 7                           ;
; cycloneiii_mac_out    ; 7                           ;
; cycloneiii_pll        ; 1                           ;
; cycloneiii_ram_block  ; 152                         ;
;                       ;                             ;
; Max LUT depth         ; 111.90                      ;
; Average LUT depth     ; 40.92                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:01:43     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition
    Info: Processing started: Sun Nov 27 11:33:56 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off spectrum_analyzer -c spectrum_analyzer
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file spectrum_analyzer.vhd
    Info (12022): Found design unit 1: spectrum_analyzer-arch File: /home/tomek/vhdl/spctr/spectrum_analyzer/spectrum_analyzer.vhd Line: 25
    Info (12023): Found entity 1: spectrum_analyzer File: /home/tomek/vhdl/spctr/spectrum_analyzer/spectrum_analyzer.vhd Line: 7
Info (12021): Found 1 design units, including 0 entities, in source file common.vhd
    Info (12022): Found design unit 1: common File: /home/tomek/vhdl/spctr/spectrum_analyzer/common.vhd Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file fifo_queue.vhd
    Info (12022): Found design unit 1: queue-arch File: /home/tomek/vhdl/spctr/spectrum_analyzer/fifo_queue.vhd Line: 18
    Info (12023): Found entity 1: queue File: /home/tomek/vhdl/spctr/spectrum_analyzer/fifo_queue.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file plot_controller.vhd
    Info (12022): Found design unit 1: plot_controller-arch File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 21
    Info (12023): Found entity 1: plot_controller File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file vga_controller.vhd
    Info (12022): Found design unit 1: vga_controller-arch File: /home/tomek/vhdl/spctr/spectrum_analyzer/vga_controller.vhd Line: 27
    Info (12023): Found entity 1: vga_controller File: /home/tomek/vhdl/spctr/spectrum_analyzer/vga_controller.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file trig_tb.vhd
    Info (12022): Found design unit 1: trig_tb-sim File: /home/tomek/vhdl/spctr/spectrum_analyzer/trig_tb.vhd Line: 11
    Info (12023): Found entity 1: trig_tb File: /home/tomek/vhdl/spctr/spectrum_analyzer/trig_tb.vhd Line: 8
Info (12021): Found 2 design units, including 0 entities, in source file trigonometric.vhd
    Info (12022): Found design unit 1: trigonometric File: /home/tomek/vhdl/spctr/spectrum_analyzer/trigonometric.vhd Line: 3
    Info (12022): Found design unit 2: trigonometric-body File: /home/tomek/vhdl/spctr/spectrum_analyzer/trigonometric.vhd Line: 137
Info (12021): Found 2 design units, including 1 entities, in source file sin_test.vhd
    Info (12022): Found design unit 1: sin_test-rtl File: /home/tomek/vhdl/spctr/spectrum_analyzer/sin_test.vhd Line: 14
    Info (12023): Found entity 1: sin_test File: /home/tomek/vhdl/spctr/spectrum_analyzer/sin_test.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file cos_test.vhd
    Info (12022): Found design unit 1: cos_test-rtl File: /home/tomek/vhdl/spctr/spectrum_analyzer/cos_test.vhd Line: 14
    Info (12023): Found entity 1: cos_test File: /home/tomek/vhdl/spctr/spectrum_analyzer/cos_test.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-rtl File: /home/tomek/vhdl/spctr/spectrum_analyzer/ram.vhd Line: 22
    Info (12023): Found entity 1: ram File: /home/tomek/vhdl/spctr/spectrum_analyzer/ram.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file fft.vhd
    Info (12022): Found design unit 1: fft-rtl File: /home/tomek/vhdl/spctr/spectrum_analyzer/fft.vhd Line: 26
    Info (12023): Found entity 1: fft File: /home/tomek/vhdl/spctr/spectrum_analyzer/fft.vhd Line: 9
Info (12021): Found 2 design units, including 1 entities, in source file butterfly.vhd
    Info (12022): Found design unit 1: butterfly-rtl File: /home/tomek/vhdl/spctr/spectrum_analyzer/butterfly.vhd Line: 19
    Info (12023): Found entity 1: butterfly File: /home/tomek/vhdl/spctr/spectrum_analyzer/butterfly.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file i2s_receiver.vhd
    Info (12022): Found design unit 1: i2s_receiver-rtl File: /home/tomek/vhdl/spctr/spectrum_analyzer/i2s_receiver.vhd Line: 23
    Info (12023): Found entity 1: i2s_receiver File: /home/tomek/vhdl/spctr/spectrum_analyzer/i2s_receiver.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file ram_ip.vhd
    Info (12022): Found design unit 1: ram_ip-SYN File: /home/tomek/vhdl/spctr/spectrum_analyzer/ram_ip.vhd Line: 59
    Info (12023): Found entity 1: ram_ip File: /home/tomek/vhdl/spctr/spectrum_analyzer/ram_ip.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file bclk.vhd
    Info (12022): Found design unit 1: bclk-SYN File: /home/tomek/vhdl/spctr/spectrum_analyzer/bclk.vhd Line: 52
    Info (12023): Found entity 1: bclk File: /home/tomek/vhdl/spctr/spectrum_analyzer/bclk.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file fft_tb2.vhd
    Info (12022): Found design unit 1: fft_tb2-sim File: /home/tomek/vhdl/spctr/spectrum_analyzer/fft_tb2.vhd Line: 11
    Info (12023): Found entity 1: fft_tb2 File: /home/tomek/vhdl/spctr/spectrum_analyzer/fft_tb2.vhd Line: 8
Info (12021): Found 2 design units, including 1 entities, in source file shift_reg.vhd
    Info (12022): Found design unit 1: shift_reg-SYN File: /home/tomek/vhdl/spctr/spectrum_analyzer/shift_reg.vhd Line: 59
    Info (12023): Found entity 1: shift_reg File: /home/tomek/vhdl/spctr/spectrum_analyzer/shift_reg.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file vector_inverter.vhd
    Info (12022): Found design unit 1: vector_inverter-arch File: /home/tomek/vhdl/spctr/spectrum_analyzer/vector_inverter.vhd Line: 14
    Info (12023): Found entity 1: vector_inverter File: /home/tomek/vhdl/spctr/spectrum_analyzer/vector_inverter.vhd Line: 7
Info (12021): Found 2 design units, including 1 entities, in source file plot_ram.vhd
    Info (12022): Found design unit 1: plot_ram-SYN File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_ram.vhd Line: 57
    Info (12023): Found entity 1: plot_ram File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_ram.vhd Line: 43
Info (12021): Found 2 design units, including 1 entities, in source file draw_line.vhd
    Info (12022): Found design unit 1: draw_line-rtl File: /home/tomek/vhdl/spctr/spectrum_analyzer/draw_line.vhd Line: 22
    Info (12023): Found entity 1: draw_line File: /home/tomek/vhdl/spctr/spectrum_analyzer/draw_line.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file fifo.vhd
    Info (12022): Found design unit 1: fifo-SYN File: /home/tomek/vhdl/spctr/spectrum_analyzer/fifo.vhd Line: 59
    Info (12023): Found entity 1: fifo File: /home/tomek/vhdl/spctr/spectrum_analyzer/fifo.vhd Line: 43
Info (12127): Elaborating entity "spectrum_analyzer" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at spectrum_analyzer.vhd(14): used explicit default value for signal "mic_vcc" because signal was never assigned a value File: /home/tomek/vhdl/spctr/spectrum_analyzer/spectrum_analyzer.vhd Line: 14
Warning (10540): VHDL Signal Declaration warning at spectrum_analyzer.vhd(15): used explicit default value for signal "mic_gnd" because signal was never assigned a value File: /home/tomek/vhdl/spctr/spectrum_analyzer/spectrum_analyzer.vhd Line: 15
Warning (10036): Verilog HDL or VHDL warning at spectrum_analyzer.vhd(30): object "r_data" assigned a value but never read File: /home/tomek/vhdl/spctr/spectrum_analyzer/spectrum_analyzer.vhd Line: 30
Warning (10036): Verilog HDL or VHDL warning at spectrum_analyzer.vhd(38): object "done_f" assigned a value but never read File: /home/tomek/vhdl/spctr/spectrum_analyzer/spectrum_analyzer.vhd Line: 38
Warning (10036): Verilog HDL or VHDL warning at spectrum_analyzer.vhd(42): object "qB" assigned a value but never read File: /home/tomek/vhdl/spctr/spectrum_analyzer/spectrum_analyzer.vhd Line: 42
Warning (10036): Verilog HDL or VHDL warning at spectrum_analyzer.vhd(47): object "fifoA_q_a" assigned a value but never read File: /home/tomek/vhdl/spctr/spectrum_analyzer/spectrum_analyzer.vhd Line: 47
Warning (10036): Verilog HDL or VHDL warning at spectrum_analyzer.vhd(47): object "fifoB_q_a" assigned a value but never read File: /home/tomek/vhdl/spctr/spectrum_analyzer/spectrum_analyzer.vhd Line: 47
Warning (10541): VHDL Signal Declaration warning at spectrum_analyzer.vhd(48): used implicit default value for signal "fifoA_data_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/tomek/vhdl/spctr/spectrum_analyzer/spectrum_analyzer.vhd Line: 48
Warning (10541): VHDL Signal Declaration warning at spectrum_analyzer.vhd(48): used implicit default value for signal "fifoB_data_b" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: /home/tomek/vhdl/spctr/spectrum_analyzer/spectrum_analyzer.vhd Line: 48
Info (12128): Elaborating entity "bclk" for hierarchy "bclk:bclk" File: /home/tomek/vhdl/spctr/spectrum_analyzer/spectrum_analyzer.vhd Line: 54
Info (12128): Elaborating entity "altpll" for hierarchy "bclk:bclk|altpll:altpll_component" File: /home/tomek/vhdl/spctr/spectrum_analyzer/bclk.vhd Line: 134
Info (12130): Elaborated megafunction instantiation "bclk:bclk|altpll:altpll_component" File: /home/tomek/vhdl/spctr/spectrum_analyzer/bclk.vhd Line: 134
Info (12133): Instantiated megafunction "bclk:bclk|altpll:altpll_component" with the following parameter: File: /home/tomek/vhdl/spctr/spectrum_analyzer/bclk.vhd Line: 134
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "53"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "3"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=bclk"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/bclk_altpll.v
    Info (12023): Found entity 1: bclk_altpll File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/bclk_altpll.v Line: 30
Info (12128): Elaborating entity "bclk_altpll" for hierarchy "bclk:bclk|altpll:altpll_component|bclk_altpll:auto_generated" File: /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "shift_reg" for hierarchy "shift_reg:reg" File: /home/tomek/vhdl/spctr/spectrum_analyzer/spectrum_analyzer.vhd Line: 57
Info (12128): Elaborating entity "altsyncram" for hierarchy "shift_reg:reg|altsyncram:altsyncram_component" File: /home/tomek/vhdl/spctr/spectrum_analyzer/shift_reg.vhd Line: 68
Info (12130): Elaborated megafunction instantiation "shift_reg:reg|altsyncram:altsyncram_component" File: /home/tomek/vhdl/spctr/spectrum_analyzer/shift_reg.vhd Line: 68
Info (12133): Instantiated megafunction "shift_reg:reg|altsyncram:altsyncram_component" with the following parameter: File: /home/tomek/vhdl/spctr/spectrum_analyzer/shift_reg.vhd Line: 68
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "32768"
    Info (12134): Parameter "numwords_b" = "32768"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_b" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "widthad_b" = "15"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_a0p3.tdf
    Info (12023): Found entity 1: altsyncram_a0p3 File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/altsyncram_a0p3.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_a0p3" for hierarchy "shift_reg:reg|altsyncram:altsyncram_component|altsyncram_a0p3:auto_generated" File: /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_c7a.tdf
    Info (12023): Found entity 1: decode_c7a File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/decode_c7a.tdf Line: 23
Info (12128): Elaborating entity "decode_c7a" for hierarchy "shift_reg:reg|altsyncram:altsyncram_component|altsyncram_a0p3:auto_generated|decode_c7a:decode2" File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/altsyncram_a0p3.tdf Line: 49
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_b3b.tdf
    Info (12023): Found entity 1: mux_b3b File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/mux_b3b.tdf Line: 23
Info (12128): Elaborating entity "mux_b3b" for hierarchy "shift_reg:reg|altsyncram:altsyncram_component|altsyncram_a0p3:auto_generated|mux_b3b:mux4" File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/altsyncram_a0p3.tdf Line: 51
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:vga" File: /home/tomek/vhdl/spctr/spectrum_analyzer/spectrum_analyzer.vhd Line: 61
Info (12128): Elaborating entity "plot_controller" for hierarchy "plot_controller:plot" File: /home/tomek/vhdl/spctr/spectrum_analyzer/spectrum_analyzer.vhd Line: 65
Warning (10540): VHDL Signal Declaration warning at plot_controller.vhd(45): used explicit default value for signal "aclr" because signal was never assigned a value File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 45
Warning (10036): Verilog HDL or VHDL warning at plot_controller.vhd(54): object "line_select" assigned a value but never read File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 54
Warning (10036): Verilog HDL or VHDL warning at plot_controller.vhd(59): object "line_select_out" assigned a value but never read File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 59
Info (10041): Inferred latch for "new_fft_y[0]" at plot_controller.vhd(165) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 165
Info (10041): Inferred latch for "new_fft_y[1]" at plot_controller.vhd(165) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 165
Info (10041): Inferred latch for "new_fft_y[2]" at plot_controller.vhd(165) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 165
Info (10041): Inferred latch for "new_fft_y[3]" at plot_controller.vhd(165) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 165
Info (10041): Inferred latch for "new_fft_y[4]" at plot_controller.vhd(165) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 165
Info (10041): Inferred latch for "new_fft_y[5]" at plot_controller.vhd(165) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 165
Info (10041): Inferred latch for "new_fft_y[6]" at plot_controller.vhd(165) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 165
Info (10041): Inferred latch for "new_fft_y[7]" at plot_controller.vhd(165) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 165
Info (10041): Inferred latch for "y2[0]" at plot_controller.vhd(163) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 163
Info (10041): Inferred latch for "y2[1]" at plot_controller.vhd(163) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 163
Info (10041): Inferred latch for "y2[2]" at plot_controller.vhd(163) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 163
Info (10041): Inferred latch for "y2[3]" at plot_controller.vhd(163) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 163
Info (10041): Inferred latch for "y2[4]" at plot_controller.vhd(163) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 163
Info (10041): Inferred latch for "y2[5]" at plot_controller.vhd(163) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 163
Info (10041): Inferred latch for "y2[6]" at plot_controller.vhd(163) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 163
Info (10041): Inferred latch for "y2[7]" at plot_controller.vhd(163) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 163
Info (10041): Inferred latch for "y2[8]" at plot_controller.vhd(163) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 163
Info (10041): Inferred latch for "y2[9]" at plot_controller.vhd(163) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 163
Info (10041): Inferred latch for "y2[10]" at plot_controller.vhd(163) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 163
Info (10041): Inferred latch for "y2[11]" at plot_controller.vhd(163) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 163
Info (10041): Inferred latch for "y2[12]" at plot_controller.vhd(163) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 163
Info (10041): Inferred latch for "y2[13]" at plot_controller.vhd(163) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 163
Info (10041): Inferred latch for "y2[14]" at plot_controller.vhd(163) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 163
Info (10041): Inferred latch for "y2[15]" at plot_controller.vhd(163) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 163
Info (10041): Inferred latch for "y2[16]" at plot_controller.vhd(163) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 163
Info (10041): Inferred latch for "y2[17]" at plot_controller.vhd(163) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 163
Info (10041): Inferred latch for "y2[18]" at plot_controller.vhd(163) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 163
Info (10041): Inferred latch for "y2[19]" at plot_controller.vhd(163) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 163
Info (10041): Inferred latch for "y2[20]" at plot_controller.vhd(163) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 163
Info (10041): Inferred latch for "y2[21]" at plot_controller.vhd(163) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 163
Info (10041): Inferred latch for "y2[22]" at plot_controller.vhd(163) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 163
Info (10041): Inferred latch for "y2[23]" at plot_controller.vhd(163) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 163
Info (10041): Inferred latch for "y2[24]" at plot_controller.vhd(163) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 163
Info (10041): Inferred latch for "y2[25]" at plot_controller.vhd(163) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 163
Info (10041): Inferred latch for "y2[26]" at plot_controller.vhd(163) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 163
Info (10041): Inferred latch for "y2[27]" at plot_controller.vhd(163) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 163
Info (10041): Inferred latch for "y2[28]" at plot_controller.vhd(163) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 163
Info (10041): Inferred latch for "y2[29]" at plot_controller.vhd(163) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 163
Info (10041): Inferred latch for "y2[30]" at plot_controller.vhd(163) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 163
Info (10041): Inferred latch for "y2[31]" at plot_controller.vhd(163) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 163
Info (10041): Inferred latch for "x2[0]" at plot_controller.vhd(162) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 162
Info (10041): Inferred latch for "x2[1]" at plot_controller.vhd(162) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 162
Info (10041): Inferred latch for "x2[2]" at plot_controller.vhd(162) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 162
Info (10041): Inferred latch for "x2[3]" at plot_controller.vhd(162) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 162
Info (10041): Inferred latch for "x2[4]" at plot_controller.vhd(162) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 162
Info (10041): Inferred latch for "x2[5]" at plot_controller.vhd(162) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 162
Info (10041): Inferred latch for "x2[6]" at plot_controller.vhd(162) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 162
Info (10041): Inferred latch for "x2[7]" at plot_controller.vhd(162) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 162
Info (10041): Inferred latch for "x2[8]" at plot_controller.vhd(162) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 162
Info (10041): Inferred latch for "x2[9]" at plot_controller.vhd(162) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 162
Info (10041): Inferred latch for "x2[10]" at plot_controller.vhd(162) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 162
Info (10041): Inferred latch for "x2[11]" at plot_controller.vhd(162) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 162
Info (10041): Inferred latch for "x2[12]" at plot_controller.vhd(162) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 162
Info (10041): Inferred latch for "x2[13]" at plot_controller.vhd(162) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 162
Info (10041): Inferred latch for "x2[14]" at plot_controller.vhd(162) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 162
Info (10041): Inferred latch for "x2[15]" at plot_controller.vhd(162) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 162
Info (10041): Inferred latch for "x2[16]" at plot_controller.vhd(162) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 162
Info (10041): Inferred latch for "x2[17]" at plot_controller.vhd(162) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 162
Info (10041): Inferred latch for "x2[18]" at plot_controller.vhd(162) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 162
Info (10041): Inferred latch for "x2[19]" at plot_controller.vhd(162) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 162
Info (10041): Inferred latch for "x2[20]" at plot_controller.vhd(162) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 162
Info (10041): Inferred latch for "x2[21]" at plot_controller.vhd(162) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 162
Info (10041): Inferred latch for "x2[22]" at plot_controller.vhd(162) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 162
Info (10041): Inferred latch for "x2[23]" at plot_controller.vhd(162) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 162
Info (10041): Inferred latch for "x2[24]" at plot_controller.vhd(162) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 162
Info (10041): Inferred latch for "x2[25]" at plot_controller.vhd(162) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 162
Info (10041): Inferred latch for "x2[26]" at plot_controller.vhd(162) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 162
Info (10041): Inferred latch for "x2[27]" at plot_controller.vhd(162) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 162
Info (10041): Inferred latch for "x2[28]" at plot_controller.vhd(162) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 162
Info (10041): Inferred latch for "x2[29]" at plot_controller.vhd(162) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 162
Info (10041): Inferred latch for "x2[30]" at plot_controller.vhd(162) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 162
Info (10041): Inferred latch for "x2[31]" at plot_controller.vhd(162) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 162
Info (10041): Inferred latch for "y1[0]" at plot_controller.vhd(160) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 160
Info (10041): Inferred latch for "y1[1]" at plot_controller.vhd(160) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 160
Info (10041): Inferred latch for "y1[2]" at plot_controller.vhd(160) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 160
Info (10041): Inferred latch for "y1[3]" at plot_controller.vhd(160) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 160
Info (10041): Inferred latch for "y1[4]" at plot_controller.vhd(160) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 160
Info (10041): Inferred latch for "y1[5]" at plot_controller.vhd(160) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 160
Info (10041): Inferred latch for "y1[6]" at plot_controller.vhd(160) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 160
Info (10041): Inferred latch for "y1[7]" at plot_controller.vhd(160) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 160
Info (10041): Inferred latch for "y1[8]" at plot_controller.vhd(160) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 160
Info (10041): Inferred latch for "y1[9]" at plot_controller.vhd(160) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 160
Info (10041): Inferred latch for "y1[10]" at plot_controller.vhd(160) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 160
Info (10041): Inferred latch for "y1[11]" at plot_controller.vhd(160) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 160
Info (10041): Inferred latch for "y1[12]" at plot_controller.vhd(160) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 160
Info (10041): Inferred latch for "y1[13]" at plot_controller.vhd(160) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 160
Info (10041): Inferred latch for "y1[14]" at plot_controller.vhd(160) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 160
Info (10041): Inferred latch for "y1[15]" at plot_controller.vhd(160) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 160
Info (10041): Inferred latch for "y1[16]" at plot_controller.vhd(160) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 160
Info (10041): Inferred latch for "y1[17]" at plot_controller.vhd(160) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 160
Info (10041): Inferred latch for "y1[18]" at plot_controller.vhd(160) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 160
Info (10041): Inferred latch for "y1[19]" at plot_controller.vhd(160) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 160
Info (10041): Inferred latch for "y1[20]" at plot_controller.vhd(160) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 160
Info (10041): Inferred latch for "y1[21]" at plot_controller.vhd(160) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 160
Info (10041): Inferred latch for "y1[22]" at plot_controller.vhd(160) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 160
Info (10041): Inferred latch for "y1[23]" at plot_controller.vhd(160) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 160
Info (10041): Inferred latch for "y1[24]" at plot_controller.vhd(160) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 160
Info (10041): Inferred latch for "y1[25]" at plot_controller.vhd(160) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 160
Info (10041): Inferred latch for "y1[26]" at plot_controller.vhd(160) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 160
Info (10041): Inferred latch for "y1[27]" at plot_controller.vhd(160) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 160
Info (10041): Inferred latch for "y1[28]" at plot_controller.vhd(160) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 160
Info (10041): Inferred latch for "y1[29]" at plot_controller.vhd(160) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 160
Info (10041): Inferred latch for "y1[30]" at plot_controller.vhd(160) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 160
Info (10041): Inferred latch for "y1[31]" at plot_controller.vhd(160) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 160
Info (10041): Inferred latch for "x1[0]" at plot_controller.vhd(159) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
Info (10041): Inferred latch for "x1[1]" at plot_controller.vhd(159) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
Info (10041): Inferred latch for "x1[2]" at plot_controller.vhd(159) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
Info (10041): Inferred latch for "x1[3]" at plot_controller.vhd(159) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
Info (10041): Inferred latch for "x1[4]" at plot_controller.vhd(159) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
Info (10041): Inferred latch for "x1[5]" at plot_controller.vhd(159) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
Info (10041): Inferred latch for "x1[6]" at plot_controller.vhd(159) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
Info (10041): Inferred latch for "x1[7]" at plot_controller.vhd(159) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
Info (10041): Inferred latch for "x1[8]" at plot_controller.vhd(159) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
Info (10041): Inferred latch for "x1[9]" at plot_controller.vhd(159) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
Info (10041): Inferred latch for "x1[10]" at plot_controller.vhd(159) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
Info (10041): Inferred latch for "x1[11]" at plot_controller.vhd(159) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
Info (10041): Inferred latch for "x1[12]" at plot_controller.vhd(159) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
Info (10041): Inferred latch for "x1[13]" at plot_controller.vhd(159) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
Info (10041): Inferred latch for "x1[14]" at plot_controller.vhd(159) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
Info (10041): Inferred latch for "x1[15]" at plot_controller.vhd(159) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
Info (10041): Inferred latch for "x1[16]" at plot_controller.vhd(159) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
Info (10041): Inferred latch for "x1[17]" at plot_controller.vhd(159) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
Info (10041): Inferred latch for "x1[18]" at plot_controller.vhd(159) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
Info (10041): Inferred latch for "x1[19]" at plot_controller.vhd(159) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
Info (10041): Inferred latch for "x1[20]" at plot_controller.vhd(159) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
Info (10041): Inferred latch for "x1[21]" at plot_controller.vhd(159) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
Info (10041): Inferred latch for "x1[22]" at plot_controller.vhd(159) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
Info (10041): Inferred latch for "x1[23]" at plot_controller.vhd(159) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
Info (10041): Inferred latch for "x1[24]" at plot_controller.vhd(159) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
Info (10041): Inferred latch for "x1[25]" at plot_controller.vhd(159) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
Info (10041): Inferred latch for "x1[26]" at plot_controller.vhd(159) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
Info (10041): Inferred latch for "x1[27]" at plot_controller.vhd(159) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
Info (10041): Inferred latch for "x1[28]" at plot_controller.vhd(159) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
Info (10041): Inferred latch for "x1[29]" at plot_controller.vhd(159) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
Info (10041): Inferred latch for "x1[30]" at plot_controller.vhd(159) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
Info (10041): Inferred latch for "x1[31]" at plot_controller.vhd(159) File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
Info (12128): Elaborating entity "plot_ram" for hierarchy "plot_controller:plot|plot_ram:plt_ram" File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 73
Info (12128): Elaborating entity "altsyncram" for hierarchy "plot_controller:plot|plot_ram:plt_ram|altsyncram:altsyncram_component" File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_ram.vhd Line: 64
Info (12130): Elaborated megafunction instantiation "plot_controller:plot|plot_ram:plt_ram|altsyncram:altsyncram_component" File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_ram.vhd Line: 64
Info (12133): Instantiated megafunction "plot_controller:plot|plot_ram:plt_ram|altsyncram:altsyncram_component" with the following parameter: File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_ram.vhd Line: 64
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "CLEAR0"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "NORMAL"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "262144"
    Info (12134): Parameter "numwords_b" = "262144"
    Info (12134): Parameter "operation_mode" = "DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "CLEAR0"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "1"
    Info (12134): Parameter "width_b" = "1"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "18"
    Info (12134): Parameter "widthad_b" = "18"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i7o3.tdf
    Info (12023): Found entity 1: altsyncram_i7o3 File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/altsyncram_i7o3.tdf Line: 32
Info (12128): Elaborating entity "altsyncram_i7o3" for hierarchy "plot_controller:plot|plot_ram:plt_ram|altsyncram:altsyncram_component|altsyncram_i7o3:auto_generated" File: /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_09a.tdf
    Info (12023): Found entity 1: decode_09a File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/decode_09a.tdf Line: 23
Info (12128): Elaborating entity "decode_09a" for hierarchy "plot_controller:plot|plot_ram:plt_ram|altsyncram:altsyncram_component|altsyncram_i7o3:auto_generated|decode_09a:decode2" File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/altsyncram_i7o3.tdf Line: 45
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_93b.tdf
    Info (12023): Found entity 1: mux_93b File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/mux_93b.tdf Line: 23
Info (12128): Elaborating entity "mux_93b" for hierarchy "plot_controller:plot|plot_ram:plt_ram|altsyncram:altsyncram_component|altsyncram_i7o3:auto_generated|mux_93b:mux3" File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/altsyncram_i7o3.tdf Line: 46
Info (12128): Elaborating entity "draw_line" for hierarchy "plot_controller:plot|draw_line:line0" File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 84
Info (12128): Elaborating entity "fft" for hierarchy "fft:fft" File: /home/tomek/vhdl/spctr/spectrum_analyzer/spectrum_analyzer.vhd Line: 70
Warning (10036): Verilog HDL or VHDL warning at fft.vhd(48): object "rdwr_wait" assigned a value but never read File: /home/tomek/vhdl/spctr/spectrum_analyzer/fft.vhd Line: 48
Warning (10036): Verilog HDL or VHDL warning at fft.vhd(53): object "fft_counter" assigned a value but never read File: /home/tomek/vhdl/spctr/spectrum_analyzer/fft.vhd Line: 53
Info (12128): Elaborating entity "ram_ip" for hierarchy "fft:fft|ram_ip:ram" File: /home/tomek/vhdl/spctr/spectrum_analyzer/fft.vhd Line: 67
Info (12128): Elaborating entity "altsyncram" for hierarchy "fft:fft|ram_ip:ram|altsyncram:altsyncram_component" File: /home/tomek/vhdl/spctr/spectrum_analyzer/ram_ip.vhd Line: 68
Info (12130): Elaborated megafunction instantiation "fft:fft|ram_ip:ram|altsyncram:altsyncram_component" File: /home/tomek/vhdl/spctr/spectrum_analyzer/ram_ip.vhd Line: 68
Info (12133): Instantiated megafunction "fft:fft|ram_ip:ram|altsyncram:altsyncram_component" with the following parameter: File: /home/tomek/vhdl/spctr/spectrum_analyzer/ram_ip.vhd Line: 68
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "OLD_DATA"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_NO_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "32"
    Info (12134): Parameter "width_b" = "32"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8mo3.tdf
    Info (12023): Found entity 1: altsyncram_8mo3 File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/altsyncram_8mo3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_8mo3" for hierarchy "fft:fft|ram_ip:ram|altsyncram:altsyncram_component|altsyncram_8mo3:auto_generated" File: /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "butterfly" for hierarchy "fft:fft|butterfly:butterfly" File: /home/tomek/vhdl/spctr/spectrum_analyzer/fft.vhd Line: 80
Info (12128): Elaborating entity "vector_inverter" for hierarchy "fft:fft|vector_inverter:inverter" File: /home/tomek/vhdl/spctr/spectrum_analyzer/fft.vhd Line: 90
Info (12128): Elaborating entity "fifo" for hierarchy "fifo:fifoA" File: /home/tomek/vhdl/spctr/spectrum_analyzer/spectrum_analyzer.vhd Line: 76
Info (12128): Elaborating entity "altsyncram" for hierarchy "fifo:fifoA|altsyncram:altsyncram_component" File: /home/tomek/vhdl/spctr/spectrum_analyzer/fifo.vhd Line: 68
Info (12130): Elaborated megafunction instantiation "fifo:fifoA|altsyncram:altsyncram_component" File: /home/tomek/vhdl/spctr/spectrum_analyzer/fifo.vhd Line: 68
Info (12133): Instantiated megafunction "fifo:fifoA|altsyncram:altsyncram_component" with the following parameter: File: /home/tomek/vhdl/spctr/spectrum_analyzer/fifo.vhd Line: 68
    Info (12134): Parameter "address_aclr_a" = "UNUSED"
    Info (12134): Parameter "address_aclr_b" = "NONE"
    Info (12134): Parameter "address_reg_b" = "CLOCK0"
    Info (12134): Parameter "byte_size" = "8"
    Info (12134): Parameter "byteena_aclr_a" = "UNUSED"
    Info (12134): Parameter "byteena_aclr_b" = "NONE"
    Info (12134): Parameter "byteena_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_core_a" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_core_b" = "USE_INPUT_CLKEN"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "ecc_pipeline_stage_enabled" = "FALSE"
    Info (12134): Parameter "enable_ecc" = "FALSE"
    Info (12134): Parameter "implement_in_les" = "OFF"
    Info (12134): Parameter "indata_aclr_a" = "UNUSED"
    Info (12134): Parameter "indata_aclr_b" = "NONE"
    Info (12134): Parameter "indata_reg_b" = "CLOCK0"
    Info (12134): Parameter "init_file" = "UNUSED"
    Info (12134): Parameter "init_file_layout" = "PORT_A"
    Info (12134): Parameter "maximum_depth" = "0"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "numwords_b" = "512"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "outdata_reg_b" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "ram_block_type" = "AUTO"
    Info (12134): Parameter "rdcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "rdcontrol_reg_b" = "CLOCK1"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "read_during_write_mode_port_a" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "read_during_write_mode_port_b" = "NEW_DATA_WITH_NBE_READ"
    Info (12134): Parameter "stratixiv_m144k_allow_dual_clocks" = "ON"
    Info (12134): Parameter "width_a" = "12"
    Info (12134): Parameter "width_b" = "12"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "width_eccstatus" = "3"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "widthad_b" = "9"
    Info (12134): Parameter "wrcontrol_aclr_a" = "UNUSED"
    Info (12134): Parameter "wrcontrol_aclr_b" = "NONE"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK0"
    Info (12134): Parameter "lpm_hint" = "UNUSED"
    Info (12134): Parameter "lpm_type" = "altsyncram"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p7p3.tdf
    Info (12023): Found entity 1: altsyncram_p7p3 File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/altsyncram_p7p3.tdf Line: 28
Info (12128): Elaborating entity "altsyncram_p7p3" for hierarchy "fifo:fifoA|altsyncram:altsyncram_component|altsyncram_p7p3:auto_generated" File: /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 792
Info (12128): Elaborating entity "i2s_receiver" for hierarchy "i2s_receiver:i2s" File: /home/tomek/vhdl/spctr/spectrum_analyzer/spectrum_analyzer.vhd Line: 165
Info (278001): Inferred 15 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "plot_controller:plot|Mult0" File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 168
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "plot_controller:plot|Mult1" File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 169
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fft:fft|Mult1" File: /home/tomek/vhdl/spctr/spectrum_analyzer/fft.vhd Line: 240
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fft:fft|Mult2" File: /home/tomek/vhdl/spctr/spectrum_analyzer/fft.vhd Line: 240
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "fft:fft|Mod1" File: /home/tomek/vhdl/spctr/spectrum_analyzer/fft.vhd Line: 239
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "fft:fft|Div2" File: /home/tomek/vhdl/spctr/spectrum_analyzer/fft.vhd Line: 244
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "fft:fft|Div0" File: /home/tomek/vhdl/spctr/spectrum_analyzer/fft.vhd Line: 147
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "fft:fft|Div3" File: /home/tomek/vhdl/spctr/spectrum_analyzer/fft.vhd Line: 245
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "fft:fft|Div1" File: /home/tomek/vhdl/spctr/spectrum_analyzer/fft.vhd Line: 148
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fft:fft|butterfly:butterfly|Mult1" File: /home/tomek/vhdl/spctr/spectrum_analyzer/butterfly.vhd Line: 90
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fft:fft|butterfly:butterfly|Mult0" File: /home/tomek/vhdl/spctr/spectrum_analyzer/butterfly.vhd Line: 90
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fft:fft|butterfly:butterfly|Mult2" File: /home/tomek/vhdl/spctr/spectrum_analyzer/butterfly.vhd Line: 91
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fft:fft|butterfly:butterfly|Mult3" File: /home/tomek/vhdl/spctr/spectrum_analyzer/butterfly.vhd Line: 91
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "fft:fft|Mod0" File: /home/tomek/vhdl/spctr/spectrum_analyzer/fft.vhd Line: 238
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "fft:fft|Mult0" File: /home/tomek/vhdl/spctr/spectrum_analyzer/fft.vhd Line: 238
Info (12130): Elaborated megafunction instantiation "plot_controller:plot|lpm_mult:Mult0" File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 168
Info (12133): Instantiated megafunction "plot_controller:plot|lpm_mult:Mult0" with the following parameter: File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 168
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "11"
    Info (12134): Parameter "LPM_WIDTHP" = "22"
    Info (12134): Parameter "LPM_WIDTHR" = "22"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "plot_controller:plot|lpm_mult:Mult0|multcore:mult_core", which is child of megafunction instantiation "plot_controller:plot|lpm_mult:Mult0" File: /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "plot_controller:plot|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "plot_controller:plot|lpm_mult:Mult0" File: /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "plot_controller:plot|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "plot_controller:plot|lpm_mult:Mult0" File: /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_bkg.tdf
    Info (12023): Found entity 1: add_sub_bkg File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/add_sub_bkg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "plot_controller:plot|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "plot_controller:plot|lpm_mult:Mult0" File: /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "plot_controller:plot|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "plot_controller:plot|lpm_mult:Mult0" File: /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 115
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_9vg.tdf
    Info (12023): Found entity 1: add_sub_9vg File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/add_sub_9vg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "plot_controller:plot|lpm_mult:Mult0|altshift:external_latency_ffs", which is child of megafunction instantiation "plot_controller:plot|lpm_mult:Mult0" File: /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "plot_controller:plot|lpm_mult:Mult1" File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 169
Info (12133): Instantiated megafunction "plot_controller:plot|lpm_mult:Mult1" with the following parameter: File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 169
    Info (12134): Parameter "LPM_WIDTHA" = "9"
    Info (12134): Parameter "LPM_WIDTHB" = "10"
    Info (12134): Parameter "LPM_WIDTHP" = "19"
    Info (12134): Parameter "LPM_WIDTHR" = "19"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "YES"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12131): Elaborated megafunction instantiation "plot_controller:plot|lpm_mult:Mult1|multcore:mult_core", which is child of megafunction instantiation "plot_controller:plot|lpm_mult:Mult1" File: /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 309
Info (12131): Elaborated megafunction instantiation "plot_controller:plot|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder", which is child of megafunction instantiation "plot_controller:plot|lpm_mult:Mult1" File: /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/multcore.tdf Line: 229
Info (12131): Elaborated megafunction instantiation "plot_controller:plot|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]", which is child of megafunction instantiation "plot_controller:plot|lpm_mult:Mult1" File: /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_drg.tdf
    Info (12023): Found entity 1: add_sub_drg File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/add_sub_drg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "plot_controller:plot|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add", which is child of megafunction instantiation "plot_controller:plot|lpm_mult:Mult1" File: /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 138
Info (12131): Elaborated megafunction instantiation "plot_controller:plot|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]", which is child of megafunction instantiation "plot_controller:plot|lpm_mult:Mult1" File: /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/mpar_add.tdf Line: 78
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_hrg.tdf
    Info (12023): Found entity 1: add_sub_hrg File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/add_sub_hrg.tdf Line: 23
Info (12131): Elaborated megafunction instantiation "plot_controller:plot|lpm_mult:Mult1|altshift:external_latency_ffs", which is child of megafunction instantiation "plot_controller:plot|lpm_mult:Mult1" File: /home/tomek/intelFPGA_lite/20.1/quartus/libraries/megafunctions/lpm_mult.tdf Line: 352
Info (12130): Elaborated megafunction instantiation "fft:fft|lpm_mult:Mult1" File: /home/tomek/vhdl/spctr/spectrum_analyzer/fft.vhd Line: 240
Info (12133): Instantiated megafunction "fft:fft|lpm_mult:Mult1" with the following parameter: File: /home/tomek/vhdl/spctr/spectrum_analyzer/fft.vhd Line: 240
    Info (12134): Parameter "LPM_WIDTHA" = "14"
    Info (12134): Parameter "LPM_WIDTHB" = "14"
    Info (12134): Parameter "LPM_WIDTHP" = "28"
    Info (12134): Parameter "LPM_WIDTHR" = "28"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "6"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_6hs.tdf
    Info (12023): Found entity 1: mult_6hs File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/mult_6hs.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "fft:fft|lpm_divide:Mod1" File: /home/tomek/vhdl/spctr/spectrum_analyzer/fft.vhd Line: 239
Info (12133): Instantiated megafunction "fft:fft|lpm_divide:Mod1" with the following parameter: File: /home/tomek/vhdl/spctr/spectrum_analyzer/fft.vhd Line: 239
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_ikl.tdf
    Info (12023): Found entity 1: lpm_divide_ikl File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/lpm_divide_ikl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_hkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_hkh File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/sign_div_unsign_hkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_cfe.tdf
    Info (12023): Found entity 1: alt_u_div_cfe File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/alt_u_div_cfe.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/add_sub_t3c.tdf Line: 23
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/add_sub_u3c.tdf Line: 23
Info (12130): Elaborated megafunction instantiation "fft:fft|lpm_divide:Div2" File: /home/tomek/vhdl/spctr/spectrum_analyzer/fft.vhd Line: 244
Info (12133): Instantiated megafunction "fft:fft|lpm_divide:Div2" with the following parameter: File: /home/tomek/vhdl/spctr/spectrum_analyzer/fft.vhd Line: 244
    Info (12134): Parameter "LPM_WIDTHN" = "8"
    Info (12134): Parameter "LPM_WIDTHD" = "8"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_dsl.tdf
    Info (12023): Found entity 1: lpm_divide_dsl File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/lpm_divide_dsl.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sign_div_unsign_fkh.tdf
    Info (12023): Found entity 1: sign_div_unsign_fkh File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/sign_div_unsign_fkh.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_8fe.tdf
    Info (12023): Found entity 1: alt_u_div_8fe File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/alt_u_div_8fe.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "fft:fft|lpm_divide:Div0" File: /home/tomek/vhdl/spctr/spectrum_analyzer/fft.vhd Line: 147
Info (12133): Instantiated megafunction "fft:fft|lpm_divide:Div0" with the following parameter: File: /home/tomek/vhdl/spctr/spectrum_analyzer/fft.vhd Line: 147
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "11"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_2do.tdf
    Info (12023): Found entity 1: lpm_divide_2do File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/lpm_divide_2do.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_7dg.tdf
    Info (12023): Found entity 1: abs_divider_7dg File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/abs_divider_7dg.tdf Line: 29
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_mke.tdf
    Info (12023): Found entity 1: alt_u_div_mke File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/alt_u_div_mke.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_5b9.tdf
    Info (12023): Found entity 1: lpm_abs_5b9 File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/lpm_abs_5b9.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_8b9.tdf
    Info (12023): Found entity 1: lpm_abs_8b9 File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/lpm_abs_8b9.tdf Line: 25
Info (12130): Elaborated megafunction instantiation "fft:fft|lpm_divide:Div3" File: /home/tomek/vhdl/spctr/spectrum_analyzer/fft.vhd Line: 245
Info (12133): Instantiated megafunction "fft:fft|lpm_divide:Div3" with the following parameter: File: /home/tomek/vhdl/spctr/spectrum_analyzer/fft.vhd Line: 245
    Info (12134): Parameter "LPM_WIDTHN" = "11"
    Info (12134): Parameter "LPM_WIDTHD" = "11"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_pco.tdf
    Info (12023): Found entity 1: lpm_divide_pco File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/lpm_divide_pco.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_ucg.tdf
    Info (12023): Found entity 1: abs_divider_ucg File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/abs_divider_ucg.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_gke.tdf
    Info (12023): Found entity 1: alt_u_div_gke File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/alt_u_div_gke.tdf Line: 27
Info (12130): Elaborated megafunction instantiation "fft:fft|lpm_divide:Div1" File: /home/tomek/vhdl/spctr/spectrum_analyzer/fft.vhd Line: 148
Info (12133): Instantiated megafunction "fft:fft|lpm_divide:Div1" with the following parameter: File: /home/tomek/vhdl/spctr/spectrum_analyzer/fft.vhd Line: 148
    Info (12134): Parameter "LPM_WIDTHN" = "32"
    Info (12134): Parameter "LPM_WIDTHD" = "11"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12130): Elaborated megafunction instantiation "fft:fft|butterfly:butterfly|lpm_mult:Mult1" File: /home/tomek/vhdl/spctr/spectrum_analyzer/butterfly.vhd Line: 90
Info (12133): Instantiated megafunction "fft:fft|butterfly:butterfly|lpm_mult:Mult1" with the following parameter: File: /home/tomek/vhdl/spctr/spectrum_analyzer/butterfly.vhd Line: 90
    Info (12134): Parameter "LPM_WIDTHA" = "10"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "26"
    Info (12134): Parameter "LPM_WIDTHR" = "26"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_mgs.tdf
    Info (12023): Found entity 1: mult_mgs File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/mult_mgs.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "fft:fft|butterfly:butterfly|lpm_mult:Mult0" File: /home/tomek/vhdl/spctr/spectrum_analyzer/butterfly.vhd Line: 90
Info (12133): Instantiated megafunction "fft:fft|butterfly:butterfly|lpm_mult:Mult0" with the following parameter: File: /home/tomek/vhdl/spctr/spectrum_analyzer/butterfly.vhd Line: 90
    Info (12134): Parameter "LPM_WIDTHA" = "11"
    Info (12134): Parameter "LPM_WIDTHB" = "16"
    Info (12134): Parameter "LPM_WIDTHP" = "27"
    Info (12134): Parameter "LPM_WIDTHR" = "27"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_ogs.tdf
    Info (12023): Found entity 1: mult_ogs File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/mult_ogs.tdf Line: 29
Info (12130): Elaborated megafunction instantiation "fft:fft|lpm_divide:Mod0" File: /home/tomek/vhdl/spctr/spectrum_analyzer/fft.vhd Line: 238
Info (12133): Instantiated megafunction "fft:fft|lpm_divide:Mod0" with the following parameter: File: /home/tomek/vhdl/spctr/spectrum_analyzer/fft.vhd Line: 238
    Info (12134): Parameter "LPM_WIDTHN" = "9"
    Info (12134): Parameter "LPM_WIDTHD" = "9"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info (12130): Elaborated megafunction instantiation "fft:fft|lpm_mult:Mult0" File: /home/tomek/vhdl/spctr/spectrum_analyzer/fft.vhd Line: 238
Info (12133): Instantiated megafunction "fft:fft|lpm_mult:Mult0" with the following parameter: File: /home/tomek/vhdl/spctr/spectrum_analyzer/fft.vhd Line: 238
    Info (12134): Parameter "LPM_WIDTHA" = "8"
    Info (12134): Parameter "LPM_WIDTHB" = "8"
    Info (12134): Parameter "LPM_WIDTHP" = "16"
    Info (12134): Parameter "LPM_WIDTHR" = "16"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_0ls.tdf
    Info (12023): Found entity 1: mult_0ls File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/mult_0ls.tdf Line: 29
Info (13014): Ignored 22 buffer(s)
    Info (13016): Ignored 22 CARRY_SUM buffer(s)
Info (13025): Duplicate LATCH primitives merged into single LATCH primitive
    Info (13026): Duplicate LATCH primitive "plot_controller:plot|x1[11]" merged with LATCH primitive "plot_controller:plot|x1[31]" File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
    Info (13026): Duplicate LATCH primitive "plot_controller:plot|x1[12]" merged with LATCH primitive "plot_controller:plot|x1[31]" File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
    Info (13026): Duplicate LATCH primitive "plot_controller:plot|x1[13]" merged with LATCH primitive "plot_controller:plot|x1[31]" File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
    Info (13026): Duplicate LATCH primitive "plot_controller:plot|x1[14]" merged with LATCH primitive "plot_controller:plot|x1[31]" File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
    Info (13026): Duplicate LATCH primitive "plot_controller:plot|x1[15]" merged with LATCH primitive "plot_controller:plot|x1[31]" File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
    Info (13026): Duplicate LATCH primitive "plot_controller:plot|x1[16]" merged with LATCH primitive "plot_controller:plot|x1[31]" File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
    Info (13026): Duplicate LATCH primitive "plot_controller:plot|x1[17]" merged with LATCH primitive "plot_controller:plot|x1[31]" File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
    Info (13026): Duplicate LATCH primitive "plot_controller:plot|x1[18]" merged with LATCH primitive "plot_controller:plot|x1[31]" File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
    Info (13026): Duplicate LATCH primitive "plot_controller:plot|x1[19]" merged with LATCH primitive "plot_controller:plot|x1[31]" File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
    Info (13026): Duplicate LATCH primitive "plot_controller:plot|x1[20]" merged with LATCH primitive "plot_controller:plot|x1[31]" File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
    Info (13026): Duplicate LATCH primitive "plot_controller:plot|x1[21]" merged with LATCH primitive "plot_controller:plot|x1[31]" File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
    Info (13026): Duplicate LATCH primitive "plot_controller:plot|x1[22]" merged with LATCH primitive "plot_controller:plot|x1[31]" File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
    Info (13026): Duplicate LATCH primitive "plot_controller:plot|x1[23]" merged with LATCH primitive "plot_controller:plot|x1[31]" File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
    Info (13026): Duplicate LATCH primitive "plot_controller:plot|x1[24]" merged with LATCH primitive "plot_controller:plot|x1[31]" File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
    Info (13026): Duplicate LATCH primitive "plot_controller:plot|x1[25]" merged with LATCH primitive "plot_controller:plot|x1[31]" File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
    Info (13026): Duplicate LATCH primitive "plot_controller:plot|x1[26]" merged with LATCH primitive "plot_controller:plot|x1[31]" File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
    Info (13026): Duplicate LATCH primitive "plot_controller:plot|x1[27]" merged with LATCH primitive "plot_controller:plot|x1[31]" File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
    Info (13026): Duplicate LATCH primitive "plot_controller:plot|x1[28]" merged with LATCH primitive "plot_controller:plot|x1[31]" File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
    Info (13026): Duplicate LATCH primitive "plot_controller:plot|x1[29]" merged with LATCH primitive "plot_controller:plot|x1[31]" File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
    Info (13026): Duplicate LATCH primitive "plot_controller:plot|x1[30]" merged with LATCH primitive "plot_controller:plot|x1[31]" File: /home/tomek/vhdl/spctr/spectrum_analyzer/plot_controller.vhd Line: 159
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "mic_vcc" is stuck at VCC File: /home/tomek/vhdl/spctr/spectrum_analyzer/spectrum_analyzer.vhd Line: 14
    Warning (13410): Pin "mic_gnd" is stuck at GND File: /home/tomek/vhdl/spctr/spectrum_analyzer/spectrum_analyzer.vhd Line: 15
    Warning (13410): Pin "sel" is stuck at GND File: /home/tomek/vhdl/spctr/spectrum_analyzer/spectrum_analyzer.vhd Line: 17
Info (286030): Timing-Driven Synthesis is running
Info (17049): 5 registers lost all their fanouts during netlist optimizations.
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "fifo:fifoA|altsyncram:altsyncram_component|altsyncram_p7p3:auto_generated|ALTSYNCRAM" File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/altsyncram_p7p3.tdf Line: 35
Info (17036): Removed 1 MSB VCC or GND address nodes from RAM block "fifo:fifoB|altsyncram:altsyncram_component|altsyncram_p7p3:auto_generated|ALTSYNCRAM" File: /home/tomek/vhdl/spctr/spectrum_analyzer/db/altsyncram_p7p3.tdf Line: 35
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 4241 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 3 input pins
    Info (21059): Implemented 19 output pins
    Info (21061): Implemented 4053 logic cells
    Info (21064): Implemented 152 RAM segments
    Info (21065): Implemented 1 PLLs
    Info (21062): Implemented 13 DSP elements
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 538 megabytes
    Info: Processing ended: Sun Nov 27 11:36:04 2022
    Info: Elapsed time: 00:02:08
    Info: Total CPU time (on all processors): 00:02:21


