# Design: Design memory_project_4152_v2 already active.
# DESIGN: Default Design Language: VERILOG
# DESIGN: Default BDE Language: VERILOG
# DESIGN: Flow Manager: Not Defined
# Design: Design "memory_project_4152_v2" has been set as active.
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v
# Pass 1. Scanning modules hierarchy.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Unit top modules: sr_latch_tb.
# $root top modules: sr_latch_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+sr_latch_tb sr_latch_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.1 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.7 [s]
# SLP: Finished : 0.8 [s]
# SLP: 2 (66.67%) primitives and 1 (33.33%) other processes in SLP
# SLP: 8 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.8 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4668 kB (elbread=427 elab2=4106 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  2:21 PM, Friday, October 21, 2022
#  Simulation has been initialized
run
# RUNTIME: Info: RUNTIME_0068 sr_latch_tb.v (39): $finish called.
# KERNEL: Time: 140 ns,  Iteration: 0,  Instance: /sr_latch_tb,  Process: @INITIAL#14_4@.
# KERNEL: stopped at time: 140 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: sr_latch_tb.
# $root top modules: sr_latch_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 1[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+sr_latch_tb sr_latch_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 2 (66.67%) primitives and 1 (33.33%) other processes in SLP
# SLP: 8 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4668 kB (elbread=427 elab2=4107 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  2:22 PM, Friday, October 21, 2022
#  Simulation has been initialized
run
# RUNTIME: Info: RUNTIME_0068 sr_latch_tb.v (42): $finish called.
# KERNEL: Time: 160 ns,  Iteration: 0,  Instance: /sr_latch_tb,  Process: @INITIAL#14_4@.
# KERNEL: stopped at time: 160 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
run
# VSIM: 1 object(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+sr_latch_tb sr_latch_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 2 (66.67%) primitives and 1 (33.33%) other processes in SLP
# SLP: 8 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4668 kB (elbread=427 elab2=4107 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  2:22 PM, Friday, October 21, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 sr_latch_tb.v (42): $finish called.
# KERNEL: Time: 160 ns,  Iteration: 0,  Instance: /sr_latch_tb,  Process: @INITIAL#14_4@.
# KERNEL: stopped at time: 160 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: sr_latch_tb.
# $root top modules: sr_latch_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Error: VCP2567 bitcell.v : (3, 53): Undefined direction of port S.
# Error: VCP2567 bitcell.v : (3, 55): Undefined direction of port R.
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Warning: VCP2597 bitcell.v : (15, 1): Some unconnected ports remain at instance: latch1. Module sr_latch has unconnected  port(s) : NQ.
# Warning: VCP2590 bitcell_tb.v : (10, 1): Undefined port output_Bit in module bitcell.
# Warning: VCP2597 bitcell_tb.v : (6, 1): Some unconnected ports remain at instance: bitcell_DUT. Module bitcell has unconnected  port(s) : output_bit, S, R.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: sr_latch_tb bitcell_tb.
# $root top modules: sr_latch_tb bitcell_tb.
# Compile success 0 Errors 3 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Warning: VCP2597 bitcell.v : (15, 1): Some unconnected ports remain at instance: latch1. Module sr_latch has unconnected  port(s) : NQ.
# Warning: VCP2590 bitcell_tb.v : (10, 1): Undefined port output_Bit in module bitcell.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: sr_latch_tb bitcell_tb.
# $root top modules: sr_latch_tb bitcell_tb.
# Compile success 0 Errors 2 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+sr_latch_tb sr_latch_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 2 (66.67%) primitives and 1 (33.33%) other processes in SLP
# SLP: 8 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4668 kB (elbread=427 elab2=4106 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  2:38 PM, Friday, October 21, 2022
#  Simulation has been initialized
run
# RUNTIME: Info: RUNTIME_0068 sr_latch_tb.v (40): $finish called.
# KERNEL: Time: 140 ns,  Iteration: 0,  Instance: /sr_latch_tb,  Process: @INITIAL#14_4@.
# KERNEL: stopped at time: 140 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+bitcell_tb bitcell_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# ELBREAD: Error: ELBREAD_0097 bitcell_tb.v (6): Port 'output_Bit' not found in memory_project_4152_v2.bitcell instantiated in unit memory_project_4152_v2.bitcell_tb.
# KERNEL: Error: E8005 : Kernel process initialization failed.
# VSIM: Error: Simulation initialization failed.
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Warning: VCP2597 bitcell.v : (15, 1): Some unconnected ports remain at instance: latch1. Module sr_latch has unconnected  port(s) : NQ.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: sr_latch_tb bitcell_tb.
# $root top modules: sr_latch_tb bitcell_tb.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+bitcell_tb bitcell_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 7 (87.50%) primitives and 1 (12.50%) other processes in SLP
# SLP: 19 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4670 kB (elbread=427 elab2=4108 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  2:39 PM, Friday, October 21, 2022
#  Simulation has been initialized
run
# RUNTIME: Info: RUNTIME_0068 bitcell_tb.v (48): $finish called.
# KERNEL: Time: 140 ns,  Iteration: 0,  Instance: /bitcell_tb,  Process: @INITIAL#15_6@.
# KERNEL: stopped at time: 140 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# VSIM: 1 object(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
run
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+bitcell_tb bitcell_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 7 (87.50%) primitives and 1 (12.50%) other processes in SLP
# SLP: 19 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4670 kB (elbread=427 elab2=4108 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  2:39 PM, Friday, October 21, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 bitcell_tb.v (48): $finish called.
# KERNEL: Time: 140 ns,  Iteration: 0,  Instance: /bitcell_tb,  Process: @INITIAL#15_6@.
# KERNEL: stopped at time: 140 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Warning: VCP2597 bitcell.v : (15, 1): Some unconnected ports remain at instance: latch1. Module sr_latch has unconnected  port(s) : NQ.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: sr_latch_tb bitcell_tb.
# $root top modules: sr_latch_tb bitcell_tb.
# Compile success 0 Errors 1 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Error: VCP2000 bitcell.v : (19, 5): Syntax error. Unexpected token: ,.
# Error: VCP2000 bitcell.v : (20, 3): Syntax error. Unexpected token: ).
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Error: VCP2000 bitcell.v : (19, 5): Syntax error. Unexpected token: ,.
# Error: VCP2000 bitcell.v : (20, 3): Syntax error. Unexpected token: ).
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Error: VCP2000 bitcell.v : (19, 5): Syntax error. Unexpected token: ,.
# Error: VCP2000 bitcell.v : (20, 3): Syntax error. Unexpected token: ).
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: sr_latch_tb bitcell_tb.
# $root top modules: sr_latch_tb bitcell_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+bitcell_tb bitcell_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.3 [s]
# SLP: 7 (87.50%) primitives and 1 (12.50%) other processes in SLP
# SLP: 20 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.3 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4670 kB (elbread=427 elab2=4108 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  2:42 PM, Friday, October 21, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 bitcell_tb.v (48): $finish called.
# KERNEL: Time: 140 ns,  Iteration: 0,  Instance: /bitcell_tb,  Process: @INITIAL#15_6@.
# KERNEL: stopped at time: 140 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+bitcell_tb bitcell_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 7 (87.50%) primitives and 1 (12.50%) other processes in SLP
# SLP: 20 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4670 kB (elbread=427 elab2=4108 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  2:44 PM, Friday, October 21, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 bitcell_tb.v (48): $finish called.
# KERNEL: Time: 140 ns,  Iteration: 0,  Instance: /bitcell_tb,  Process: @INITIAL#15_6@.
# KERNEL: stopped at time: 140 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# VSIM: 1 object(s) traced.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+bitcell_tb bitcell_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 7 (87.50%) primitives and 1 (12.50%) other processes in SLP
# SLP: 20 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4670 kB (elbread=427 elab2=4108 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  2:45 PM, Friday, October 21, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 bitcell_tb.v (48): $finish called.
# KERNEL: Time: 140 ns,  Iteration: 0,  Instance: /bitcell_tb,  Process: @INITIAL#15_6@.
# KERNEL: stopped at time: 140 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Warning: VCP2590 bitcell_tb.v : (11, 1): Undefined port S in module bitcell.
# Warning: VCP2590 bitcell_tb.v : (12, 1): Undefined port R in module bitcell.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: sr_latch_tb bitcell_tb.
# $root top modules: sr_latch_tb bitcell_tb.
# Compile success 0 Errors 2 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: sr_latch_tb bitcell_tb.
# $root top modules: sr_latch_tb bitcell_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+sr_latch sr_latch
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 2 (100.00%) primitives and 0 other processes in SLP
# SLP: 4 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4663 kB (elbread=427 elab2=4102 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  2:49 PM, Friday, October 21, 2022
#  Simulation has been initialized
run
# KERNEL: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
asim -O5 +access +r +m+sr_latch_tb sr_latch_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 2 (66.67%) primitives and 1 (33.33%) other processes in SLP
# SLP: 8 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4668 kB (elbread=427 elab2=4106 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  2:49 PM, Friday, October 21, 2022
#  Simulation has been initialized
run
# RUNTIME: Info: RUNTIME_0068 sr_latch_tb.v (40): $finish called.
# KERNEL: Time: 140 ns,  Iteration: 0,  Instance: /sr_latch_tb,  Process: @INITIAL#14_4@.
# KERNEL: stopped at time: 140 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# VSIM: 1 object(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
run
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+sr_latch_tb sr_latch_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 2 (66.67%) primitives and 1 (33.33%) other processes in SLP
# SLP: 8 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4668 kB (elbread=427 elab2=4106 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  2:50 PM, Friday, October 21, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 sr_latch_tb.v (40): $finish called.
# KERNEL: Time: 140 ns,  Iteration: 0,  Instance: /sr_latch_tb,  Process: @INITIAL#14_4@.
# KERNEL: stopped at time: 140 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# Warning: WAVEFORM: Object matching /bitcell_tb/select not found in c:/My_Designs/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb.
# Warning: WAVEFORM: Object matching /bitcell_tb/select not found in c:/My_Designs/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb.
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
asim -O5 +access +r +m+bitcell_tb bitcell_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 7 (87.50%) primitives and 1 (12.50%) other processes in SLP
# SLP: 18 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4670 kB (elbread=427 elab2=4108 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  2:50 PM, Friday, October 21, 2022
#  Simulation has been initialized
run
# RUNTIME: Info: RUNTIME_0068 bitcell_tb.v (46): $finish called.
# KERNEL: Time: 140 ns,  Iteration: 0,  Instance: /bitcell_tb,  Process: @INITIAL#13_6@.
# KERNEL: stopped at time: 140 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
# Error: Accelerated Waveform: Simulation database is not connected. Initialize simulation or load simulation database by opening waveform file (AWC, ASDB).
asim -O5 +access +r +m+bitcell_tb bitcell_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 7 (87.50%) primitives and 1 (12.50%) other processes in SLP
# SLP: 18 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4670 kB (elbread=427 elab2=4108 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  2:50 PM, Friday, October 21, 2022
#  Simulation has been initialized
run
# RUNTIME: Info: RUNTIME_0068 bitcell_tb.v (46): $finish called.
# KERNEL: Time: 140 ns,  Iteration: 0,  Instance: /bitcell_tb,  Process: @INITIAL#13_6@.
# KERNEL: stopped at time: 140 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
# VSIM: 1 object(s) traced.
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
# VSIM: 1 object(s) traced.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+bitcell_tb bitcell_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Finished. Using existing simulator library
# SLP: 7 (87.50%) primitives and 1 (12.50%) other processes in SLP
# SLP: 18 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.0 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4670 kB (elbread=427 elab2=4108 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  2:51 PM, Friday, October 21, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 bitcell_tb.v (46): $finish called.
# KERNEL: Time: 140 ns,  Iteration: 0,  Instance: /bitcell_tb,  Process: @INITIAL#13_6@.
# KERNEL: stopped at time: 140 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: sr_latch_tb bitcell_tb.
# $root top modules: sr_latch_tb bitcell_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+bitcell_tb bitcell_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 7 (87.50%) primitives and 1 (12.50%) other processes in SLP
# SLP: 18 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4671 kB (elbread=427 elab2=4109 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  2:53 PM, Friday, October 21, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 bitcell_tb.v (54): $finish called.
# KERNEL: Time: 180 ns,  Iteration: 0,  Instance: /bitcell_tb,  Process: @INITIAL#13_6@.
# KERNEL: stopped at time: 180 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+bitcell_tb bitcell_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: sr_latch_tb bitcell_tb.
# $root top modules: sr_latch_tb bitcell_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
asim -O5 +access +r +m+bitcell_tb bitcell_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 7 (87.50%) primitives and 1 (12.50%) other processes in SLP
# SLP: 18 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4671 kB (elbread=427 elab2=4109 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  2:54 PM, Friday, October 21, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 bitcell_tb.v (54): $finish called.
# KERNEL: Time: 180 ns,  Iteration: 0,  Instance: /bitcell_tb,  Process: @INITIAL#13_6@.
# KERNEL: stopped at time: 180 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Error: VCP2020 bitcell_tb.v : (56, 7): module/macromodule...endmodule pair(s) mismatch detected. 1 <endmodule> tokens are missing.
# Error: VCP2000 bitcell_tb.v : (56, 7): Syntax error. Unexpected token: end[_END].
# Compile failure 2 Errors 0 Warnings  Analysis time: 0[s].
alog -O2 -sve -msg 5 -sv2k12 -work memory_project_4152_v2 $dsn/src/sr_latch.v $dsn/src/sr_latch_tb.v $dsn/src/bitcell.v $dsn/src/bitcell_tb.v
# Pass 1. Scanning modules hierarchy.
# Info: VCP2113 Module \$root found in current working library.
# Pass 2. Processing instantiations.
# Pass 3. Processing behavioral statements.
# Running Optimizer.
# ELB/DAG code generating.
# Info: VCP2113 Module \$root found in current working library.
# Unit top modules: sr_latch_tb bitcell_tb.
# $root top modules: sr_latch_tb bitcell_tb.
# Compile success 0 Errors 0 Warnings  Analysis time: 0[s].
# Warning: ALOG: The source is compiled without the -dbg switch. Line breakpoints and assertion debug will not be available.
# done
endsim
# VSIM: Simulation has finished.
asim -O5 +access +r +m+bitcell_tb bitcell_tb
# ELBREAD: Elaboration process.
# ELBREAD: Elaboration time 0.0 [s].
# VSIM: Stack memory: 32MB
# VSIM: Retval memory: 32MB
# 
# KERNEL: Main thread initiated.
# KERNEL: Kernel process initialization phase.
# ELAB2: Elaboration final pass...
# ELAB2: Create instances ...
# KERNEL: Time resolution set to 1ps.
# ELAB2: Create instances complete.
# SLP: Started
# SLP: Elaboration phase ...
# SLP: Elaboration phase ... done : 0.0 [s]
# SLP: Generation phase ...
# SLP: Generation phase ... done : 0.2 [s]
# SLP: Finished : 0.2 [s]
# SLP: 7 (87.50%) primitives and 1 (12.50%) other processes in SLP
# SLP: 18 (100.00%) signals in SLP and 0 interface signals
# ELAB2: Elaboration final pass complete - time: 0.2 [s].
# KERNEL: SLP loading done - time: 0.0 [s].
# KERNEL: Warning: You are using the Active-HDL Student Edition. The performance of simulation is running at a reduced rate.
# KERNEL: Warning: Contact Aldec for available upgrade options - sales@aldec.com.
# KERNEL: SLP simulation initialization done - time: 0.0 [s].
# KERNEL: Kernel process initialization done.
# Allocation: Simulator allocated 4671 kB (elbread=427 elab2=4109 kernel=134 sdf=0)
# KERNEL: ASDB file was created in location c:\My_Designs\Project_4152_Version2\memory_project_4152_v2\src\wave.asdb
#  2:55 PM, Friday, October 21, 2022
#  Simulation has been initialized
# Waveform file 'untitled.awc' connected to 'c:/My_Designs/Project_4152_Version2/memory_project_4152_v2/src/wave.asdb'.
run
# RUNTIME: Info: RUNTIME_0068 bitcell_tb.v (55): $finish called.
# KERNEL: Time: 200 ns,  Iteration: 0,  Instance: /bitcell_tb,  Process: @INITIAL#13_6@.
# KERNEL: stopped at time: 200 ns
# VSIM: Simulation has finished. There are no more test vectors to simulate.
endsim
# VSIM: Simulation has finished.
