/* Generated by Yosys 0.18+10 (git sha1 9ae216287, gcc 11.4.0-1ubuntu1~22.04 -fPIC -Os) */

module primitive_example_design_1(clk, in, rst, Q, mux1_sel, mux2_sel, P, G, ram_addr, ram_we, buft_out, obuft_oe, ibuf0_en, ibuf1_en, ibuf2_en, ibuf3_en, ibuf4_en, ibuf5_en, ibuf6_en, ibuf7_en, ibuf8_en
, ibuf9_en, ibuf10_en, ibuf11_en, ibuf12_en, ibuf13_en, ibuf14_en, ibuf15_en, ibuf16_en);
  input obuft_oe;
  input ibuf9_en;
  input rst;
  input ram_we;
  input mux2_sel;
  input ibuf4_en;
  input ibuf15_en;
  input [5:0] ram_addr;
  input mux1_sel;
  input ibuf16_en;
  input ibuf2_en;
  input ibuf7_en;
  input ibuf14_en;
  input ibuf3_en;
  input ibuf5_en;
  input G;
  input P;
  output Q;
  input ibuf6_en;
  input ibuf1_en;
  output buft_out;
  input clk;
  input ibuf8_en;
  input [2:0] in;
  input ibuf0_en;
  input ibuf10_en;
  input ibuf11_en;
  input ibuf12_en;
  input ibuf13_en;
  (* src = "./rtl/primitive_example_design_1.v:9.11-9.19" *)
  (* src = "./rtl/primitive_example_design_1.v:9.11-9.19" *)
  wire obuft_oe;
  (* src = "./rtl/primitive_example_design_1.v:5.92-5.100" *)
  (* src = "./rtl/primitive_example_design_1.v:5.92-5.100" *)
  wire ibuf9_en;
  (* src = "./rtl/primitive_example_design_1.v:23.16-23.29" *)
  wire ibuf_obuft_oe;
  (* src = "./rtl/primitive_example_design_1.v:16.10-16.23" *)
  wire rst_i_buf_out;
  (* src = "./rtl/primitive_example_design_1.v:17.14-17.20" *)
  wire p_ibuf;
  (* src = "./rtl/primitive_example_design_1.v:3.16-3.19" *)
  (* src = "./rtl/primitive_example_design_1.v:3.16-3.19" *)
  wire rst;
  (* src = "./rtl/primitive_example_design_1.v:8.11-8.17" *)
  (* src = "./rtl/primitive_example_design_1.v:8.11-8.17" *)
  wire ram_we;
  (* hdlname = "ram_inst we" *)
  (* src = "./rtl/primitive_example_design_1.v:60.27-60.116|./rtl/primitive_example_design_1.v:95.8-95.10" *)
  wire \ram_inst.we ;
  (* src = "./rtl/primitive_example_design_1.v:4.20-4.28" *)
  (* src = "./rtl/primitive_example_design_1.v:4.20-4.28" *)
  wire mux2_sel;
  (* src = "./rtl/primitive_example_design_1.v:5.47-5.55" *)
  (* src = "./rtl/primitive_example_design_1.v:5.47-5.55" *)
  wire ibuf4_en;
  (* src = "./rtl/primitive_example_design_1.v:22.10-22.17" *)
  wire ram_out;
  (* hdlname = "ram_inst addr" *)
  (* src = "./rtl/primitive_example_design_1.v:60.27-60.116|./rtl/primitive_example_design_1.v:94.27-94.31" *)
  wire [5:0] \ram_inst.addr ;
  (* src = "./rtl/primitive_example_design_1.v:5.151-5.160" *)
  (* src = "./rtl/primitive_example_design_1.v:5.151-5.160" *)
  wire ibuf15_en;
  (* src = "./rtl/primitive_example_design_1.v:7.17-7.25" *)
  (* src = "./rtl/primitive_example_design_1.v:7.17-7.25" *)
  wire [5:0] ram_addr;
  (* src = "./rtl/primitive_example_design_1.v:4.11-4.19" *)
  (* src = "./rtl/primitive_example_design_1.v:4.11-4.19" *)
  wire mux1_sel;
  (* src = "./rtl/primitive_example_design_1.v:5.161-5.170" *)
  (* src = "./rtl/primitive_example_design_1.v:5.161-5.170" *)
  wire ibuf16_en;
  (* src = "./rtl/primitive_example_design_1.v:5.29-5.37" *)
  (* src = "./rtl/primitive_example_design_1.v:5.29-5.37" *)
  wire ibuf2_en;
  (* src = "./rtl/primitive_example_design_1.v:5.74-5.82" *)
  (* src = "./rtl/primitive_example_design_1.v:5.74-5.82" *)
  wire ibuf7_en;
  (* src = "./rtl/primitive_example_design_1.v:5.141-5.150" *)
  (* src = "./rtl/primitive_example_design_1.v:5.141-5.150" *)
  wire ibuf14_en;
  (* src = "./rtl/primitive_example_design_1.v:5.38-5.46" *)
  (* src = "./rtl/primitive_example_design_1.v:5.38-5.46" *)
  wire ibuf3_en;
  (* src = "./rtl/primitive_example_design_1.v:5.56-5.64" *)
  (* src = "./rtl/primitive_example_design_1.v:5.56-5.64" *)
  wire ibuf5_en;
  (* src = "./rtl/primitive_example_design_1.v:6.13-6.14" *)
  (* src = "./rtl/primitive_example_design_1.v:6.13-6.14" *)
  wire G;
  (* src = "./rtl/primitive_example_design_1.v:6.11-6.12" *)
  (* src = "./rtl/primitive_example_design_1.v:6.11-6.12" *)
  wire P;
  (* src = "./rtl/primitive_example_design_1.v:10.12-10.13" *)
  (* src = "./rtl/primitive_example_design_1.v:10.12-10.13" *)
  wire Q;
  (* src = "./rtl/primitive_example_design_1.v:5.65-5.73" *)
  (* src = "./rtl/primitive_example_design_1.v:5.65-5.73" *)
  wire ibuf6_en;
  (* src = "./rtl/primitive_example_design_1.v:5.20-5.28" *)
  (* src = "./rtl/primitive_example_design_1.v:5.20-5.28" *)
  wire ibuf1_en;
  (* src = "./rtl/primitive_example_design_1.v:10.14-10.22" *)
  (* src = "./rtl/primitive_example_design_1.v:10.14-10.22" *)
  wire buft_out;
  (* src = "./rtl/primitive_example_design_1.v:3.11-3.14" *)
  (* src = "./rtl/primitive_example_design_1.v:3.11-3.14" *)
  wire clk;
  (* src = "./rtl/primitive_example_design_1.v:14.21-14.32" *)
  wire clk_buf_out;
  (* src = "./rtl/primitive_example_design_1.v:5.83-5.91" *)
  (* src = "./rtl/primitive_example_design_1.v:5.83-5.91" *)
  wire ibuf8_en;
  (* src = "./rtl/primitive_example_design_1.v:2.17-2.19" *)
  (* src = "./rtl/primitive_example_design_1.v:2.17-2.19" *)
  wire [2:0] in;
  (* hdlname = "ff_inst1 Q" *)
  (* keep = 32'd1 *)
  (* src = "./rtl/primitive_example_design_1.v:48.15-48.66|./rtl/primitive_example_design_1.v:80.16-80.17" *)
  wire \ff_inst1.Q ;
  (* src = "./rtl/primitive_example_design_1.v:17.21-17.27" *)
  wire g_ibuf;
  (* src = "./rtl/primitive_example_design_1.v:16.24-16.38" *)
  wire i_buf_mux1_sel;
  (* src = "./rtl/primitive_example_design_1.v:16.39-16.53" *)
  wire i_buf_mux2_sel;
  (* src = "./rtl/primitive_example_design_1.v:12.16-12.25" *)
  wire [2:0] i_buf_out;
  (* src = "./rtl/primitive_example_design_1.v:5.11-5.19" *)
  (* src = "./rtl/primitive_example_design_1.v:5.11-5.19" *)
  wire ibuf0_en;
  (* src = "./rtl/primitive_example_design_1.v:5.101-5.110" *)
  (* src = "./rtl/primitive_example_design_1.v:5.101-5.110" *)
  wire ibuf10_en;
  (* src = "./rtl/primitive_example_design_1.v:5.111-5.120" *)
  (* src = "./rtl/primitive_example_design_1.v:5.111-5.120" *)
  wire ibuf11_en;
  (* src = "./rtl/primitive_example_design_1.v:5.121-5.130" *)
  (* src = "./rtl/primitive_example_design_1.v:5.121-5.130" *)
  wire ibuf12_en;
  (* src = "./rtl/primitive_example_design_1.v:5.131-5.140" *)
  (* src = "./rtl/primitive_example_design_1.v:5.131-5.140" *)
  wire ibuf13_en;
  fabric_primitive_example_design_1 \$auto$rs_design_edit.cc:561:execute$655  (
    .clk(clk),
    .clk_buf_out(clk_buf_out),
    .\ff_inst1.Q (\ff_inst1.Q ),
    .g_ibuf(g_ibuf),
    .i_buf_mux1_sel(i_buf_mux1_sel),
    .i_buf_mux2_sel(i_buf_mux2_sel),
    .i_buf_out(i_buf_out),
    .p_ibuf(p_ibuf),
    .\ram_inst.addr (\ram_inst.addr ),
    .\ram_inst.we (\ram_inst.we ),
    .ram_out(ram_out),
    .rst(rst),
    .rst_i_buf_out(rst_i_buf_out)
  );
  interface_primitive_example_design_1 \$auto$rs_design_edit.cc:563:execute$656  (
    .G(G),
    .P(P),
    .Q(Q),
    .buft_out(buft_out),
    .clk(clk),
    .clk_buf_out(clk_buf_out),
    .\ff_inst1.Q (\ff_inst1.Q ),
    .g_ibuf(g_ibuf),
    .i_buf_mux1_sel(i_buf_mux1_sel),
    .i_buf_mux2_sel(i_buf_mux2_sel),
    .i_buf_out(i_buf_out),
    .ibuf0_en(ibuf0_en),
    .ibuf10_en(ibuf10_en),
    .ibuf11_en(ibuf11_en),
    .ibuf12_en(ibuf12_en),
    .ibuf13_en(ibuf13_en),
    .ibuf14_en(ibuf14_en),
    .ibuf15_en(ibuf15_en),
    .ibuf16_en(ibuf16_en),
    .ibuf1_en(ibuf1_en),
    .ibuf2_en(ibuf2_en),
    .ibuf3_en(ibuf3_en),
    .ibuf4_en(ibuf4_en),
    .ibuf5_en(ibuf5_en),
    .ibuf6_en(ibuf6_en),
    .ibuf7_en(ibuf7_en),
    .ibuf8_en(ibuf8_en),
    .ibuf9_en(ibuf9_en),
    .in(in),
    .mux1_sel(mux1_sel),
    .mux2_sel(mux2_sel),
    .obuft_oe(obuft_oe),
    .p_ibuf(p_ibuf),
    .ram_addr(ram_addr),
    .\ram_inst.addr (\ram_inst.addr ),
    .\ram_inst.we (\ram_inst.we ),
    .ram_out(ram_out),
    .ram_we(ram_we),
    .rst(rst),
    .rst_i_buf_out(rst_i_buf_out)
  );
endmodule

module interface_primitive_example_design_1(clk, in, rst, Q, mux1_sel, mux2_sel, P, G, ram_addr, ram_we, buft_out, obuft_oe, ibuf0_en, ibuf1_en, ibuf2_en, ibuf3_en, ibuf4_en, ibuf5_en, ibuf6_en, ibuf7_en, ibuf8_en
, ibuf9_en, ibuf10_en, ibuf11_en, ibuf12_en, ibuf13_en, ibuf14_en, ibuf15_en, ibuf16_en, i_buf_out, clk_buf_out, rst_i_buf_out, i_buf_mux1_sel, i_buf_mux2_sel, p_ibuf, g_ibuf, ram_out, \ram_inst.addr , \ram_inst.we , \ff_inst1.Q );
  input mux2_sel;
  output rst_i_buf_out;
  input rst;
  input ram_we;
  output \ram_inst.we ;
  input ibuf15_en;
  input ram_out;
  input [5:0] ram_addr;
  output [5:0] \ram_inst.addr ;
  output p_ibuf;
  input ibuf9_en;
  input ibuf7_en;
  input ibuf5_en;
  input obuft_oe;
  input [2:0] in;
  input mux1_sel;
  input ibuf14_en;
  input ibuf16_en;
  input ibuf1_en;
  input ibuf4_en;
  input G;
  input P;
  output Q;
  input ibuf6_en;
  input ibuf2_en;
  output buft_out;
  input clk;
  output clk_buf_out;
  input ibuf8_en;
  input ibuf3_en;
  input \ff_inst1.Q ;
  output g_ibuf;
  output i_buf_mux1_sel;
  output i_buf_mux2_sel;
  output [2:0] i_buf_out;
  input ibuf0_en;
  input ibuf10_en;
  input ibuf11_en;
  input ibuf12_en;
  input ibuf13_en;
  (* src = "./rtl/primitive_example_design_1.v:4.20-4.28" *)
  (* src = "./rtl/primitive_example_design_1.v:4.20-4.28" *)
  wire mux2_sel;
  (* src = "./rtl/primitive_example_design_1.v:16.10-16.23" *)
  (* src = "./rtl/primitive_example_design_1.v:16.10-16.23" *)
  wire rst_i_buf_out;
  (* src = "./rtl/primitive_example_design_1.v:3.16-3.19" *)
  (* src = "./rtl/primitive_example_design_1.v:3.16-3.19" *)
  wire rst;
  (* src = "./rtl/primitive_example_design_1.v:8.11-8.17" *)
  (* src = "./rtl/primitive_example_design_1.v:8.11-8.17" *)
  wire ram_we;
  (* hdlname = "ram_inst we" *)
  (* src = "./rtl/primitive_example_design_1.v:60.27-60.116|./rtl/primitive_example_design_1.v:95.8-95.10" *)
  (* hdlname = "ram_inst we" *)
  (* src = "./rtl/primitive_example_design_1.v:60.27-60.116|./rtl/primitive_example_design_1.v:95.8-95.10" *)
  wire \ram_inst.we ;
  (* src = "./rtl/primitive_example_design_1.v:5.151-5.160" *)
  (* src = "./rtl/primitive_example_design_1.v:5.151-5.160" *)
  wire ibuf15_en;
  (* src = "./rtl/primitive_example_design_1.v:23.16-23.29" *)
  wire ibuf_obuft_oe;
  (* src = "./rtl/primitive_example_design_1.v:22.10-22.17" *)
  (* src = "./rtl/primitive_example_design_1.v:22.10-22.17" *)
  wire ram_out;
  (* src = "./rtl/primitive_example_design_1.v:7.17-7.25" *)
  (* src = "./rtl/primitive_example_design_1.v:7.17-7.25" *)
  wire [5:0] ram_addr;
  (* hdlname = "ram_inst addr" *)
  (* src = "./rtl/primitive_example_design_1.v:60.27-60.116|./rtl/primitive_example_design_1.v:94.27-94.31" *)
  (* hdlname = "ram_inst addr" *)
  (* src = "./rtl/primitive_example_design_1.v:60.27-60.116|./rtl/primitive_example_design_1.v:94.27-94.31" *)
  wire [5:0] \ram_inst.addr ;
  (* src = "./rtl/primitive_example_design_1.v:17.14-17.20" *)
  (* src = "./rtl/primitive_example_design_1.v:17.14-17.20" *)
  wire p_ibuf;
  (* src = "./rtl/primitive_example_design_1.v:5.92-5.100" *)
  (* src = "./rtl/primitive_example_design_1.v:5.92-5.100" *)
  wire ibuf9_en;
  (* src = "./rtl/primitive_example_design_1.v:5.74-5.82" *)
  (* src = "./rtl/primitive_example_design_1.v:5.74-5.82" *)
  wire ibuf7_en;
  (* src = "./rtl/primitive_example_design_1.v:5.56-5.64" *)
  (* src = "./rtl/primitive_example_design_1.v:5.56-5.64" *)
  wire ibuf5_en;
  (* src = "./rtl/primitive_example_design_1.v:9.11-9.19" *)
  (* src = "./rtl/primitive_example_design_1.v:9.11-9.19" *)
  wire obuft_oe;
  (* src = "./rtl/primitive_example_design_1.v:2.17-2.19" *)
  (* src = "./rtl/primitive_example_design_1.v:2.17-2.19" *)
  wire [2:0] in;
  (* src = "./rtl/primitive_example_design_1.v:4.11-4.19" *)
  (* src = "./rtl/primitive_example_design_1.v:4.11-4.19" *)
  wire mux1_sel;
  (* src = "./rtl/primitive_example_design_1.v:5.141-5.150" *)
  (* src = "./rtl/primitive_example_design_1.v:5.141-5.150" *)
  wire ibuf14_en;
  (* src = "./rtl/primitive_example_design_1.v:5.161-5.170" *)
  (* src = "./rtl/primitive_example_design_1.v:5.161-5.170" *)
  wire ibuf16_en;
  (* src = "./rtl/primitive_example_design_1.v:5.20-5.28" *)
  (* src = "./rtl/primitive_example_design_1.v:5.20-5.28" *)
  wire ibuf1_en;
  (* src = "./rtl/primitive_example_design_1.v:5.47-5.55" *)
  (* src = "./rtl/primitive_example_design_1.v:5.47-5.55" *)
  wire ibuf4_en;
  (* src = "./rtl/primitive_example_design_1.v:6.13-6.14" *)
  (* src = "./rtl/primitive_example_design_1.v:6.13-6.14" *)
  wire G;
  (* src = "./rtl/primitive_example_design_1.v:6.11-6.12" *)
  (* src = "./rtl/primitive_example_design_1.v:6.11-6.12" *)
  wire P;
  (* src = "./rtl/primitive_example_design_1.v:10.12-10.13" *)
  (* src = "./rtl/primitive_example_design_1.v:10.12-10.13" *)
  wire Q;
  (* src = "./rtl/primitive_example_design_1.v:5.65-5.73" *)
  (* src = "./rtl/primitive_example_design_1.v:5.65-5.73" *)
  wire ibuf6_en;
  (* src = "./rtl/primitive_example_design_1.v:5.29-5.37" *)
  (* src = "./rtl/primitive_example_design_1.v:5.29-5.37" *)
  wire ibuf2_en;
  (* src = "./rtl/primitive_example_design_1.v:10.14-10.22" *)
  (* src = "./rtl/primitive_example_design_1.v:10.14-10.22" *)
  wire buft_out;
  (* src = "./rtl/primitive_example_design_1.v:3.11-3.14" *)
  (* src = "./rtl/primitive_example_design_1.v:3.11-3.14" *)
  wire clk;
  (* src = "./rtl/primitive_example_design_1.v:14.21-14.32" *)
  (* src = "./rtl/primitive_example_design_1.v:14.21-14.32" *)
  wire clk_buf_out;
  (* src = "./rtl/primitive_example_design_1.v:5.83-5.91" *)
  (* src = "./rtl/primitive_example_design_1.v:5.83-5.91" *)
  wire ibuf8_en;
  (* src = "./rtl/primitive_example_design_1.v:5.38-5.46" *)
  (* src = "./rtl/primitive_example_design_1.v:5.38-5.46" *)
  wire ibuf3_en;
  (* hdlname = "ff_inst1 Q" *)
  (* keep = 32'd1 *)
  (* src = "./rtl/primitive_example_design_1.v:48.15-48.66|./rtl/primitive_example_design_1.v:80.16-80.17" *)
  (* hdlname = "ff_inst1 Q" *)
  (* keep = 32'd1 *)
  (* src = "./rtl/primitive_example_design_1.v:48.15-48.66|./rtl/primitive_example_design_1.v:80.16-80.17" *)
  wire \ff_inst1.Q ;
  (* src = "./rtl/primitive_example_design_1.v:17.21-17.27" *)
  (* src = "./rtl/primitive_example_design_1.v:17.21-17.27" *)
  wire g_ibuf;
  (* src = "./rtl/primitive_example_design_1.v:16.24-16.38" *)
  (* src = "./rtl/primitive_example_design_1.v:16.24-16.38" *)
  wire i_buf_mux1_sel;
  (* src = "./rtl/primitive_example_design_1.v:16.39-16.53" *)
  (* src = "./rtl/primitive_example_design_1.v:16.39-16.53" *)
  wire i_buf_mux2_sel;
  (* src = "./rtl/primitive_example_design_1.v:12.16-12.25" *)
  (* src = "./rtl/primitive_example_design_1.v:12.16-12.25" *)
  wire [2:0] i_buf_out;
  (* src = "./rtl/primitive_example_design_1.v:5.11-5.19" *)
  (* src = "./rtl/primitive_example_design_1.v:5.11-5.19" *)
  wire ibuf0_en;
  (* src = "./rtl/primitive_example_design_1.v:5.101-5.110" *)
  (* src = "./rtl/primitive_example_design_1.v:5.101-5.110" *)
  wire ibuf10_en;
  (* src = "./rtl/primitive_example_design_1.v:5.111-5.120" *)
  (* src = "./rtl/primitive_example_design_1.v:5.111-5.120" *)
  wire ibuf11_en;
  (* src = "./rtl/primitive_example_design_1.v:5.121-5.130" *)
  (* src = "./rtl/primitive_example_design_1.v:5.121-5.130" *)
  wire ibuf12_en;
  (* src = "./rtl/primitive_example_design_1.v:5.131-5.140" *)
  (* src = "./rtl/primitive_example_design_1.v:5.131-5.140" *)
  wire ibuf13_en;
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/primitive_example_design_1.v:42.11-42.70" *)
  I_BUF ibuf_inst16 (
    .EN(ibuf16_en),
    .I(obuft_oe),
    .O(ibuf_obuft_oe)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/primitive_example_design_1.v:28.11-28.64" *)
  I_BUF ibuf_inst2 (
    .EN(ibuf2_en),
    .I(in[1]),
    .O(i_buf_out[1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/primitive_example_design_1.v:29.11-29.64" *)
  I_BUF ibuf_inst3 (
    .EN(ibuf3_en),
    .I(in[2]),
    .O(i_buf_out[2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/primitive_example_design_1.v:30.11-30.63" *)
  I_BUF ibuf_inst4 (
    .EN(ibuf4_en),
    .I(rst),
    .O(rst_i_buf_out)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/primitive_example_design_1.v:31.11-31.69" *)
  I_BUF ibuf_inst5 (
    .EN(ibuf5_en),
    .I(mux1_sel),
    .O(i_buf_mux1_sel)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/primitive_example_design_1.v:32.11-32.69" *)
  I_BUF ibuf_inst6 (
    .EN(ibuf6_en),
    .I(mux2_sel),
    .O(i_buf_mux2_sel)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/primitive_example_design_1.v:33.11-33.54" *)
  I_BUF ibuf_inst7 (
    .EN(ibuf7_en),
    .I(P),
    .O(p_ibuf)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/primitive_example_design_1.v:34.11-34.54" *)
  I_BUF ibuf_inst8 (
    .EN(ibuf8_en),
    .I(G),
    .O(g_ibuf)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/primitive_example_design_1.v:35.11-35.65" *)
  I_BUF ibuf_inst9 (
    .EN(ibuf9_en),
    .I(ram_we),
    .O(\ram_inst.we )
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/primitive_example_design_1.v:25.11-25.63" *)
  I_BUF clk_buf_inst (
    .EN(ibuf0_en),
    .I(clk),
    .O(clk_buf_out)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/primitive_example_design_1.v:52.11-52.42" *)
  O_BUF o_buff_inst (
    .I(ram_out),
    .O(Q)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/primitive_example_design_1.v:50.12-50.65" *)
  O_BUFT obuft_inst (
    .I(\ff_inst1.Q ),
    .O(buft_out),
    .T(ibuf_obuft_oe)
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/primitive_example_design_1.v:27.11-27.64" *)
  I_BUF ibuf_inst1 (
    .EN(ibuf1_en),
    .I(in[0]),
    .O(i_buf_out[0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/primitive_example_design_1.v:36.11-36.77" *)
  I_BUF ibuf_inst10 (
    .EN(ibuf10_en),
    .I(ram_addr[0]),
    .O(\ram_inst.addr [0])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/primitive_example_design_1.v:37.11-37.77" *)
  I_BUF ibuf_inst11 (
    .EN(ibuf11_en),
    .I(ram_addr[1]),
    .O(\ram_inst.addr [1])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/primitive_example_design_1.v:38.11-38.77" *)
  I_BUF ibuf_inst12 (
    .EN(ibuf12_en),
    .I(ram_addr[2]),
    .O(\ram_inst.addr [2])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/primitive_example_design_1.v:39.11-39.77" *)
  I_BUF ibuf_inst13 (
    .EN(ibuf13_en),
    .I(ram_addr[3]),
    .O(\ram_inst.addr [3])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/primitive_example_design_1.v:40.11-40.77" *)
  I_BUF ibuf_inst14 (
    .EN(ibuf14_en),
    .I(ram_addr[4]),
    .O(\ram_inst.addr [4])
  );
  (* module_not_derived = 32'd1 *)
  (* src = "./rtl/primitive_example_design_1.v:41.11-41.77" *)
  I_BUF ibuf_inst15 (
    .EN(ibuf15_en),
    .I(ram_addr[5]),
    .O(\ram_inst.addr [5])
  );
endmodule
