==28673== Cachegrind, a cache and branch-prediction profiler
==28673== Copyright (C) 2002-2017, and GNU GPL'd, by Nicholas Nethercote et al.
==28673== Using Valgrind-3.16.1 and LibVEX; rerun with -h for copyright info
==28673== Command: ./mser .
==28673== 
--28673-- warning: L3 cache found, using its data for the LL simulation.
--28673-- warning: specified LL cache: line_size 64  assoc 11  total_size 25,952,256
--28673-- warning: simulated LL cache: line_size 64  assoc 12  total_size 25,165,824
BIP cache replacement will be used
BIP Throttle parameter is set to 0.015625
==28673== 
==28673== Process terminating with default action of signal 15 (SIGTERM)
==28673==    at 0x10D300: mser (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28673==    by 0x108B07: main (in /home/tkloda/cortexsuite/vision/benchmarks/mser/data/fullhd/mser)
==28673== 
==28673== I   refs:      1,894,705,145
==28673== I1  misses:            1,206
==28673== LLi misses:            1,202
==28673== I1  miss rate:          0.00%
==28673== LLi miss rate:          0.00%
==28673== 
==28673== D   refs:        786,321,646  (532,318,588 rd   + 254,003,058 wr)
==28673== D1  misses:        1,639,428  (    506,437 rd   +   1,132,991 wr)
==28673== LLd misses:        1,614,641  (    483,730 rd   +   1,130,911 wr)
==28673== D1  miss rate:           0.2% (        0.1%     +         0.4%  )
==28673== LLd miss rate:           0.2% (        0.1%     +         0.4%  )
==28673== 
==28673== LL refs:           1,640,634  (    507,643 rd   +   1,132,991 wr)
==28673== LL misses:         1,615,843  (    484,932 rd   +   1,130,911 wr)
==28673== LL miss rate:            0.1% (        0.0%     +         0.4%  )
