/*
 * This file was automatically generated by tecsgen.
 * This file is not intended to be edited.
 */
#ifndef tSIOPortGRPeachMain_TECSGEN_H
#define tSIOPortGRPeachMain_TECSGEN_H

/*
 * celltype          :  tSIOPortGRPeachMain
 * global name       :  tSIOPortGRPeachMain
 * idx_is_id(actual) :  no(no)
 * singleton         :  no
 * has_CB            :  false
 * has_INIB          :  0
 * rom               :  yes
 * CB initializer    :  yes
 */

/* global header #_IGH_# */
#include "global_tecsgen.h"

/* signature header #_ISH_# */
#include "sSIOPort_tecsgen.h"
#include "siSIOCBR_tecsgen.h"
#include "sInterruptRequest_tecsgen.h"

#ifndef TOPPERS_MACRO_ONLY

#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */
/* cell INIB type definition #_CIP_# */
typedef const struct tag_tSIOPortGRPeachMain_INIB {
    /* call port #_TCP_# */
    /* call port #_NEP_# */ 
}  tSIOPortGRPeachMain_INIB;

/* CB not exist. CB corresponding to INIB #_DCI_# */
#define tSIOPortGRPeachMain_CB_tab           tSIOPortGRPeachMain_INIB_tab
#define tSIOPortGRPeachMain_SINGLE_CELL_CB   tSIOPortGRPeachMain_SINGLE_CELL_INIB
#define tSIOPortGRPeachMain_CB               tSIOPortGRPeachMain_INIB
#define tag_tSIOPortGRPeachMain_CB           tag_tSIOPortGRPeachMain_INIB

extern tSIOPortGRPeachMain_CB  tSIOPortGRPeachMain_CB_tab[];

/* celltype IDX type #_CTIX_# */
typedef const struct tag_tSIOPortGRPeachMain_INIB *tSIOPortGRPeachMain_IDX;

/* prototype declaration of entry port function #_EPP_# */
/* sSIOPort */
Inline void         tSIOPortGRPeachMain_eSIOPort_open(tSIOPortGRPeachMain_IDX idx);
Inline void         tSIOPortGRPeachMain_eSIOPort_close(tSIOPortGRPeachMain_IDX idx);
Inline bool_t       tSIOPortGRPeachMain_eSIOPort_putChar(tSIOPortGRPeachMain_IDX idx, char c);
Inline int_t        tSIOPortGRPeachMain_eSIOPort_getChar(tSIOPortGRPeachMain_IDX idx);
Inline void         tSIOPortGRPeachMain_eSIOPort_enableCBR(tSIOPortGRPeachMain_IDX idx, uint_t cbrtn);
Inline void         tSIOPortGRPeachMain_eSIOPort_disableCBR(tSIOPortGRPeachMain_IDX idx, uint_t cbrtn);
/* siSIOCBR */
Inline void         tSIOPortGRPeachMain_eiSIOCBR_readySend(tSIOPortGRPeachMain_IDX idx);
Inline void         tSIOPortGRPeachMain_eiSIOCBR_readyReceive(tSIOPortGRPeachMain_IDX idx);
#ifdef __cplusplus
}
#endif /* __cplusplus */
#endif /* TOPPERS_MACRO_ONLY */

/* to get the definition of CB type of referenced celltype for optimization #_ICT_# */
#ifndef  TOPPERS_CB_TYPE_ONLY
#define  tSIOPortGRPeachMain_CB_TYPE_ONLY
#define TOPPERS_CB_TYPE_ONLY
#endif  /* TOPPERS_CB_TYPE_ONLY */
#include "tSerialPortMain_tecsgen.h"
#include "tSCIF_tecsgen.h"
#include "tInterruptRequest_tecsgen.h"
#ifdef  tSIOPortGRPeachMain_CB_TYPE_ONLY
#undef TOPPERS_CB_TYPE_ONLY
#endif /* tSIOPortGRPeachMain_CB_TYPE_ONLY */
#define tSIOPortGRPeachMain_ID_BASE        (1)  /* ID Base  #_NIDB_# */
#define tSIOPortGRPeachMain_N_CELL        (1)  /*  number of cells  #_NCEL_# */

/* IDX validation macro #_CVI_# */
#define tSIOPortGRPeachMain_VALID_IDX(IDX) (1)

/* optional call port test macro #_TOCP_# */
#define tSIOPortGRPeachMain_is_ciSIOCBR_joined(p_that) \
	  (1)

/* celll CB macro #_GCB_# */
#define tSIOPortGRPeachMain_GET_CELLCB(idx) (idx)
 /* call port function macro #_CPM_# */
#define tSIOPortGRPeachMain_ciSIOCBR_readySend( p_that ) \
	  tSerialPortMain_eiSIOCBR_readySend( \
	   &tSerialPortMain_CB_tab[0] )
#define tSIOPortGRPeachMain_ciSIOCBR_readyReceive( p_that ) \
	  tSerialPortMain_eiSIOCBR_readyReceive( \
	   &tSerialPortMain_CB_tab[0] )
#define tSIOPortGRPeachMain_cSIOPort_open( p_that ) \
	  tSCIF_eSIOPort_open( \
	   &tSCIF_CB_tab[0] )
#define tSIOPortGRPeachMain_cSIOPort_close( p_that ) \
	  tSCIF_eSIOPort_close( \
	   &tSCIF_CB_tab[0] )
#define tSIOPortGRPeachMain_cSIOPort_putChar( p_that, c ) \
	  tSCIF_eSIOPort_putChar( \
	   &tSCIF_CB_tab[0], (c) )
#define tSIOPortGRPeachMain_cSIOPort_getChar( p_that ) \
	  tSCIF_eSIOPort_getChar( \
	   &tSCIF_CB_tab[0] )
#define tSIOPortGRPeachMain_cSIOPort_enableCBR( p_that, cbrtn ) \
	  tSCIF_eSIOPort_enableCBR( \
	   &tSCIF_CB_tab[0], (cbrtn) )
#define tSIOPortGRPeachMain_cSIOPort_disableCBR( p_that, cbrtn ) \
	  tSCIF_eSIOPort_disableCBR( \
	   &tSCIF_CB_tab[0], (cbrtn) )
#define tSIOPortGRPeachMain_cRxInterruptRequest_disable( p_that ) \
	  tInterruptRequest_eInterruptRequest_disable( \
	   &tInterruptRequest_CB_tab[0] )
#define tSIOPortGRPeachMain_cRxInterruptRequest_enable( p_that ) \
	  tInterruptRequest_eInterruptRequest_enable( \
	   &tInterruptRequest_CB_tab[0] )
#define tSIOPortGRPeachMain_cRxInterruptRequest_clear( p_that ) \
	  tInterruptRequest_eInterruptRequest_clear( \
	   &tInterruptRequest_CB_tab[0] )
#define tSIOPortGRPeachMain_cRxInterruptRequest_raise( p_that ) \
	  tInterruptRequest_eInterruptRequest_raise( \
	   &tInterruptRequest_CB_tab[0] )
#define tSIOPortGRPeachMain_cRxInterruptRequest_probe( p_that ) \
	  tInterruptRequest_eInterruptRequest_probe( \
	   &tInterruptRequest_CB_tab[0] )
#define tSIOPortGRPeachMain_cTxInterruptRequest_disable( p_that ) \
	  tInterruptRequest_eInterruptRequest_disable( \
	   &tInterruptRequest_CB_tab[1] )
#define tSIOPortGRPeachMain_cTxInterruptRequest_enable( p_that ) \
	  tInterruptRequest_eInterruptRequest_enable( \
	   &tInterruptRequest_CB_tab[1] )
#define tSIOPortGRPeachMain_cTxInterruptRequest_clear( p_that ) \
	  tInterruptRequest_eInterruptRequest_clear( \
	   &tInterruptRequest_CB_tab[1] )
#define tSIOPortGRPeachMain_cTxInterruptRequest_raise( p_that ) \
	  tInterruptRequest_eInterruptRequest_raise( \
	   &tInterruptRequest_CB_tab[1] )
#define tSIOPortGRPeachMain_cTxInterruptRequest_probe( p_that ) \
	  tInterruptRequest_eInterruptRequest_probe( \
	   &tInterruptRequest_CB_tab[1] )

#ifndef TOPPERS_MACRO_ONLY

#ifdef __cplusplus
extern "C" {
#endif /* __cplusplus */

/* prototype declaration of entry port function (referenced when VMT useless optimise enabled) #_EPSP_# */

#ifdef __cplusplus
}
#endif /* __cplusplus */
#endif /* TOPPERS_MACRO_ONLY */

/* IDX validation macro (abbrev.) #_CVIA_# */
#define VALID_IDX(IDX)  tSIOPortGRPeachMain_VALID_IDX(IDX)


/* cell CB macro (abbrev) #_GCBA_# */
#define GET_CELLCB(idx)  tSIOPortGRPeachMain_GET_CELLCB(idx)

/* CELLCB type (abbrev) #_CCT_# */
#define CELLCB	tSIOPortGRPeachMain_CB

/* celltype IDX type (abbrev) #_CTIXA_# */
#define CELLIDX	tSIOPortGRPeachMain_IDX

/* call port function macro (abbrev) #_CPMA_# */
#define ciSIOCBR_readySend( ) \
          ((void)p_cellcb, tSIOPortGRPeachMain_ciSIOCBR_readySend( p_cellcb ))
#define ciSIOCBR_readyReceive( ) \
          ((void)p_cellcb, tSIOPortGRPeachMain_ciSIOCBR_readyReceive( p_cellcb ))
#define cSIOPort_open( ) \
          ((void)p_cellcb, tSIOPortGRPeachMain_cSIOPort_open( p_cellcb ))
#define cSIOPort_close( ) \
          ((void)p_cellcb, tSIOPortGRPeachMain_cSIOPort_close( p_cellcb ))
#define cSIOPort_putChar( c ) \
          ((void)p_cellcb, tSIOPortGRPeachMain_cSIOPort_putChar( p_cellcb, c ))
#define cSIOPort_getChar( ) \
          ((void)p_cellcb, tSIOPortGRPeachMain_cSIOPort_getChar( p_cellcb ))
#define cSIOPort_enableCBR( cbrtn ) \
          ((void)p_cellcb, tSIOPortGRPeachMain_cSIOPort_enableCBR( p_cellcb, cbrtn ))
#define cSIOPort_disableCBR( cbrtn ) \
          ((void)p_cellcb, tSIOPortGRPeachMain_cSIOPort_disableCBR( p_cellcb, cbrtn ))
#define cRxInterruptRequest_disable( ) \
          ((void)p_cellcb, tSIOPortGRPeachMain_cRxInterruptRequest_disable( p_cellcb ))
#define cRxInterruptRequest_enable( ) \
          ((void)p_cellcb, tSIOPortGRPeachMain_cRxInterruptRequest_enable( p_cellcb ))
#define cRxInterruptRequest_clear( ) \
          ((void)p_cellcb, tSIOPortGRPeachMain_cRxInterruptRequest_clear( p_cellcb ))
#define cRxInterruptRequest_raise( ) \
          ((void)p_cellcb, tSIOPortGRPeachMain_cRxInterruptRequest_raise( p_cellcb ))
#define cRxInterruptRequest_probe( ) \
          ((void)p_cellcb, tSIOPortGRPeachMain_cRxInterruptRequest_probe( p_cellcb ))
#define cTxInterruptRequest_disable( ) \
          ((void)p_cellcb, tSIOPortGRPeachMain_cTxInterruptRequest_disable( p_cellcb ))
#define cTxInterruptRequest_enable( ) \
          ((void)p_cellcb, tSIOPortGRPeachMain_cTxInterruptRequest_enable( p_cellcb ))
#define cTxInterruptRequest_clear( ) \
          ((void)p_cellcb, tSIOPortGRPeachMain_cTxInterruptRequest_clear( p_cellcb ))
#define cTxInterruptRequest_raise( ) \
          ((void)p_cellcb, tSIOPortGRPeachMain_cTxInterruptRequest_raise( p_cellcb ))
#define cTxInterruptRequest_probe( ) \
          ((void)p_cellcb, tSIOPortGRPeachMain_cTxInterruptRequest_probe( p_cellcb ))



/* optional call port test macro (abbrev) #_TOCPA_# */
#define is_ciSIOCBR_joined()\
		tSIOPortGRPeachMain_is_ciSIOCBR_joined(p_cellcb)

/* entry port function macro (abbrev) #_EPM_# */
#define eSIOPort_open    tSIOPortGRPeachMain_eSIOPort_open
#define eSIOPort_close   tSIOPortGRPeachMain_eSIOPort_close
#define eSIOPort_putChar tSIOPortGRPeachMain_eSIOPort_putChar
#define eSIOPort_getChar tSIOPortGRPeachMain_eSIOPort_getChar
#define eSIOPort_enableCBR tSIOPortGRPeachMain_eSIOPort_enableCBR
#define eSIOPort_disableCBR tSIOPortGRPeachMain_eSIOPort_disableCBR
#define eiSIOCBR_readySend tSIOPortGRPeachMain_eiSIOCBR_readySend
#define eiSIOCBR_readyReceive tSIOPortGRPeachMain_eiSIOCBR_readyReceive

/* iteration code (FOREACH_CELL) #_FEC_# */
#define FOREACH_CELL(i,p_cb)   \
    for( (i) = 0; (i) < tSIOPortGRPeachMain_N_CELL; (i)++ ){ \
       (p_cb) = &tSIOPortGRPeachMain_CB_tab[i];

#define END_FOREACH_CELL   }

/* CB initialize macro #_CIM_# */
#define INITIALIZE_CB(p_that)	(void)(p_that);
#define SET_CB_INIB_POINTER(i,p_that)\
	/* empty */
#ifndef TOPPERS_MACRO_ONLY

/*  include inline header #_INL_# */
#include "tSIOPortGRPeachMain_inline.h"

#endif /* TOPPERS_MACRO_ONLY */

#ifdef TOPPERS_CB_TYPE_ONLY

/* undef for inline #_UDF_# */
#undef VALID_IDX
#undef GET_CELLCB
#undef CELLCB
#undef CELLIDX
#undef tSIOPortGRPeachMain_IDX
#undef FOREACH_CELL
#undef END_FOREACH_CELL
#undef INITIALIZE_CB
#undef SET_CB_INIB_POINTER
#undef is_ciSIOCBR_joined
#undef tSIOPortGRPeachMain_ciSIOCBR_readySend
#undef ciSIOCBR_readySend
#undef tSIOPortGRPeachMain_ciSIOCBR_readyReceive
#undef ciSIOCBR_readyReceive
#undef tSIOPortGRPeachMain_cSIOPort_open
#undef cSIOPort_open
#undef tSIOPortGRPeachMain_cSIOPort_close
#undef cSIOPort_close
#undef tSIOPortGRPeachMain_cSIOPort_putChar
#undef cSIOPort_putChar
#undef tSIOPortGRPeachMain_cSIOPort_getChar
#undef cSIOPort_getChar
#undef tSIOPortGRPeachMain_cSIOPort_enableCBR
#undef cSIOPort_enableCBR
#undef tSIOPortGRPeachMain_cSIOPort_disableCBR
#undef cSIOPort_disableCBR
#undef tSIOPortGRPeachMain_cRxInterruptRequest_disable
#undef cRxInterruptRequest_disable
#undef tSIOPortGRPeachMain_cRxInterruptRequest_enable
#undef cRxInterruptRequest_enable
#undef tSIOPortGRPeachMain_cRxInterruptRequest_clear
#undef cRxInterruptRequest_clear
#undef tSIOPortGRPeachMain_cRxInterruptRequest_raise
#undef cRxInterruptRequest_raise
#undef tSIOPortGRPeachMain_cRxInterruptRequest_probe
#undef cRxInterruptRequest_probe
#undef tSIOPortGRPeachMain_cTxInterruptRequest_disable
#undef cTxInterruptRequest_disable
#undef tSIOPortGRPeachMain_cTxInterruptRequest_enable
#undef cTxInterruptRequest_enable
#undef tSIOPortGRPeachMain_cTxInterruptRequest_clear
#undef cTxInterruptRequest_clear
#undef tSIOPortGRPeachMain_cTxInterruptRequest_raise
#undef cTxInterruptRequest_raise
#undef tSIOPortGRPeachMain_cTxInterruptRequest_probe
#undef cTxInterruptRequest_probe
#undef eSIOPort_open
#undef eSIOPort_close
#undef eSIOPort_putChar
#undef eSIOPort_getChar
#undef eSIOPort_enableCBR
#undef eSIOPort_disableCBR
#undef eiSIOCBR_readySend
#undef eiSIOCBR_readyReceive
#endif /* TOPPERS_CB_TYPE_ONLY */

#endif /* tSIOPortGRPeachMain_TECSGENH */
