SUN4I_BACKEND_REGBUFFCTL_LOADCTL	,	V_10
plane	,	V_25
ENOMEM	,	V_70
"Setting address high bits to 0x%x\n"	,	L_17
dev_get_drvdata	,	F_43
DRM_MODE_FLAG_INTERLACE	,	V_42
dma_addr_t	,	T_2
SUN4I_BACKEND_DISSIZE_REG	,	V_33
pixel_format	,	V_44
SUN4I_BACKEND_LAYFB_L32ADD_REG	,	F_23
drm_device	,	V_62
dev	,	V_57
enable	,	V_12
"Couldn't get the backend module clock\n"	,	L_25
"Primary layer, updating global size W: %u H: %u\n"	,	L_6
state	,	V_27
to_platform_device	,	F_27
DRM_DEBUG_DRIVER	,	F_2
"Couldn't get the backend RAM clock\n"	,	L_27
val	,	V_13
sun4i_backend_drm_format_to_layer	,	F_10
SUN4I_BACKEND_LAY_FBFMT_ARGB8888	,	V_18
drm_plane_state	,	V_26
adjusted_mode	,	V_40
sun4i_drv	,	V_64
crtc	,	V_39
err_disable_mod_clk	,	V_79
drm_gem_cma_object	,	V_46
SUN4I_BACKEND_LAYFB_H4ADD_MSK	,	F_24
paddr	,	V_50
reset_control_deassert	,	F_37
DRM_FORMAT_ARGB8888	,	V_17
DRM_FORMAT_RGB888	,	V_21
reset	,	V_73
GFP_KERNEL	,	V_69
drm_plane	,	V_24
device	,	V_56
SUN4I_BACKEND_LAYCOOR	,	F_17
SUN4I_BACKEND_LAYFB_H4ADD_REG	,	V_55
"Using GEM @ %pad\n"	,	L_14
drm_format_plane_cpp	,	F_22
DRM_PLANE_TYPE_PRIMARY	,	V_30
SUN4I_BACKEND_OCRCOEF_REG	,	F_4
"Disabling color correction\n"	,	L_2
"Couldn't create the backend0 regmap\n"	,	L_19
flags	,	V_41
sunxi_rgb2yuv_coef	,	V_7
layer	,	V_11
gem	,	V_47
SUN4I_BACKEND_LAY_FBFMT_XRGB8888	,	V_20
"Layer line width: %d bits\n"	,	L_7
src_x	,	V_53
src_y	,	V_54
interlaced	,	V_37
SUN4I_BACKEND_ATTCTL_REG1	,	F_19
"Layer size W: %u H: %u\n"	,	L_8
clk_prepare_enable	,	F_39
devm_ioremap_resource	,	F_31
drm_fb_cma_get_gem_obj	,	F_21
sun4i_backend_remove	,	F_46
i	,	V_3
SUN4I_BACKEND_REGBUFFCTL_REG	,	V_8
err_assert_reset	,	V_75
regs	,	V_4
sun4i_backend_ops	,	V_82
sun4i_backend_probe	,	F_44
regmap_update_bits	,	F_6
EINVAL	,	V_23
SUN4I_BACKEND_MODCTL_DEBE_EN	,	V_80
component_del	,	F_47
"Updating layer %d\n"	,	L_5
"Applying RGB to YUV color correction\n"	,	L_1
mod_clk	,	V_76
sun4i_backend	,	V_1
platform_device	,	V_60
SUN4I_BACKEND_LAYSIZE	,	F_15
"Setting buffer address to %pad\n"	,	L_15
err_disable_bus_clk	,	V_77
data	,	V_59
"ahb"	,	L_22
__iomem	,	T_3
sun4i_backend_update_layer_coord	,	F_11
sun4i_backend_update_layer_buffer	,	F_20
SUN4I_BACKEND_OCCTL_REG	,	V_5
mode	,	V_16
"Setting address lower bits to 0x%x\n"	,	L_16
"mod"	,	L_24
pdev	,	V_61
u32	,	T_1
pitches	,	V_34
"Switching display backend interlaced mode %s\n"	,	L_10
SUN4I_BACKEND_OCCTL_ENABLE	,	V_6
sun4i_backend_commit	,	F_7
drm	,	V_63
reset_control_assert	,	F_41
ret	,	V_38
res	,	V_68
SUN4I_BACKEND_MODCTL_ITLMOD_EN	,	V_43
sun4i_backend_update_layer_formats	,	F_18
SUN4I_BACKEND_LAYFB_H4ADD	,	F_25
resource	,	V_67
"Committing changes\n"	,	L_3
"off"	,	L_12
"Enabling layer %d\n"	,	L_4
SUN4I_BACKEND_MODCTL_LAY_EN	,	F_9
format	,	V_15
drv	,	V_65
bus_clk	,	V_74
PTR_ERR	,	F_34
"Couldn't get our reset line\n"	,	L_20
sun4i_backend_apply_color_correction	,	F_1
SUN4I_BACKEND_LAYSIZE_REG	,	F_14
SUN4I_BACKEND_LAYCOOR_REG	,	F_16
ram_clk	,	V_78
platform_get_resource	,	F_30
fb	,	V_29
dev_set_drvdata	,	F_29
devm_kzalloc	,	F_28
"Couldn't get the backend bus clock\n"	,	L_23
sun4i_backend_disable_color_correction	,	F_5
"Invalid format\n"	,	L_13
devm_reset_control_get	,	F_36
drm_framebuffer	,	V_28
dev_err	,	F_33
"on"	,	L_11
devm_regmap_init_mmio	,	F_35
SUN4I_BACKEND_LAY_FBFMT_RGB888	,	V_22
"Layer coordinates X: %d Y: %d\n"	,	L_9
"Couldn't deassert our reset line\n"	,	L_21
sun4i_backend_layer_enable	,	F_8
regmap_write	,	F_3
backend	,	V_2
SUN4I_BACKEND_ATTCTL_REG1_LAY_FBFMT	,	V_45
IORESOURCE_MEM	,	V_71
sun4i_backend_unbind	,	F_42
SUN4I_BACKEND_MODCTL_REG	,	V_14
lo_paddr	,	V_48
bpp	,	V_51
sun4i_backend_regmap_config	,	V_72
devm_clk_get	,	F_38
component_add	,	F_45
clk_disable_unprepare	,	F_40
SUN4I_BACKEND_MODCTL_START_CTL	,	V_81
crtc_h	,	V_32
SUN4I_BACKEND_REGBUFFCTL_AUTOLOAD_DIS	,	V_9
master	,	V_58
dev_private	,	V_66
"Couldn't map the backend registers\n"	,	L_18
"ram"	,	L_26
crtc_y	,	V_36
offsets	,	V_52
DRM_FORMAT_XRGB8888	,	V_19
crtc_w	,	V_31
SUN4I_BACKEND_DISSIZE	,	F_12
sun4i_backend_bind	,	F_26
crtc_x	,	V_35
SUN4I_BACKEND_LAYLINEWIDTH_REG	,	F_13
hi_paddr	,	V_49
IS_ERR	,	F_32
