# Reading C:/altera/12.1sp1/modelsim_ase/tcl/vsim/pref.tcl 
# do sync_receive_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\altera\12.1sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\12.1sp1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -vlog01compat -work work +incdir+E:/study/Labs/Components/lab2/lab2sync/receive {E:/study/Labs/Components/lab2/lab2sync/receive/sync_receive.v}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module sync_receive
# 
# Top level modules:
# 	sync_receive
# 
vsim work.sync_receive
# vsim work.sync_receive 
# Loading work.sync_receive
add wave -position end  sim:/sync_receive/Clk
add wave -position end  sim:/sync_receive/D
add wave -position end  sim:/sync_receive/FS
add wave -position end  sim:/sync_receive/Ready
add wave -position end  sim:/sync_receive/Error
add wave -position end  sim:/sync_receive/Dout
add wave -position end  sim:/sync_receive/Dout_internal
add wave -position end  sim:/sync_receive/Ready_internal
add wave -position end  sim:/sync_receive/Error_internal
add wave -position end  sim:/sync_receive/counter
add wave -position end  sim:/sync_receive/odd
force -freeze sim:/sync_receive/Clk 1 0, 0 {50 ps} -r 100
force -freeze sim:/sync_receive/FS 1 0, 0 {500000000 ps} -r 1000000000
force -freeze sim:/sync_receive/D 1 0, 0 {100 ps} -r 200
run
run
run
run
run
run
run
