[["The Accelerator Wall: Limits of Chip Specialization.", ["Adi Fuchs", "David Wentzlaff"], "https://doi.org/10.1109/HPCA.2019.00023", 14], ["Stretch: Balancing QoS and Throughput for Colocated Server Workloads on SMT Cores.", ["Artemiy Margaritov", "Siddharth Gupta", "Rekai Gonzalez-Alberquilla", "Boris Grot"], "https://doi.org/10.1109/HPCA.2019.00024", 13], ["CIDR: A Cost-Effective In-Line Data Reduction System for Terabit-Per-Second Scale SSD Arrays.", ["Mohammadamin Ajdari", "Pyeongsu Park", "Joonsung Kim", "Dongup Kwon", "Jangwoo Kim"], "https://doi.org/10.1109/HPCA.2019.00025", 14], ["Composite-ISA Cores: Enabling Multi-ISA Heterogeneity Using a Single ISA.", ["Ashish Venkat", "Harsha Basavaraj", "Dean M. Tullsen"], "https://doi.org/10.1109/HPCA.2019.00026", 14], ["HyPar: Towards Hybrid Parallelism for Deep Learning Accelerator Array.", ["Linghao Song", "Jiachen Mao", "Youwei Zhuo", "Xuehai Qian", "Hai Li", "Yiran Chen"], "https://doi.org/10.1109/HPCA.2019.00027", 13], ["E-RNN: Design Optimization for Efficient Recurrent Neural Networks in FPGAs.", ["Zhe Li", "Caiwen Ding", "Siyue Wang", "Wujie Wen", "Youwei Zhuo", "Chang Liu", "Qinru Qiu", "Wenyao Xu", "Xue Lin", "Xuehai Qian", "Yanzhi Wang"], "https://doi.org/10.1109/HPCA.2019.00028", 12], ["Bit Prudent In-Cache Acceleration of Deep Convolutional Neural Networks.", ["Xiaowei Wang", "Jiecao Yu", "Charles Augustine", "Ravi R. Iyer", "Reetuparna Das"], "https://doi.org/10.1109/HPCA.2019.00029", 13], ["Shortcut Mining: Exploiting Cross-Layer Shortcut Reuse in DCNN Accelerators.", ["Arash AziziMazreah", "Lizhong Chen"], "https://doi.org/10.1109/HPCA.2019.00030", 12], ["Fine-Tuning the Active Timing Margin (ATM) Control Loop for Maximizing Multi-core Efficiency on an IBM POWER Server.", ["Yazhou Zu", "Daniel Richins", "Charles Lefurgy", "Vijay Janapa Reddi"], "https://doi.org/10.1109/HPCA.2019.00031", 14], ["\u03bcDPM: Dynamic Power Management for the Microsecond Era.", ["Chih-Hsun Chou", "Laxmi N. Bhuyan", "Daniel Wong"], "https://doi.org/10.1109/HPCA.2019.00032", 13], ["Adaptive Voltage/Frequency Scaling and Core Allocation for Balanced Energy and Performance on Multicore CPUs.", ["George Papadimitriou", "Athanasios Chatzidimitriou", "Dimitris Gizopoulos"], "https://doi.org/10.1109/HPCA.2019.00033", 14], ["Resilient Low Voltage Accelerators for High Energy Efficiency.", ["Nandhini Chandramoorthy", "Karthik Swaminathan", "Martin Cochet", "Arun Paidimarri", "Schuyler Eldridge", "Rajiv V. Joshi", "Matthew M. Ziegler", "Alper Buyuktosunoglu", "Pradip Bose"], "https://doi.org/10.1109/HPCA.2019.00034", 12], ["Pliant: Leveraging Approximation to Improve Datacenter Resource Efficiency.", ["Neeraj Kulkarni", "Feng Qi", "Christina Delimitrou"], "https://doi.org/10.1109/HPCA.2019.00035", 13], ["Kelp: QoS for Accelerated Machine Learning Systems.", ["Haishan Zhu", "David Lo", "Liqun Cheng", "Rama Govindaraju", "Parthasarathy Ranganathan", "Mattan Erez"], "https://doi.org/10.1109/HPCA.2019.00036", 13], ["Enhancing Server Efficiency in the Face of Killer Microseconds.", ["Amirhossein Mirhosseini", "Akshitha Sriraman", "Thomas F. Wenisch"], "https://doi.org/10.1109/HPCA.2019.00037", 14], ["Poly: Efficient Heterogeneous System and Application Management for Interactive Applications.", ["Shuo Wang", "Yun Liang", "Wei Zhang"], "https://doi.org/10.1109/HPCA.2019.00038", 12], ["The What's Next Intermittent Computing Architecture.", ["Karthik Ganesan", "Joshua San Miguel", "Natalie D. Enright Jerger"], "https://doi.org/10.1109/HPCA.2019.00039", 13], ["eQASM: An Executable Quantum Instruction Set Architecture.", ["Xiang Fu", "L. Riesebos", "M. A. Rol", "Jeroen van Straten", "J. van Someren", "Nader Khammassi", "Imran Ashraf", "R. F. L. Vermeulen", "V. Newsum", "K. K. L. Loh", "J. C. de Sterke", "W. J. Vlothuizen", "R. N. Schouten", "Carmen G. Almudever", "L. DiCarlo", "Koen Bertels"], "https://doi.org/10.1109/HPCA.2019.00040", 14], ["Reliability Evaluation of Mixed-Precision Architectures.", ["Fernando Fernandes dos Santos", "Caio B. Lunardi", "Daniel A. G. de Oliveira", "Fabiano Libano", "Paolo Rech"], "https://doi.org/10.1109/HPCA.2019.00041", 12], ["Architecting Waferscale Processors - A GPU Case Study.", ["Saptadeep Pal", "Daniel Petrisko", "Matthew Tomei", "Puneet Gupta", "Subramanian S. Iyer", "Rakesh Kumar"], "https://doi.org/10.1109/HPCA.2019.00042", 14], ["Conditional Speculation: An Effective Approach to Safeguard Out-of-Order Execution Against Spectre Attacks.", ["Peinan Li", "Lutan Zhao", "Rui Hou", "Lixin Zhang", "Dan Meng"], "https://doi.org/10.1109/HPCA.2019.00043", 13], ["FPGA Accelerated INDEL Realignment in the Cloud.", ["Lisa Wu", "David Bruns-Smith", "Frank A. Nothaft", "Qijing Huang", "Sagar Karandikar", "Johnny Le", "Andrew Lin", "Howard Mao", "Brendan Sweeney", "Krste Asanovic", "David A. Patterson", "Anthony D. Joseph"], "https://doi.org/10.1109/HPCA.2019.00044", 14], ["POWERT Channels: A Novel Class of Covert CommunicationExploiting Power Management Vulnerabilities.", ["S. Karen Khatamifard", "Longfei Wang", "Amitabh Das", "Selcuk Kose", "Ulya R. Karpuzcu"], "https://doi.org/10.1109/HPCA.2019.00045", 13], ["Killi: Runtime Fault Classification to Deploy Low Voltage Caches without MBIST.", ["Shrikanth Ganapathy", "John Kalamatianos", "Bradford M. Beckmann", "Steven Raasch", "Lukasz G. Szafaryn"], "https://doi.org/10.1109/HPCA.2019.00046", 13], ["Gables: A Roofline Model for Mobile SoCs.", ["Mark Hill", "Vijay Janapa Reddi"], "https://doi.org/10.1109/HPCA.2019.00047", 14], ["Machine Learning at Facebook: Understanding Inference at the Edge.", ["Carole-Jean Wu", "David Brooks", "Kevin Chen", "Douglas Chen", "Sy Choudhury", "Marat Dukhan", "Kim M. Hazelwood", "Eldad Isaac", "Yangqing Jia", "Bill Jia", "Tommer Leyvand", "Hao Lu", "Yang Lu", "Lin Qiao", "Brandon Reagen", "Joe Spisak", "Fei Sun", "Andrew Tulloch", "Peter Vajda", "Xiaodong Wang", "Yanghan Wang", "Bram Wasti", "Yiming Wu", "Ran Xian", "Sungjoo Yoo", "Peizhao Zhang"], "https://doi.org/10.1109/HPCA.2019.00048", 14], ["VIP: A Versatile Inference Processor.", ["Skand Hurkat", "Jose F. Martinez"], "https://doi.org/10.1109/HPCA.2019.00049", 14], ["Darwin-WGA: A Co-processor Provides Increased Sensitivity in Whole Genome Alignments with High Speedup.", ["Yatish Turakhia", "Sneha D. Goenka", "Gill Bejerano", "William J. Dally"], "https://doi.org/10.1109/HPCA.2019.00050", 14], ["Analysis and Optimization of the Memory Hierarchy for Graph Processing Workloads.", ["Abanti Basak", "Shuangchen Li", "Xing Hu", "Sang Min Oh", "Xinfeng Xie", "Li Zhao", "Xiaowei Jiang", "Yuan Xie"], "https://doi.org/10.1109/HPCA.2019.00051", 14], ["FPGA-Based High-Performance Parallel Architecture for Homomorphic Computing on Encrypted Data.", ["Sujoy Sinha Roy", "Furkan Turan", "Kimmo Jarvinen", "Frederik Vercauteren", "Ingrid Verbauwhede"], "https://doi.org/10.1109/HPCA.2019.00052", 12], ["Bingo Spatial Data Prefetcher.", ["Mohammad Bakhshalipour", "Mehran Shakerinava", "Pejman Lotfi-Kamran", "Hamid Sarbazi-Azad"], "https://doi.org/10.1109/HPCA.2019.00053", 13], ["NoMap: Speeding-Up JavaScript Using Hardware Transactional Memory.", ["Thomas Shull", "Jiho Choi", "Maria Jesus Garzaran", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2019.00054", 14], ["FUSE: Fusing STT-MRAM into GPUs to Alleviate Off-Chip Memory Access Overheads.", ["Jie Zhang", "Myoungsoo Jung", "Mahmut T. Kandemir"], "https://doi.org/10.1109/HPCA.2019.00055", 14], ["Featherlight Reuse-Distance Measurement.", ["Qingsen Wang", "Xu Liu", "Milind Chabbi"], "https://doi.org/10.1109/HPCA.2019.00056", 14], ["Efficient Load Value Prediction Using Multiple Predictors and Filters.", ["Rami Sheikh", "Derek Hower"], "https://doi.org/10.1109/HPCA.2019.00057", 12], ["BRB: Mitigating Branch Predictor Side-Channels.", ["Ilias Vougioukas", "Nikos Nikoleris", "Andreas Sandberg", "Stephan Diestelhorst", "Bashir M. Al-Hashimi", "Geoff V. Merrett"], "https://doi.org/10.1109/HPCA.2019.00058", 12], ["Elastic Instruction Fetching.", ["Arthur Perais", "Rami Sheikh", "Luke Yen", "Michael McIlvaine", "Robert D. Clancy"], "https://doi.org/10.1109/HPCA.2019.00059", 13], ["The Best of IEEE Computer Architecture Letters in 2018.", ["Paul Gratz"], "https://doi.org/10.1109/HPCA.2019.00060", 0], ["Poise: Balancing Thread-Level Parallelism and Memory System Performance in GPUs Using Machine Learning.", ["Saumay Dublish", "Vijay Nagarajan", "Nigel P. Topham"], "https://doi.org/10.1109/HPCA.2019.00061", 14], ["A Hybrid Framework for Fast and Accurate GPU Performance Estimation through Source-Level Analysis and Trace-Based Simulation.", ["Xiebing Wang", "Kai Huang", "Alois Knoll", "Xuehai Qian"], "https://doi.org/10.1109/HPCA.2019.00062", 13], ["Understanding the Future of Energy Efficiency in Multi-Module GPUs.", ["Akhil Arunkumar", "Evgeny Bolotin", "David W. Nellans", "Carole-Jean Wu"], "https://doi.org/10.1109/HPCA.2019.00063", 14], ["R3-DLA (Reduce, Reuse, Recycle): A More Efficient Approach to Decoupled Look-Ahead Architectures.", ["Sushant Kondguli", "Michael Huang"], "https://doi.org/10.1109/HPCA.2019.00064", 12], ["Recycling Data Slack in Out-of-Order Cores.", ["Gokul Subramanian Ravi", "Mikko H. Lipasti"], "https://doi.org/10.1109/HPCA.2019.00065", 13], ["Freeway: Maximizing MLP for Slice-Out-of-Order Execution.", ["Rakesh Kumar", "Mehdi Alipour", "David Black-Schaffer"], "https://doi.org/10.1109/HPCA.2019.00009", 12], ["Enabling Transparent Memory-Compression for Commodity Memory Systems.", ["Vinson Young", "Sanjay Kariyappa", "Moinuddin K. Qureshi"], "https://doi.org/10.1109/HPCA.2019.00010", 12], ["D-RaNGe: Using Commodity DRAM Devices to Generate True Random Numbers with Low Latency and High Throughput.", ["Jeremie S. Kim", "Minesh Patel", "Hasan Hassan", "Lois Orosa", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2019.00011", 14], ["PageSeer: Using Page Walks to Trigger Page Swaps in Hybrid Memory Systems.", ["Apostolos Kokolis", "Dimitrios Skarlatos", "Josep Torrellas"], "https://doi.org/10.1109/HPCA.2019.00012", 13], ["PIM-VR: Erasing Motion Anomalies In Highly-Interactive Virtual Reality World with Customized Memory Cube.", ["Chenhao Xie", "Xingyao Zhang", "Ang Li", "Xin Fu", "Shuaiwen Song"], "https://doi.org/10.1109/HPCA.2019.00013", 14], ["Rendering Elimination: Early Discard of Redundant Tiles in the Graphics Pipeline.", ["Marti Anglada", "Enrique de Lucas", "Joan-Manuel Parcerisa", "Juan L. Aragon", "Pedro Marcuello", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2019.00014", 12], ["Early Visibility Resolution for Removing Ineffectual Computations in the Graphics Pipeline.", ["Marti Anglada", "Enrique de Lucas", "Joan-Manuel Parcerisa", "Juan L. Aragon", "Antonio Gonzalez"], "https://doi.org/10.1109/HPCA.2019.00015", 12], ["String Figure: A Scalable and Elastic Memory Network Architecture.", ["Matheus Ogleari", "Ye Yu", "Chen Qian", "Ethan L. Miller", "Jishen Zhao"], "https://doi.org/10.1109/HPCA.2019.00016", 14], ["NAND-Net: Minimizing Computational Complexity of In-Memory Processing for Binary Neural Networks.", ["Hyeonuk Kim", "Jaehyeong Sim", "Yeongjae Choi", "Lee-Sup Kim"], "https://doi.org/10.1109/HPCA.2019.00017", 13], ["Active-Routing: Compute on the Way for Near-Data Processing.", ["Jiayi Huang", "Ramprakash Reddy Puli", "Pritam Majumder", "Sungkeun Kim", "Rahul Boyapati", "Ki Hwan Yum", "Eun Jung Kim"], "https://doi.org/10.1109/HPCA.2019.00018", 13], ["Understanding the Impact of Socket Density in Density Optimized Servers.", ["Manish Arora", "Matt Skach", "Wei Huang", "Xudong An", "Jason Mars", "Lingjia Tang", "Dean M. Tullsen"], "https://doi.org/10.1109/HPCA.2019.00066", 14], ["A Scalable Priority-Aware Approach to Managing Data Center Server Power.", ["Yang Li", "Charles R. Lefurgy", "Karthick Rajamani", "Malcolm S. Allen-Ware", "Guillermo J. Silva", "Daniel D. Heimsoth", "Saugata Ghose", "Onur Mutlu"], "https://doi.org/10.1109/HPCA.2019.00067", 14], ["Power Aware Heterogeneous Node Assembly.", ["Bilge Acun", "Alper Buyuktosunoglu", "Eun Kyung Lee", "Yoonho Park"], "https://doi.org/10.1109/HPCA.2019.00068", 13]]