<!DOCTYPE html>
<html class="alectryon-standalone"><head><title>VLSMEquality.v</title><meta charset="utf-8"><meta content="Alectryon" name="generator"><meta name="viewport" content="width=device-width, initial-scale=1"><link href="alectryon.css" rel="stylesheet"><link href="pygments.css" rel="stylesheet">
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/IBM-type/0.5.4/css/ibm-type.min.css" integrity="sha512-sky5cf9Ts6FY1kstGOBHSybfKqdHR41M0Ldb0BjNiv3ifltoQIsg0zIaQ+wwdwgQ0w9vKFW7Js50lxH9vqNSSw==" crossorigin="anonymous" />
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/firacode/5.2.0/fira_code.min.css" integrity="sha512-MbysAYimH1hH2xYzkkMHB6MqxBqfP0megxsCLknbYqHVwXTCg9IqHbk+ZP/vnhO8UEW6PaXAkKe2vQ+SWACxxA==" crossorigin="anonymous" /><script src="alectryon.js"></script></head><body><article class="alectryon-root alectryon-windowed alectryon-coqdoc"><div class="alectryon-banner">Built with <a href="https://github.com/cpitclaudel/alectryon/">Alectryon</a>, running Coq+SerAPI v8.18.0+0.18.1. Bubbles (<span class="alectryon-bubble"></span>) indicate interactive fragments: hover for details, tap to reveal contents. Use <kbd>Ctrl+‚Üë</kbd> <kbd>Ctrl+‚Üì</kbd> to navigate, <kbd>Ctrl+üñ±Ô∏è</kbd> to focus. On Mac, use <kbd>‚åò</kbd> instead of <kbd>Ctrl</kbd>.</div><pre class="alectryon-io highlight"><!-- Generator: Alectryon --><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMEquality-v-chk0" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMEquality-v-chk0"><span class="kn">From</span> VLSM.Lib <span class="kn">Require Import</span> Itauto.</label><small class="alectryon-output"><div><div class="alectryon-messages"><blockquote class="alectryon-message">[Loading ML file ring_plugin.cmxs (<span class="nb">using</span> legacy method) ... <span class="bp">done</span>]</blockquote><blockquote class="alectryon-message">[Loading ML file zify_plugin.cmxs (<span class="nb">using</span> legacy method) ... <span class="bp">done</span>]</blockquote><blockquote class="alectryon-message">[Loading ML file micromega_plugin.cmxs (<span class="nb">using</span> legacy method) ... <span class="bp">done</span>]</blockquote><blockquote class="alectryon-message">[Loading ML file btauto_plugin.cmxs (<span class="nb">using</span> legacy method) ... <span class="bp">done</span>]</blockquote><blockquote class="alectryon-message">[Loading ML file coq-itauto.plugin ... <span class="bp">done</span>]</blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">From</span> stdpp <span class="kn">Require Import</span> prelude.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">From</span> VLSM.Core <span class="kn">Require Import</span> VLSM.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">From</span> VLSM.Core.VLSMProjections <span class="kn">Require Import</span> VLSMInclusion VLSMEmbedding.</span></span></pre><div class="doc">
<a id="lab1"></a><h1 class="section">Core: VLSM Trace Equality</h1>
<div class="paragraph"> </div>

  In this module, we define VLSM <i>equality</i> in terms of traces.
  When both VLSMs have the same state and label types they also share the
  same <span class="inlinecode"><span class="id" title="var">Trace</span></span> type, and sets of traces can be compared without conversion.
  Then VLSM <code>X</code> and VLSM <code>Y</code> are <i>equal</i> if their <span class="inlinecode"><span class="id" title="var">valid_trace</span></span>s are exactly the same.

</div><pre class="alectryon-io highlight"><!-- Generator: Alectryon --><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Section</span> <span class="nf">sec_VLSM_equality</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Context</span>
  {<span class="nv">message</span> : <span class="kt">Type</span>}
  {<span class="nv">T</span> : VLSMType message}
  .</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Definition</span> <span class="nf">VLSM_eq_part</span>
  (<span class="nv">MX</span> <span class="nv">MY</span> : VLSMMachine T)
  (<span class="nv">X</span> := mk_vlsm MX) (<span class="nv">Y</span> := mk_vlsm MY) : <span class="kt">Prop</span> :=
    VLSM_incl X Y /\ VLSM_incl Y X.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">End</span> <span class="nf">sec_VLSM_equality</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Notation</span> <span class="nf">VLSM_eq</span> X Y := (VLSM_eq_part (vlsm_machine X) (vlsm_machine Y)).</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMEquality-v-chk1" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMEquality-v-chk1"><span class="kn">Lemma</span> <span class="nf">VLSM_eq_refl</span>
  {<span class="nv">message</span> : <span class="kt">Type</span>}
  {<span class="nv">T</span> : VLSMType message}
  (<span class="nv">MX</span> : VLSMMachine T)
  (<span class="nv">X</span> := mk_vlsm MX)
  : VLSM_eq X X.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">VLSM_eq X X</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMEquality-v-chk2" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMEquality-v-chk2"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">VLSM_eq X X</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">firstorder</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMEquality-v-chk3" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMEquality-v-chk3"><span class="kn">Lemma</span> <span class="nf">VLSM_eq_sym</span>
  {<span class="nv">message</span> : <span class="kt">Type</span>}
  {<span class="nv">T</span> : VLSMType message}
  (<span class="nv">MX</span> <span class="nv">MY</span> : VLSMMachine T)
  (<span class="nv">X</span> := mk_vlsm MX) (<span class="nv">Y</span> := mk_vlsm MY)
  : VLSM_eq X Y -&gt; VLSM_eq Y X.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">VLSM_eq X Y ‚Üí VLSM_eq Y X</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMEquality-v-chk4" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMEquality-v-chk4"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">VLSM_eq X Y ‚Üí VLSM_eq Y X</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">firstorder</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMEquality-v-chk5" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMEquality-v-chk5"><span class="kn">Lemma</span> <span class="nf">VLSM_eq_trans</span>
  {<span class="nv">message</span> : <span class="kt">Type</span>}
  {<span class="nv">T</span> : VLSMType message}
  (<span class="nv">MX</span> <span class="nv">MY</span> <span class="nv">MZ</span> : VLSMMachine T)
  (<span class="nv">X</span> := mk_vlsm MX) (<span class="nv">Y</span> := mk_vlsm MY) (<span class="nv">Z</span> := mk_vlsm MZ)
  : VLSM_eq X Y -&gt; VLSM_eq Y Z -&gt; VLSM_eq X Z.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY, MZ</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Z</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MZ |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">VLSM_eq X Y ‚Üí VLSM_eq Y Z ‚Üí VLSM_eq X Z</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMEquality-v-chk6" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMEquality-v-chk6"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY, MZ</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Z</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MZ |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">VLSM_eq X Y ‚Üí VLSM_eq Y Z ‚Üí VLSM_eq X Z</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">firstorder</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Section</span> <span class="nf">sec_VLSM_eq_properties</span>.</span></span></pre><div class="doc">
<a id="lab2"></a><h2 class="section">VLSM equality properties</h2>
</div><pre class="alectryon-io highlight"><!-- Generator: Alectryon --><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Context</span>
  {<span class="nv">message</span> : <span class="kt">Type</span>} [T : VLSMType message]
  [MX MY : VLSMMachine T]
  (Hincl : VLSM_eq_part MX MY)
  (X := mk_vlsm MX)
  (Y := mk_vlsm MY)
  .</span></span></pre><div class="doc">
VLSM equality specialized to finite trace. 
</div><pre class="alectryon-io highlight"><!-- Generator: Alectryon --><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMEquality-v-chk7" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMEquality-v-chk7"><span class="kn">Lemma</span> <span class="nf">VLSM_eq_finite_valid_trace</span>
  (<span class="nv">s</span> : state X)
  (<span class="nv">tr</span> : list (transition_item X))
  : finite_valid_trace X s tr &lt;-&gt; finite_valid_trace Y s tr.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_eq_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>list transition_item</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">finite_valid_trace X s tr ‚Üî finite_valid_trace Y s tr</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMEquality-v-chk8" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMEquality-v-chk8"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_eq_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>list transition_item</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">finite_valid_trace X s tr ‚Üî finite_valid_trace Y s tr</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">split</span>; <span class="nb">apply</span> VLSM_incl_finite_valid_trace, Hincl.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMEquality-v-chk9" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMEquality-v-chk9"><span class="kn">Lemma</span> <span class="nf">VLSM_eq_finite_valid_trace_init_to</span>
  (<span class="nv">s</span> <span class="nv">f</span> : state X)
  (<span class="nv">tr</span> : list (transition_item X))
  : finite_valid_trace_init_to X s f tr &lt;-&gt;
    finite_valid_trace_init_to Y s f tr.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_eq_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s, f</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>list transition_item</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">finite_valid_trace_init_to X s f tr
‚Üî finite_valid_trace_init_to Y s f tr</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMEquality-v-chka" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMEquality-v-chka"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_eq_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s, f</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>list transition_item</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">finite_valid_trace_init_to X s f tr
‚Üî finite_valid_trace_init_to Y s f tr</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">split</span>; <span class="nb">apply</span> VLSM_incl_finite_valid_trace_init_to, Hincl.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMEquality-v-chkb" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMEquality-v-chkb"><span class="kn">Lemma</span> <span class="nf">VLSM_eq_valid_state</span>
  (<span class="nv">s</span> : state X)
  : valid_state_prop X s &lt;-&gt; valid_state_prop Y s.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_eq_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">valid_state_prop X s ‚Üî valid_state_prop Y s</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMEquality-v-chkc" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMEquality-v-chkc"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_eq_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">valid_state_prop X s ‚Üî valid_state_prop Y s</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">split</span>; <span class="nb">apply</span> VLSM_incl_valid_state, Hincl.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMEquality-v-chkd" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMEquality-v-chkd"><span class="kn">Lemma</span> <span class="nf">VLSM_eq_initial_state</span>
  (<span class="nv">is</span> : state X)
  : initial_state_prop X <span class="kr">is</span> &lt;-&gt; initial_state_prop Y <span class="kr">is</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_eq_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>is</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">initial_state_prop <span class="kr">is</span> ‚Üî initial_state_prop <span class="kr">is</span></div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMEquality-v-chke" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMEquality-v-chke"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_eq_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>is</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">initial_state_prop <span class="kr">is</span> ‚Üî initial_state_prop <span class="kr">is</span></div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">split</span>; <span class="nb">apply</span> VLSM_incl_initial_state, Hincl.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMEquality-v-chkf" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMEquality-v-chkf"><span class="kn">Lemma</span> <span class="nf">VLSM_eq_finite_valid_trace_from</span>
  (<span class="nv">s</span> : state X)
  (<span class="nv">tr</span> : list (transition_item X))
  : finite_valid_trace_from X s tr &lt;-&gt;
    finite_valid_trace_from Y s tr.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_eq_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>list transition_item</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">finite_valid_trace_from X s tr
‚Üî finite_valid_trace_from Y s tr</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMEquality-v-chk10" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMEquality-v-chk10"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_eq_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>list transition_item</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">finite_valid_trace_from X s tr
‚Üî finite_valid_trace_from Y s tr</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">split</span>; <span class="nb">apply</span> VLSM_incl_finite_valid_trace_from, Hincl.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMEquality-v-chk11" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMEquality-v-chk11"><span class="kn">Lemma</span> <span class="nf">VLSM_eq_finite_valid_trace_from_to</span>
  (<span class="nv">s</span> <span class="nv">f</span> : state X)
  (<span class="nv">tr</span> : list (transition_item X))
  : finite_valid_trace_from_to X s f tr &lt;-&gt; finite_valid_trace_from_to Y s f tr.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_eq_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s, f</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>list transition_item</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">finite_valid_trace_from_to X s f tr
‚Üî finite_valid_trace_from_to Y s f tr</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMEquality-v-chk12" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMEquality-v-chk12"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_eq_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s, f</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>tr</var><span class="hyp-type"><b>: </b><span>list transition_item</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">finite_valid_trace_from_to X s f tr
‚Üî finite_valid_trace_from_to Y s f tr</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">split</span>; <span class="nb">apply</span> VLSM_incl_finite_valid_trace_from_to, Hincl.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMEquality-v-chk13" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMEquality-v-chk13"><span class="kn">Lemma</span> <span class="nf">VLSM_eq_in_futures</span>
  (<span class="nv">s1</span> <span class="nv">s2</span> : state X)
  : in_futures X s1 s2 &lt;-&gt; in_futures Y s1 s2.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_eq_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s1, s2</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">in_futures X s1 s2 ‚Üî in_futures Y s1 s2</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMEquality-v-chk14" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMEquality-v-chk14"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_eq_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s1, s2</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">in_futures X s1 s2 ‚Üî in_futures Y s1 s2</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">split</span>; <span class="nb">apply</span> VLSM_incl_in_futures, Hincl.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMEquality-v-chk15" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMEquality-v-chk15"><span class="kn">Lemma</span> <span class="nf">VLSM_eq_input_valid_transition</span>
  : <span class="kr">forall</span> <span class="nv">l</span> <span class="nv">s</span> <span class="nv">im</span> <span class="nv">s&#39;</span> <span class="nv">om</span>,
  input_valid_transition X l (s, im) (s&#39;, om) &lt;-&gt;
  input_valid_transition Y l (s, im) (s&#39;, om).</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_eq_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion"><span class="kr">‚àÄ</span> (<span class="nv">l</span> : label X) (<span class="nv">s</span> : state X) (<span class="nv">im</span> : option message) 
  (<span class="nv">s&#39;</span> : state X) (<span class="nv">om</span> : option message),
  input_valid_transition X l (s, im) (s&#39;, om)
  ‚Üî input_valid_transition Y l (s, im) (s&#39;, om)</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMEquality-v-chk16" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMEquality-v-chk16"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_eq_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion"><span class="kr">‚àÄ</span> (<span class="nv">l</span> : label X) (<span class="nv">s</span> : state X) (<span class="nv">im</span> : option message) 
  (<span class="nv">s&#39;</span> : state X) (<span class="nv">om</span> : option message),
  input_valid_transition X l (s, im) (s&#39;, om)
  ‚Üî input_valid_transition Y l (s, im) (s&#39;, om)</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">split</span>; <span class="nb">apply</span> @VLSM_incl_input_valid_transition, Hincl.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMEquality-v-chk17" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMEquality-v-chk17"><span class="kn">Lemma</span> <span class="nf">VLSM_eq_input_valid</span>
  : <span class="kr">forall</span> <span class="nv">l</span> <span class="nv">s</span> <span class="nv">im</span>,
  input_valid X l (s, im) &lt;-&gt; input_valid Y l (s, im).</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_eq_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion"><span class="kr">‚àÄ</span> (<span class="nv">l</span> : label X) (<span class="nv">s</span> : state X) (<span class="nv">im</span> : option message),
  input_valid X l (s, im) ‚Üî input_valid Y l (s, im)</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMEquality-v-chk18" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMEquality-v-chk18"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_eq_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion"><span class="kr">‚àÄ</span> (<span class="nv">l</span> : label X) (<span class="nv">s</span> : state X) (<span class="nv">im</span> : option message),
  input_valid X l (s, im) ‚Üî input_valid Y l (s, im)</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">split</span>; <span class="nb">apply</span> @VLSM_incl_input_valid, Hincl.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMEquality-v-chk19" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMEquality-v-chk19"><span class="kn">Lemma</span> <span class="nf">VLSM_eq_can_produce</span>
  (<span class="nv">s</span> : state T)
  (<span class="nv">om</span> : option message)
  : option_can_produce X s om &lt;-&gt; option_can_produce Y s om.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_eq_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state T</span></span></span><br><span><var>om</var><span class="hyp-type"><b>: </b><span>option message</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">option_can_produce X s om ‚Üî option_can_produce Y s om</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMEquality-v-chk1a" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMEquality-v-chk1a"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_eq_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state T</span></span></span><br><span><var>om</var><span class="hyp-type"><b>: </b><span>option message</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">option_can_produce X s om ‚Üî option_can_produce Y s om</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">split</span>; <span class="nb">apply</span> VLSM_incl_can_produce, Hincl.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMEquality-v-chk1b" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMEquality-v-chk1b"><span class="kn">Lemma</span> <span class="nf">VLSM_eq_can_emit</span>
  (<span class="nv">m</span> : message)
  : can_emit X m &lt;-&gt; can_emit Y m.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_eq_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>m</var><span class="hyp-type"><b>: </b><span>message</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">can_emit X m ‚Üî can_emit Y m</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMEquality-v-chk1c" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMEquality-v-chk1c"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_eq_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>m</var><span class="hyp-type"><b>: </b><span>message</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">can_emit X m ‚Üî can_emit Y m</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">split</span>; <span class="nb">apply</span> VLSM_incl_can_emit, Hincl.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMEquality-v-chk1d" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMEquality-v-chk1d"><span class="kn">Lemma</span> <span class="nf">VLSM_eq_infinite_valid_trace_from</span>
  <span class="nv">s</span> <span class="nv">ls</span>
  : infinite_valid_trace_from X s ls &lt;-&gt;
    infinite_valid_trace_from Y s ls.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_eq_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>ls</var><span class="hyp-type"><b>: </b><span>Streams.Stream transition_item</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">infinite_valid_trace_from X s ls
‚Üî infinite_valid_trace_from Y s ls</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMEquality-v-chk1e" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMEquality-v-chk1e"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_eq_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>ls</var><span class="hyp-type"><b>: </b><span>Streams.Stream transition_item</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">infinite_valid_trace_from X s ls
‚Üî infinite_valid_trace_from Y s ls</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">split</span>; <span class="nb">apply</span> VLSM_incl_infinite_valid_trace_from, Hincl.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMEquality-v-chk1f" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMEquality-v-chk1f"><span class="kn">Lemma</span> <span class="nf">VLSM_eq_infinite_valid_trace</span>
  <span class="nv">s</span> <span class="nv">ls</span>
  : infinite_valid_trace X s ls &lt;-&gt; infinite_valid_trace Y s ls.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_eq_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>ls</var><span class="hyp-type"><b>: </b><span>Streams.Stream transition_item</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">infinite_valid_trace X s ls
‚Üî infinite_valid_trace Y s ls</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMEquality-v-chk20" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMEquality-v-chk20"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_eq_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>s</var><span class="hyp-type"><b>: </b><span>state X</span></span></span><br><span><var>ls</var><span class="hyp-type"><b>: </b><span>Streams.Stream transition_item</span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion">infinite_valid_trace X s ls
‚Üî infinite_valid_trace Y s ls</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">split</span>; <span class="nb">apply</span> VLSM_incl_infinite_valid_trace, Hincl.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMEquality-v-chk21" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMEquality-v-chk21"><span class="kn">Lemma</span> <span class="nf">VLSM_eq_valid_trace</span>
  : <span class="kr">forall</span> <span class="nv">t</span>, valid_trace_prop X t &lt;-&gt; valid_trace_prop Y t.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_eq_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion"><span class="kr">‚àÄ</span> <span class="nv">t</span> : Trace,
  valid_trace_prop X t ‚Üî valid_trace_prop Y t</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><input class="alectryon-toggle" id="VLSMEquality-v-chk22" style="display: none" type="checkbox"><label class="alectryon-input" for="VLSMEquality-v-chk22"><span class="kn">Proof</span>.</label><small class="alectryon-output"><div><div class="alectryon-goals"><blockquote class="alectryon-goal"><div class="goal-hyps"><span><var>message</var><span class="hyp-type"><b>: </b><span><span class="kt">Type</span></span></span></span><br><span><var>T</var><span class="hyp-type"><b>: </b><span>VLSMType message</span></span></span><br><span><var>MX, MY</var><span class="hyp-type"><b>: </b><span>VLSMMachine T</span></span></span><br><span><var>Hincl</var><span class="hyp-type"><b>: </b><span>VLSM_eq_part MX MY</span></span></span><br><span><var>X</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MX |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br><span><var>Y</var><span><span class="hyp-body"><b>:= </b><span>{| vlsm_type := T; vlsm_machine := MY |}</span></span><span class="hyp-type"><b>: </b><span>VLSM message</span></span></span></span><br></div><span class="goal-separator"><hr></span><div class="goal-conclusion"><span class="kr">‚àÄ</span> <span class="nv">t</span> : Trace,
  valid_trace_prop X t ‚Üî valid_trace_prop Y t</div></blockquote></div></div></small><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">  </span><span class="alectryon-sentence"><span class="alectryon-input"><span class="bp">by</span> <span class="nb">split</span>; <span class="nb">apply</span> VLSM_incl_valid_trace, Hincl.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">Qed</span>.</span><span class="alectryon-wsp">
</span></span><span class="alectryon-wsp">
</span><span class="alectryon-sentence"><span class="alectryon-input"><span class="kn">End</span> <span class="nf">sec_VLSM_eq_properties</span>.</span></span></pre></article></body></html>