set tool_name "ModelSim-Altera (VHDL)"
set corner_file_list {
    {{"Slow -5 0.9V 100 Model"} {rle_interface_5_900mv_100c_slow.vho rle_interface_5_900mv_100c_vhd_slow.sdo}}
    {{"Slow -5 0.9V -40 Model"} {rle_interface_5_900mv_-40c_slow.vho rle_interface_5_900mv_-40c_vhd_slow.sdo}}
    {{"Fast -M 0.9V -40 Model"} {rle_interface_min_900mv_-40c_fast.vho rle_interface_min_900mv_-40c_vhd_fast.sdo}}
}
