{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1732216437996 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732216437997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Copyright (C) 2020  Intel Corporation. All rights reserved. " "Copyright (C) 2020  Intel Corporation. All rights reserved." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732216437997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Your use of Intel Corporation's design tools, logic functions  " "Your use of Intel Corporation's design tools, logic functions " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732216437997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "and other software and tools, and any partner logic  " "and other software and tools, and any partner logic " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732216437997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "functions, and any output files from any of the foregoing  " "functions, and any output files from any of the foregoing " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732216437997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "(including device programming or simulation files), and any  " "(including device programming or simulation files), and any " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732216437997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "associated documentation or information are expressly subject  " "associated documentation or information are expressly subject " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732216437997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "to the terms and conditions of the Intel Program License  " "to the terms and conditions of the Intel Program License " {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732216437997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Subscription Agreement, the Intel Quartus Prime License Agreement, " "Subscription Agreement, the Intel Quartus Prime License Agreement," {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732216437997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the Intel FPGA IP License Agreement, or other applicable license " "the Intel FPGA IP License Agreement, or other applicable license" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732216437997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "agreement, including, without limitation, that your use is for " "agreement, including, without limitation, that your use is for" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732216437997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "the sole purpose of programming logic devices manufactured by " "the sole purpose of programming logic devices manufactured by" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732216437997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "Intel and sold by Intel or its authorized distributors.  Please " "Intel and sold by Intel or its authorized distributors.  Please" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732216437997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "refer to the applicable agreement for further details, at " "refer to the applicable agreement for further details, at" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732216437997 ""} { "Info" "IQEXE_START_BANNER_LEGAL" "https://fpgasoftware.intel.com/eula. " "https://fpgasoftware.intel.com/eula." {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1732216437997 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 21 13:13:57 2024 " "Processing started: Thu Nov 21 13:13:57 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1732216437997 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1732216437997 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing " "Command: quartus_sta --sdc=toolflow.sdc toolflow --do_report_timing" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1732216437997 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1732216438615 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1732216439103 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1732216439103 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "High junction temperature 85 " "High junction temperature operating condition is not set. Assuming a default value of '85'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1732216439125 ""}
{ "Info" "ICUT_CUT_DEFAULT_OPERATING_CONDITION" "Low junction temperature 0 " "Low junction temperature operating condition is not set. Assuming a default value of '0'." {  } {  } 0 21076 "%1!s! operating condition is not set. Assuming a default value of '%2!s!'." 0 0 "Timing Analyzer" 0 -1 1732216439125 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "15 " "The Timing Analyzer is analyzing 15 combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "The Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Timing Analyzer" 0 -1 1732216439974 ""}
{ "Info" "ISTA_SDC_FOUND" "toolflow.sdc " "Reading SDC File: 'toolflow.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1732216440497 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1732216440747 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1732216440776 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1732216441206 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1732216441206 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.154 " "Worst-case setup slack is -0.154" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216441209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216441209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.154              -0.154 iCLK  " "   -0.154              -0.154 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216441209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732216441209 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.343 " "Worst-case hold slack is 0.343" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216441300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216441300 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.343               0.000 iCLK  " "    0.343               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216441300 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732216441300 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 15.882 " "Worst-case recovery slack is 15.882" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216441322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216441322 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   15.882               0.000 iCLK  " "   15.882               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216441322 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732216441322 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.728 " "Worst-case removal slack is 2.728" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216441345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216441345 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.728               0.000 iCLK  " "    2.728               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216441345 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732216441345 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.624 " "Worst-case minimum pulse width slack is 9.624" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216441360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216441360 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.624               0.000 iCLK  " "    9.624               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216441360 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732216441360 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732216441910 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732216441910 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732216441910 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732216441910 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 18.865 ns " "Worst Case Available Settling Time: 18.865 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732216441910 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732216441910 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732216441910 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.154 " "Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.154" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442000 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442000 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732216442000 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is -0.154 (VIOLATED) " "Path #1: Setup slack is -0.154 (VIOLATED)" { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "From Node    : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegALU:31:REGI\|s_Q " "To Node      : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegALU:31:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.437      3.437  R        clock network delay " "     3.437      3.437  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.700      0.263     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg " "     3.700      0.263     uTco  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a0~porta_we_reg" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.549      2.849 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\] " "     6.549      2.849 FR  CELL  DMem\|ram_rtl_0\|auto_generated\|ram_block1a0\|portadataout\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.288      0.739 RR    IC  g_NBITMUX_JumpLink\|\\G_NBit_MUX:0:MUXI\|g_Or\|o_F~0\|datad " "     7.288      0.739 RR    IC  g_NBITMUX_JumpLink\|\\G_NBit_MUX:0:MUXI\|g_Or\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.443      0.155 RR  CELL  g_NBITMUX_JumpLink\|\\G_NBit_MUX:0:MUXI\|g_Or\|o_F~0\|combout " "     7.443      0.155 RR  CELL  g_NBITMUX_JumpLink\|\\G_NBit_MUX:0:MUXI\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.647      0.204 RR    IC  g_NBITMUX_JumpLink\|\\G_NBit_MUX:0:MUXI\|g_Or\|o_F~1\|datad " "     7.647      0.204 RR    IC  g_NBITMUX_JumpLink\|\\G_NBit_MUX:0:MUXI\|g_Or\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.802      0.155 RR  CELL  g_NBITMUX_JumpLink\|\\G_NBit_MUX:0:MUXI\|g_Or\|o_F~1\|combout " "     7.802      0.155 RR  CELL  g_NBITMUX_JumpLink\|\\G_NBit_MUX:0:MUXI\|g_Or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.546      0.744 RR    IC  forward_MUX_B\|MUX3\|\\G_NBit_MUX:0:MUXI\|g_Or\|o_F~1\|datad " "     8.546      0.744 RR    IC  forward_MUX_B\|MUX3\|\\G_NBit_MUX:0:MUXI\|g_Or\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.701      0.155 RR  CELL  forward_MUX_B\|MUX3\|\\G_NBit_MUX:0:MUXI\|g_Or\|o_F~1\|combout " "     8.701      0.155 RR  CELL  forward_MUX_B\|MUX3\|\\G_NBit_MUX:0:MUXI\|g_Or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     8.905      0.204 RR    IC  forward_MUX_B\|MUX3\|\\G_NBit_MUX:0:MUXI\|g_Or\|o_F~2\|datad " "     8.905      0.204 RR    IC  forward_MUX_B\|MUX3\|\\G_NBit_MUX:0:MUXI\|g_Or\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.060      0.155 RR  CELL  forward_MUX_B\|MUX3\|\\G_NBit_MUX:0:MUXI\|g_Or\|o_F~2\|combout " "     9.060      0.155 RR  CELL  forward_MUX_B\|MUX3\|\\G_NBit_MUX:0:MUXI\|g_Or\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.295      0.235 RR    IC  g_ALU\|c_carryAdder\|w_G\[0\]\|datad " "     9.295      0.235 RR    IC  g_ALU\|c_carryAdder\|w_G\[0\]\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.434      0.139 RF  CELL  g_ALU\|c_carryAdder\|w_G\[0\]\|combout " "     9.434      0.139 RF  CELL  g_ALU\|c_carryAdder\|w_G\[0\]\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     9.734      0.300 FF    IC  g_ALU\|c_carryAdder\|w_C\[2\]~1\|dataa " "     9.734      0.300 FF    IC  g_ALU\|c_carryAdder\|w_C\[2\]~1\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.158      0.424 FF  CELL  g_ALU\|c_carryAdder\|w_C\[2\]~1\|combout " "    10.158      0.424 FF  CELL  g_ALU\|c_carryAdder\|w_C\[2\]~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.415      0.257 FF    IC  g_ALU\|c_carryAdder\|w_C\[3\]~2\|datac " "    10.415      0.257 FF    IC  g_ALU\|c_carryAdder\|w_C\[3\]~2\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.696      0.281 FF  CELL  g_ALU\|c_carryAdder\|w_C\[3\]~2\|combout " "    10.696      0.281 FF  CELL  g_ALU\|c_carryAdder\|w_C\[3\]~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.949      0.253 FF    IC  g_ALU\|c_carryAdder\|w_C\[4\]~3\|datad " "    10.949      0.253 FF    IC  g_ALU\|c_carryAdder\|w_C\[4\]~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.074      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[4\]~3\|combout " "    11.074      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[4\]~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.322      0.248 FF    IC  g_ALU\|c_carryAdder\|w_C\[5\]~4\|datad " "    11.322      0.248 FF    IC  g_ALU\|c_carryAdder\|w_C\[5\]~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.447      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[5\]~4\|combout " "    11.447      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[5\]~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.696      0.249 FF    IC  g_ALU\|c_carryAdder\|w_C\[6\]~5\|datad " "    11.696      0.249 FF    IC  g_ALU\|c_carryAdder\|w_C\[6\]~5\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    11.821      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[6\]~5\|combout " "    11.821      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[6\]~5\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.072      0.251 FF    IC  g_ALU\|c_carryAdder\|w_C\[7\]~6\|datad " "    12.072      0.251 FF    IC  g_ALU\|c_carryAdder\|w_C\[7\]~6\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.197      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[7\]~6\|combout " "    12.197      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[7\]~6\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.447      0.250 FF    IC  g_ALU\|c_carryAdder\|w_C\[8\]~7\|datad " "    12.447      0.250 FF    IC  g_ALU\|c_carryAdder\|w_C\[8\]~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.572      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[8\]~7\|combout " "    12.572      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[8\]~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.827      0.255 FF    IC  g_ALU\|c_carryAdder\|w_C\[9\]~8\|datac " "    12.827      0.255 FF    IC  g_ALU\|c_carryAdder\|w_C\[9\]~8\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.108      0.281 FF  CELL  g_ALU\|c_carryAdder\|w_C\[9\]~8\|combout " "    13.108      0.281 FF  CELL  g_ALU\|c_carryAdder\|w_C\[9\]~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.359      0.251 FF    IC  g_ALU\|c_carryAdder\|w_C\[10\]~9\|datad " "    13.359      0.251 FF    IC  g_ALU\|c_carryAdder\|w_C\[10\]~9\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.484      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[10\]~9\|combout " "    13.484      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[10\]~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.733      0.249 FF    IC  g_ALU\|c_carryAdder\|w_C\[11\]~10\|datad " "    13.733      0.249 FF    IC  g_ALU\|c_carryAdder\|w_C\[11\]~10\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.858      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[11\]~10\|combout " "    13.858      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[11\]~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.109      0.251 FF    IC  g_ALU\|c_carryAdder\|w_C\[12\]~11\|datad " "    14.109      0.251 FF    IC  g_ALU\|c_carryAdder\|w_C\[12\]~11\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.234      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[12\]~11\|combout " "    14.234      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[12\]~11\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.651      0.417 FF    IC  g_ALU\|c_carryAdder\|w_C\[13\]~12\|datad " "    14.651      0.417 FF    IC  g_ALU\|c_carryAdder\|w_C\[13\]~12\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.776      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[13\]~12\|combout " "    14.776      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[13\]~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.013      0.237 FF    IC  g_ALU\|c_carryAdder\|w_C\[14\]~13\|datad " "    15.013      0.237 FF    IC  g_ALU\|c_carryAdder\|w_C\[14\]~13\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.138      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[14\]~13\|combout " "    15.138      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[14\]~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.374      0.236 FF    IC  g_ALU\|c_carryAdder\|w_C\[15\]~14\|datad " "    15.374      0.236 FF    IC  g_ALU\|c_carryAdder\|w_C\[15\]~14\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.499      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[15\]~14\|combout " "    15.499      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[15\]~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.735      0.236 FF    IC  g_ALU\|c_carryAdder\|w_C\[16\]~15\|datad " "    15.735      0.236 FF    IC  g_ALU\|c_carryAdder\|w_C\[16\]~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.860      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[16\]~15\|combout " "    15.860      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[16\]~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.102      0.242 FF    IC  g_ALU\|c_carryAdder\|w_C\[17\]~16\|datad " "    16.102      0.242 FF    IC  g_ALU\|c_carryAdder\|w_C\[17\]~16\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.227      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[17\]~16\|combout " "    16.227      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[17\]~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.952      0.725 FF    IC  g_ALU\|c_carryAdder\|w_C\[18\]~17\|datad " "    16.952      0.725 FF    IC  g_ALU\|c_carryAdder\|w_C\[18\]~17\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.077      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[18\]~17\|combout " "    17.077      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[18\]~17\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.326      0.249 FF    IC  g_ALU\|c_carryAdder\|w_C\[19\]~18\|datad " "    17.326      0.249 FF    IC  g_ALU\|c_carryAdder\|w_C\[19\]~18\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.451      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[19\]~18\|combout " "    17.451      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[19\]~18\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.703      0.252 FF    IC  g_ALU\|c_carryAdder\|w_C\[20\]~19\|datad " "    17.703      0.252 FF    IC  g_ALU\|c_carryAdder\|w_C\[20\]~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.828      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[20\]~19\|combout " "    17.828      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[20\]~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.082      0.254 FF    IC  g_ALU\|c_carryAdder\|w_C\[21\]~20\|datac " "    18.082      0.254 FF    IC  g_ALU\|c_carryAdder\|w_C\[21\]~20\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.363      0.281 FF  CELL  g_ALU\|c_carryAdder\|w_C\[21\]~20\|combout " "    18.363      0.281 FF  CELL  g_ALU\|c_carryAdder\|w_C\[21\]~20\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.614      0.251 FF    IC  g_ALU\|c_carryAdder\|w_C\[22\]~21\|datad " "    18.614      0.251 FF    IC  g_ALU\|c_carryAdder\|w_C\[22\]~21\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.739      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[22\]~21\|combout " "    18.739      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[22\]~21\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.988      0.249 FF    IC  g_ALU\|c_carryAdder\|w_C\[23\]~22\|datad " "    18.988      0.249 FF    IC  g_ALU\|c_carryAdder\|w_C\[23\]~22\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.113      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[23\]~22\|combout " "    19.113      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[23\]~22\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.369      0.256 FF    IC  g_ALU\|c_carryAdder\|w_C\[24\]~23\|datac " "    19.369      0.256 FF    IC  g_ALU\|c_carryAdder\|w_C\[24\]~23\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.650      0.281 FF  CELL  g_ALU\|c_carryAdder\|w_C\[24\]~23\|combout " "    19.650      0.281 FF  CELL  g_ALU\|c_carryAdder\|w_C\[24\]~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.900      0.250 FF    IC  g_ALU\|c_carryAdder\|w_C\[25\]~24\|datad " "    19.900      0.250 FF    IC  g_ALU\|c_carryAdder\|w_C\[25\]~24\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.025      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[25\]~24\|combout " "    20.025      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[25\]~24\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.275      0.250 FF    IC  g_ALU\|c_carryAdder\|w_C\[26\]~25\|datad " "    20.275      0.250 FF    IC  g_ALU\|c_carryAdder\|w_C\[26\]~25\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.400      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[26\]~25\|combout " "    20.400      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[26\]~25\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.657      0.257 FF    IC  g_ALU\|c_carryAdder\|w_C\[27\]~26\|datac " "    20.657      0.257 FF    IC  g_ALU\|c_carryAdder\|w_C\[27\]~26\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.938      0.281 FF  CELL  g_ALU\|c_carryAdder\|w_C\[27\]~26\|combout " "    20.938      0.281 FF  CELL  g_ALU\|c_carryAdder\|w_C\[27\]~26\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.186      0.248 FF    IC  g_ALU\|c_carryAdder\|w_C\[28\]~27\|datad " "    21.186      0.248 FF    IC  g_ALU\|c_carryAdder\|w_C\[28\]~27\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.311      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[28\]~27\|combout " "    21.311      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[28\]~27\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.566      0.255 FF    IC  g_ALU\|c_carryAdder\|w_C\[29\]~28\|datac " "    21.566      0.255 FF    IC  g_ALU\|c_carryAdder\|w_C\[29\]~28\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.847      0.281 FF  CELL  g_ALU\|c_carryAdder\|w_C\[29\]~28\|combout " "    21.847      0.281 FF  CELL  g_ALU\|c_carryAdder\|w_C\[29\]~28\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.098      0.251 FF    IC  g_ALU\|c_carryAdder\|w_C\[30\]~29\|datad " "    22.098      0.251 FF    IC  g_ALU\|c_carryAdder\|w_C\[30\]~29\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.223      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[30\]~29\|combout " "    22.223      0.125 FF  CELL  g_ALU\|c_carryAdder\|w_C\[30\]~29\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.471      0.248 FF    IC  g_NBITMUX_Lui\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~7\|datad " "    22.471      0.248 FF    IC  g_NBITMUX_Lui\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~7\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.621      0.150 FR  CELL  g_NBITMUX_Lui\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~7\|combout " "    22.621      0.150 FR  CELL  g_NBITMUX_Lui\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~7\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.826      0.205 RR    IC  g_NBITMUX_Lui\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~10\|datad " "    22.826      0.205 RR    IC  g_NBITMUX_Lui\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~10\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.965      0.139 RF  CELL  g_NBITMUX_Lui\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~10\|combout " "    22.965      0.139 RF  CELL  g_NBITMUX_Lui\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.199      0.234 FF    IC  g_NBITMUX_Lui\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~8\|datac " "    23.199      0.234 FF    IC  g_NBITMUX_Lui\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~8\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.480      0.281 FF  CELL  g_NBITMUX_Lui\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~8\|combout " "    23.480      0.281 FF  CELL  g_NBITMUX_Lui\|\\G_NBit_MUX:31:MUXI\|g_Or\|o_F~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.480      0.000 FF    IC  EXMEM_Pipeline_Red\|\\G_NBit_RegALU:31:REGI\|s_Q\|d " "    23.480      0.000 FF    IC  EXMEM_Pipeline_Red\|\\G_NBit_RegALU:31:REGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.584      0.104 FF  CELL  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegALU:31:REGI\|s_Q " "    23.584      0.104 FF  CELL  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegALU:31:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.400      3.400  R        clock network delay " "    23.400      3.400  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.432      0.032           clock pessimism removed " "    23.432      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.412     -0.020           clock uncertainty " "    23.412     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.430      0.018     uTsu  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegALU:31:REGI\|s_Q " "    23.430      0.018     uTsu  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegALU:31:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    23.584 " "Data Arrival Time  :    23.584" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.430 " "Data Required Time :    23.430" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    -0.154 (VIOLATED) " "Slack              :    -0.154 (VIOLATED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442001 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732216442001 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.343 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.343" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442105 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732216442105 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.343  " "Path #1: Hold slack is 0.343 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:23:REGI\|s_Q " "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:23:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.961      2.961  R        clock network delay " "     2.961      2.961  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.193      0.232     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:23:REGI\|s_Q " "     3.193      0.232     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:23:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.193      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:23:REGI\|s_Q\|q " "     3.193      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:23:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.900      0.707 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a23\|portadatain\[0\] " "     3.900      0.707 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a23\|portadatain\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.972      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0 " "     3.972      0.072 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.439      3.439  R        clock network delay " "     3.439      3.439  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.407     -0.032           clock pessimism removed " "     3.407     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.407      0.000           clock uncertainty " "     3.407      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.629      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0 " "     3.629      0.222      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.972 " "Data Arrival Time  :     3.972" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.629 " "Data Required Time :     3.629" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.343  " "Slack              :     0.343 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442105 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442105 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732216442105 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.882 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 15.882" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732216442122 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 15.882  " "Path #1: Recovery slack is 15.882 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : hazardDetectionUnit:hazard_Detection\|o_Flush " "From Node    : hazardDetectionUnit:hazard_Detection\|o_Flush" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegA:0:REGI\|s_Q " "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegA:0:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.121      3.121  R        clock network delay " "     3.121      3.121  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.353      0.232     uTco  hazardDetectionUnit:hazard_Detection\|o_Flush " "     3.353      0.232     uTco  hazardDetectionUnit:hazard_Detection\|o_Flush" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.353      0.000 RR  CELL  hazard_Detection\|o_Flush\|q " "     3.353      0.000 RR  CELL  hazard_Detection\|o_Flush\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.353      0.000 RR    IC  comb~0\|datac " "     3.353      0.000 RR    IC  comb~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.762      0.409 RR  CELL  comb~0\|combout " "     3.762      0.409 RR  CELL  comb~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.400      0.638 RR    IC  comb~0clkctrl\|inclk\[0\] " "     4.400      0.638 RR    IC  comb~0clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.400      0.000 RR  CELL  comb~0clkctrl\|outclk " "     4.400      0.000 RR  CELL  comb~0clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.342      1.942 RR    IC  IDEX_Pipeline_Reg\|\\G_NBit_RegA:0:REGI\|s_Q\|clrn " "     6.342      1.942 RR    IC  IDEX_Pipeline_Reg\|\\G_NBit_RegA:0:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     7.111      0.769 RF  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegA:0:REGI\|s_Q " "     7.111      0.769 RF  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegA:0:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.963      2.963  R        clock network delay " "    22.963      2.963  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.995      0.032           clock pessimism removed " "    22.995      0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.975     -0.020           clock uncertainty " "    22.975     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.993      0.018     uTsu  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegA:0:REGI\|s_Q " "    22.993      0.018     uTsu  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegA:0:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     7.111 " "Data Arrival Time  :     7.111" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.993 " "Data Required Time :    22.993" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    15.882  " "Slack              :    15.882 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442122 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732216442122 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.728 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.728" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732216442138 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 2.728  " "Path #1: Removal slack is 2.728 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : hazardDetectionUnit:hazard_Detection\|o_Flush " "From Node    : hazardDetectionUnit:hazard_Detection\|o_Flush" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegSX:16:REGI\|s_Q " "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegSX:16:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.007      3.007  R        clock network delay " "     3.007      3.007  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.239      0.232     uTco  hazardDetectionUnit:hazard_Detection\|o_Flush " "     3.239      0.232     uTco  hazardDetectionUnit:hazard_Detection\|o_Flush" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.239      0.000 FF  CELL  hazard_Detection\|o_Flush\|q " "     3.239      0.000 FF  CELL  hazard_Detection\|o_Flush\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.239      0.000 FF    IC  comb~0\|datac " "     3.239      0.000 FF    IC  comb~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.600      0.361 FF  CELL  comb~0\|combout " "     3.600      0.361 FF  CELL  comb~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.216      0.616 FF    IC  comb~0clkctrl\|inclk\[0\] " "     4.216      0.616 FF    IC  comb~0clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.216      0.000 FF  CELL  comb~0clkctrl\|outclk " "     4.216      0.000 FF  CELL  comb~0clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.705      1.489 FF    IC  IDEX_Pipeline_Reg\|\\G_NBit_RegSX:16:REGI\|s_Q\|clrn " "     5.705      1.489 FF    IC  IDEX_Pipeline_Reg\|\\G_NBit_RegSX:16:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.444      0.739 FR  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegSX:16:REGI\|s_Q " "     6.444      0.739 FR  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegSX:16:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.562      3.562  R        clock network delay " "     3.562      3.562  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.530     -0.032           clock pessimism removed " "     3.530     -0.032           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.530      0.000           clock uncertainty " "     3.530      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.716      0.186      uTh  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegSX:16:REGI\|s_Q " "     3.716      0.186      uTh  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegSX:16:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.444 " "Data Arrival Time  :     6.444" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.716 " "Data Required Time :     3.716" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.728  " "Slack              :     2.728 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216442138 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732216442138 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1732216442139 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1732216442184 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1732216443717 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 1.107 " "Worst-case setup slack is 1.107" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216444810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216444810 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.107               0.000 iCLK  " "    1.107               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216444810 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732216444810 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.336 " "Worst-case hold slack is 0.336" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216444899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216444899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.336               0.000 iCLK  " "    0.336               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216444899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732216444899 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 16.310 " "Worst-case recovery slack is 16.310" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216444919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216444919 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   16.310               0.000 iCLK  " "   16.310               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216444919 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732216444919 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 2.410 " "Worst-case removal slack is 2.410" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216444939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216444939 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    2.410               0.000 iCLK  " "    2.410               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216444939 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732216444939 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.646 " "Worst-case minimum pulse width slack is 9.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216444955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216444955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.646               0.000 iCLK  " "    9.646               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216444955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732216444955 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732216445504 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732216445504 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732216445504 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732216445504 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 20.600 ns " "Worst Case Available Settling Time: 20.600 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732216445504 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732216445504 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732216445504 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.107 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 1.107" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445594 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445594 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732216445594 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 1.107  " "Path #1: Setup slack is 1.107 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:5:REGI\|dffg:\\G_NBit_Reg:6:REGI\|s_Q " "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:5:REGI\|dffg:\\G_NBit_Reg:6:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg2:27:REGI\|s_Q " "To Node      : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg2:27:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.887      2.887  F        clock network delay " "    12.887      2.887  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.100      0.213     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:5:REGI\|dffg:\\G_NBit_Reg:6:REGI\|s_Q " "    13.100      0.213     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:5:REGI\|dffg:\\G_NBit_Reg:6:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.100      0.000 RR  CELL  g_REGFILE\|\\G_N_Reg:5:REGI\|\\G_NBit_Reg:6:REGI\|s_Q\|q " "    13.100      0.000 RR  CELL  g_REGFILE\|\\G_N_Reg:5:REGI\|\\G_NBit_Reg:6:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.503      0.403 RR    IC  g_REGFILE\|g_MUX_RS\|Mux25~12\|datad " "    13.503      0.403 RR    IC  g_REGFILE\|g_MUX_RS\|Mux25~12\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.647      0.144 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux25~12\|combout " "    13.647      0.144 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux25~12\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.998      0.351 RR    IC  g_REGFILE\|g_MUX_RS\|Mux25~13\|datad " "    13.998      0.351 RR    IC  g_REGFILE\|g_MUX_RS\|Mux25~13\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.142      0.144 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux25~13\|combout " "    14.142      0.144 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux25~13\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.758      0.616 RR    IC  g_REGFILE\|g_MUX_RS\|Mux25~14\|datad " "    14.758      0.616 RR    IC  g_REGFILE\|g_MUX_RS\|Mux25~14\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.902      0.144 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux25~14\|combout " "    14.902      0.144 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux25~14\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.090      0.188 RR    IC  g_REGFILE\|g_MUX_RS\|Mux25~15\|datad " "    15.090      0.188 RR    IC  g_REGFILE\|g_MUX_RS\|Mux25~15\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.234      0.144 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux25~15\|combout " "    15.234      0.144 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux25~15\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.383      1.149 RR    IC  g_REGFILE\|g_MUX_RS\|Mux25~16\|datad " "    16.383      1.149 RR    IC  g_REGFILE\|g_MUX_RS\|Mux25~16\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.527      0.144 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux25~16\|combout " "    16.527      0.144 RR  CELL  g_REGFILE\|g_MUX_RS\|Mux25~16\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.713      0.186 RR    IC  g_REGFILE\|g_MUX_RS\|Mux25~19\|datac " "    16.713      0.186 RR    IC  g_REGFILE\|g_MUX_RS\|Mux25~19\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.958      0.245 RF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~19\|combout " "    16.958      0.245 RF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.225      0.267 FF    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:6:MUXI\|g_Or\|o_F~0\|datab " "    17.225      0.267 FF    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:6:MUXI\|g_Or\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.586      0.361 FF  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:6:MUXI\|g_Or\|o_F~0\|combout " "    17.586      0.361 FF  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:6:MUXI\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    17.836      0.250 FF    IC  e_equalityModule\|Equal0~8\|dataa " "    17.836      0.250 FF    IC  e_equalityModule\|Equal0~8\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.213      0.377 FF  CELL  e_equalityModule\|Equal0~8\|combout " "    18.213      0.377 FF  CELL  e_equalityModule\|Equal0~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.462      0.249 FF    IC  e_equalityModule\|Equal0~10\|dataa " "    18.462      0.249 FF    IC  e_equalityModule\|Equal0~10\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    18.822      0.360 FR  CELL  e_equalityModule\|Equal0~10\|combout " "    18.822      0.360 FR  CELL  e_equalityModule\|Equal0~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.447      0.625 RR    IC  e_equalityModule\|Equal0~23\|datac " "    19.447      0.625 RR    IC  e_equalityModule\|Equal0~23\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.710      0.263 RR  CELL  e_equalityModule\|Equal0~23\|combout " "    19.710      0.263 RR  CELL  e_equalityModule\|Equal0~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    19.903      0.193 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:22:MUXI\|g_Or\|o_F~10\|datad " "    19.903      0.193 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:22:MUXI\|g_Or\|o_F~10\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.028      0.125 RF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:22:MUXI\|g_Or\|o_F~10\|combout " "    20.028      0.125 RF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:22:MUXI\|g_Or\|o_F~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.256      0.228 FF    IC  g_NBITREG_PC\|\\G_NBit_Reg0:9:REGI\|s_Q~0\|datad " "    20.256      0.228 FF    IC  g_NBITREG_PC\|\\G_NBit_Reg0:9:REGI\|s_Q~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.390      0.134 FR  CELL  g_NBITREG_PC\|\\G_NBit_Reg0:9:REGI\|s_Q~0\|combout " "    20.390      0.134 FR  CELL  g_NBITREG_PC\|\\G_NBit_Reg0:9:REGI\|s_Q~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.088      0.698 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:27:MUXI\|g_Or\|o_F~0\|datad " "    21.088      0.698 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:27:MUXI\|g_Or\|o_F~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.232      0.144 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:27:MUXI\|g_Or\|o_F~0\|combout " "    21.232      0.144 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:27:MUXI\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.421      0.189 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:27:MUXI\|g_Or\|o_F~1\|datad " "    21.421      0.189 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:27:MUXI\|g_Or\|o_F~1\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.565      0.144 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:27:MUXI\|g_Or\|o_F~1\|combout " "    21.565      0.144 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:27:MUXI\|g_Or\|o_F~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.753      0.188 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:27:MUXI\|g_Or\|o_F~2\|datad " "    21.753      0.188 RR    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:27:MUXI\|g_Or\|o_F~2\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.897      0.144 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:27:MUXI\|g_Or\|o_F~2\|combout " "    21.897      0.144 RR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:27:MUXI\|g_Or\|o_F~2\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.897      0.000 RR    IC  g_NBITREG_PC\|\\G_NBit_Reg2:27:REGI\|s_Q\|d " "    21.897      0.000 RR    IC  g_NBITREG_PC\|\\G_NBit_Reg2:27:REGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.977      0.080 RR  CELL  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg2:27:REGI\|s_Q " "    21.977      0.080 RR  CELL  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg2:27:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.057      3.057  R        clock network delay " "    23.057      3.057  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.085      0.028           clock pessimism removed " "    23.085      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.065     -0.020           clock uncertainty " "    23.065     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    23.084      0.019     uTsu  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg2:27:REGI\|s_Q " "    23.084      0.019     uTsu  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg2:27:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    21.977 " "Data Arrival Time  :    21.977" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    23.084 " "Data Required Time :    23.084" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.107  " "Slack              :     1.107 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445595 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732216445595 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.336 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.336" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445696 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732216445696 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.336  " "Path #1: Hold slack is 0.336 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:12:REGI\|s_Q " "From Node    : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:12:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:12:REGI\|s_Q " "To Node      : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:12:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.126      3.126  R        clock network delay " "     3.126      3.126  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.339      0.213     uTco  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:12:REGI\|s_Q " "     3.339      0.213     uTco  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:12:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.339      0.000 FF  CELL  g_NBITREG_PC\|\\G_NBit_Reg0:12:REGI\|s_Q\|q " "     3.339      0.000 FF  CELL  g_NBITREG_PC\|\\G_NBit_Reg0:12:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.339      0.000 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~4\|datac " "     3.339      0.000 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~4\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.658      0.319 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~4\|combout " "     3.658      0.319 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:12:MUXI\|g_Or\|o_F~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.658      0.000 FF    IC  g_NBITREG_PC\|\\G_NBit_Reg0:12:REGI\|s_Q\|d " "     3.658      0.000 FF    IC  g_NBITREG_PC\|\\G_NBit_Reg0:12:REGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.723      0.065 FF  CELL  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:12:REGI\|s_Q " "     3.723      0.065 FF  CELL  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:12:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.244      3.244  R        clock network delay " "     3.244      3.244  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.216     -0.028           clock pessimism removed " "     3.216     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.216      0.000           clock uncertainty " "     3.216      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.387      0.171      uTh  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:12:REGI\|s_Q " "     3.387      0.171      uTh  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:12:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.723 " "Data Arrival Time  :     3.723" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.387 " "Data Required Time :     3.387" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.336  " "Slack              :     0.336 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445696 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445696 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732216445696 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.310 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 16.310" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732216445713 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 16.310  " "Path #1: Recovery slack is 16.310 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : hazardDetectionUnit:hazard_Detection\|o_Flush " "From Node    : hazardDetectionUnit:hazard_Detection\|o_Flush" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:26:REGI\|s_Q " "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:26:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.838      2.838  R        clock network delay " "     2.838      2.838  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.051      0.213     uTco  hazardDetectionUnit:hazard_Detection\|o_Flush " "     3.051      0.213     uTco  hazardDetectionUnit:hazard_Detection\|o_Flush" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.051      0.000 RR  CELL  hazard_Detection\|o_Flush\|q " "     3.051      0.000 RR  CELL  hazard_Detection\|o_Flush\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.051      0.000 RR    IC  comb~0\|datac " "     3.051      0.000 RR    IC  comb~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.417      0.366 RR  CELL  comb~0\|combout " "     3.417      0.366 RR  CELL  comb~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.001      0.584 RR    IC  comb~0clkctrl\|inclk\[0\] " "     4.001      0.584 RR    IC  comb~0clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     4.001      0.000 RR  CELL  comb~0clkctrl\|outclk " "     4.001      0.000 RR  CELL  comb~0clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.712      1.711 RR    IC  IDEX_Pipeline_Reg\|\\G_NBit_RegPC:26:REGI\|s_Q\|clrn " "     5.712      1.711 RR    IC  IDEX_Pipeline_Reg\|\\G_NBit_RegPC:26:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     6.402      0.690 RF  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:26:REGI\|s_Q " "     6.402      0.690 RF  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:26:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.685      2.685  R        clock network delay " "    22.685      2.685  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.713      0.028           clock pessimism removed " "    22.713      0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.693     -0.020           clock uncertainty " "    22.693     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    22.712      0.019     uTsu  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:26:REGI\|s_Q " "    22.712      0.019     uTsu  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:26:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     6.402 " "Data Arrival Time  :     6.402" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    22.712 " "Data Required Time :    22.712" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    16.310  " "Slack              :    16.310 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445713 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732216445713 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.410 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 2.410" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732216445729 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 2.410  " "Path #1: Removal slack is 2.410 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : hazardDetectionUnit:hazard_Detection\|o_Flush " "From Node    : hazardDetectionUnit:hazard_Detection\|o_Flush" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegSX:16:REGI\|s_Q " "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegSX:16:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.736      2.736  R        clock network delay " "     2.736      2.736  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.949      0.213     uTco  hazardDetectionUnit:hazard_Detection\|o_Flush " "     2.949      0.213     uTco  hazardDetectionUnit:hazard_Detection\|o_Flush" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.949      0.000 FF  CELL  hazard_Detection\|o_Flush\|q " "     2.949      0.000 FF  CELL  hazard_Detection\|o_Flush\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.949      0.000 FF    IC  comb~0\|datac " "     2.949      0.000 FF    IC  comb~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.268      0.319 FF  CELL  comb~0\|combout " "     3.268      0.319 FF  CELL  comb~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.826      0.558 FF    IC  comb~0clkctrl\|inclk\[0\] " "     3.826      0.558 FF    IC  comb~0clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.826      0.000 FF  CELL  comb~0clkctrl\|outclk " "     3.826      0.000 FF  CELL  comb~0clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.131      1.305 FF    IC  IDEX_Pipeline_Reg\|\\G_NBit_RegSX:16:REGI\|s_Q\|clrn " "     5.131      1.305 FF    IC  IDEX_Pipeline_Reg\|\\G_NBit_RegSX:16:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     5.794      0.663 FR  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegSX:16:REGI\|s_Q " "     5.794      0.663 FR  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegSX:16:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.241      3.241  R        clock network delay " "     3.241      3.241  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.213     -0.028           clock pessimism removed " "     3.213     -0.028           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.213      0.000           clock uncertainty " "     3.213      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.384      0.171      uTh  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegSX:16:REGI\|s_Q " "     3.384      0.171      uTh  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegSX:16:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     5.794 " "Data Arrival Time  :     5.794" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     3.384 " "Data Required Time :     3.384" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     2.410  " "Slack              :     2.410 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216445729 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732216445729 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1732216445730 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 4.868 " "Worst-case setup slack is 4.868" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216446349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216446349 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.868               0.000 iCLK  " "    4.868               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216446349 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732216446349 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.138 " "Worst-case hold slack is 0.138" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216446439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216446439 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.138               0.000 iCLK  " "    0.138               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216446439 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732216446439 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery 17.816 " "Worst-case recovery slack is 17.816" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216446459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216446459 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   17.816               0.000 iCLK  " "   17.816               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216446459 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732216446459 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal 1.453 " "Worst-case removal slack is 1.453" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216446479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216446479 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.453               0.000 iCLK  " "    1.453               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216446479 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732216446479 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.368 " "Worst-case minimum pulse width slack is 9.368" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216446496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216446496 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.368               0.000 iCLK  " "    9.368               0.000 iCLK " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1732216446496 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1732216446496 ""}
{ "Info" "ISTA_REPORT_METASTABILITY_INFO" "Report Metastability: Found 2 synchronizer chains. " "Report Metastability: Found 2 synchronizer chains." { { "Info" "ISTA_REPORT_METASTABILITY_INFO" "The design MTBF is not calculated because there are no specified synchronizers in the design. " "The design MTBF is not calculated because there are no specified synchronizers in the design." {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732216447037 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Number of Synchronizer Chains Found: 2 " "Number of Synchronizer Chains Found: 2" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732216447037 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Shortest Synchronizer Chain: 2 Registers " "Shortest Synchronizer Chain: 2 Registers" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732216447037 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000 " "Fraction of Chains for which MTBFs Could Not be Calculated: 1.000" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732216447037 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" "Worst Case Available Settling Time: 29.546 ns " "Worst Case Available Settling Time: 29.546 ns" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732216447037 ""} { "Info" "ISTA_REPORT_METASTABILITY_INFO" " " "" {  } {  } 0 332114 "%1!s!" 0 0 "Design Software" 0 -1 1732216447037 ""}  } {  } 0 332114 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732216447037 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.868 " "Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 4.868" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-setup " "-setup" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732216447159 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Setup slack is 4.868  " "Path #1: Setup slack is 4.868 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:18:REGI\|dffg:\\G_NBit_Reg:6:REGI\|s_Q " "From Node    : regFile:g_REGFILE\|reg_N:\\G_N_Reg:18:REGI\|dffg:\\G_NBit_Reg:6:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:14:REGI\|s_Q " "To Node      : reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:14:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK (INVERTED) " "Launch Clock : iCLK (INVERTED)" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    10.000     10.000           launch edge time " "    10.000     10.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.069      2.069  F        clock network delay " "    12.069      2.069  F        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.174      0.105     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:18:REGI\|dffg:\\G_NBit_Reg:6:REGI\|s_Q " "    12.174      0.105     uTco  regFile:g_REGFILE\|reg_N:\\G_N_Reg:18:REGI\|dffg:\\G_NBit_Reg:6:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.174      0.000 FF  CELL  g_REGFILE\|\\G_N_Reg:18:REGI\|\\G_NBit_Reg:6:REGI\|s_Q\|q " "    12.174      0.000 FF  CELL  g_REGFILE\|\\G_N_Reg:18:REGI\|\\G_NBit_Reg:6:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.356      0.182 FF    IC  g_REGFILE\|g_MUX_RS\|Mux25~0\|dataa " "    12.356      0.182 FF    IC  g_REGFILE\|g_MUX_RS\|Mux25~0\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    12.549      0.193 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~0\|combout " "    12.549      0.193 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.107      0.558 FF    IC  g_REGFILE\|g_MUX_RS\|Mux25~1\|datac " "    13.107      0.558 FF    IC  g_REGFILE\|g_MUX_RS\|Mux25~1\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.240      0.133 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~1\|combout " "    13.240      0.133 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~1\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.836      0.596 FF    IC  g_REGFILE\|g_MUX_RS\|Mux25~9\|datac " "    13.836      0.596 FF    IC  g_REGFILE\|g_MUX_RS\|Mux25~9\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    13.969      0.133 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~9\|combout " "    13.969      0.133 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~9\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.177      0.208 FF    IC  g_REGFILE\|g_MUX_RS\|Mux25~19\|datad " "    14.177      0.208 FF    IC  g_REGFILE\|g_MUX_RS\|Mux25~19\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.240      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~19\|combout " "    14.240      0.063 FF  CELL  g_REGFILE\|g_MUX_RS\|Mux25~19\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.385      0.145 FF    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:6:MUXI\|g_Or\|o_F~0\|datab " "    14.385      0.145 FF    IC  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:6:MUXI\|g_Or\|o_F~0\|datab" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.577      0.192 FF  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:6:MUXI\|g_Or\|o_F~0\|combout " "    14.577      0.192 FF  CELL  forwardBrnch_MUX_A\|MUX3\|\\G_NBit_MUX:6:MUXI\|g_Or\|o_F~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.713      0.136 FF    IC  e_equalityModule\|Equal0~8\|dataa " "    14.713      0.136 FF    IC  e_equalityModule\|Equal0~8\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    14.905      0.192 FR  CELL  e_equalityModule\|Equal0~8\|combout " "    14.905      0.192 FR  CELL  e_equalityModule\|Equal0~8\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.008      0.103 RR    IC  e_equalityModule\|Equal0~10\|dataa " "    15.008      0.103 RR    IC  e_equalityModule\|Equal0~10\|dataa" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.204      0.196 RF  CELL  e_equalityModule\|Equal0~10\|combout " "    15.204      0.196 RF  CELL  e_equalityModule\|Equal0~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.553      0.349 FF    IC  e_equalityModule\|Equal0~23\|datac " "    15.553      0.349 FF    IC  e_equalityModule\|Equal0~23\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.686      0.133 FF  CELL  e_equalityModule\|Equal0~23\|combout " "    15.686      0.133 FF  CELL  e_equalityModule\|Equal0~23\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.799      0.113 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:22:MUXI\|g_Or\|o_F~10\|datad " "    15.799      0.113 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:22:MUXI\|g_Or\|o_F~10\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.871      0.072 FR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:22:MUXI\|g_Or\|o_F~10\|combout " "    15.871      0.072 FR  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:22:MUXI\|g_Or\|o_F~10\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    15.973      0.102 RR    IC  g_NBITREG_PC\|\\G_NBit_Reg0:9:REGI\|s_Q~0\|datad " "    15.973      0.102 RR    IC  g_NBITREG_PC\|\\G_NBit_Reg0:9:REGI\|s_Q~0\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.039      0.066 RF  CELL  g_NBITREG_PC\|\\G_NBit_Reg0:9:REGI\|s_Q~0\|combout " "    16.039      0.066 RF  CELL  g_NBITREG_PC\|\\G_NBit_Reg0:9:REGI\|s_Q~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.617      0.578 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:14:MUXI\|g_Or\|o_F~3\|datad " "    16.617      0.578 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:14:MUXI\|g_Or\|o_F~3\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.680      0.063 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:14:MUXI\|g_Or\|o_F~3\|combout " "    16.680      0.063 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:14:MUXI\|g_Or\|o_F~3\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.788      0.108 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:14:MUXI\|g_Or\|o_F~4\|datad " "    16.788      0.108 FF    IC  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:14:MUXI\|g_Or\|o_F~4\|datad" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.851      0.063 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:14:MUXI\|g_Or\|o_F~4\|combout " "    16.851      0.063 FF  CELL  g_NBITMUX_PCnextAddr\|\\G_NBit_MUX:14:MUXI\|g_Or\|o_F~4\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.851      0.000 FF    IC  g_NBITREG_PC\|\\G_NBit_Reg0:14:REGI\|s_Q\|d " "    16.851      0.000 FF    IC  g_NBITREG_PC\|\\G_NBit_Reg0:14:REGI\|s_Q\|d" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    16.901      0.050 FF  CELL  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:14:REGI\|s_Q " "    16.901      0.050 FF  CELL  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:14:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.763      1.763  R        clock network delay " "    21.763      1.763  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.782      0.019           clock pessimism removed " "    21.782      0.019           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.762     -0.020           clock uncertainty " "    21.762     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.769      0.007     uTsu  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:14:REGI\|s_Q " "    21.769      0.007     uTsu  reg_NPC:g_NBITREG_PC\|dffg:\\G_NBit_Reg0:14:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :    16.901 " "Data Arrival Time  :    16.901" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.769 " "Data Required Time :    21.769" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     4.868  " "Slack              :     4.868 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447159 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732216447159 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.138 " "Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.138" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-hold " "-hold" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447263 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732216447263 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Hold slack is 0.138  " "Path #1: Hold slack is 0.138 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:23:REGI\|s_Q " "From Node    : reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:23:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0 " "To Node      : mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.575      1.575  R        clock network delay " "     1.575      1.575  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.680      0.105     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:23:REGI\|s_Q " "     1.680      0.105     uTco  reg_EXMEM:EXMEM_Pipeline_Red\|dffg:\\G_NBit_RegRdDtaB:23:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.680      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:23:REGI\|s_Q\|q " "     1.680      0.000 RR  CELL  EXMEM_Pipeline_Red\|\\G_NBit_RegRdDtaB:23:REGI\|s_Q\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.010      0.330 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a23\|portadatain\[0\] " "     2.010      0.330 RR    IC  DMem\|ram_rtl_0\|auto_generated\|ram_block1a23\|portadatain\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.046      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0 " "     2.046      0.036 RR  CELL  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.824      1.824  R        clock network delay " "     1.824      1.824  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.804     -0.020           clock pessimism removed " "     1.804     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.804      0.000           clock uncertainty " "     1.804      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.908      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0 " "     1.908      0.104      uTh  mem:DMem\|altsyncram:ram_rtl_0\|altsyncram_eg81:auto_generated\|ram_block1a23~porta_datain_reg0" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     2.046 " "Data Arrival Time  :     2.046" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.908 " "Data Required Time :     1.908" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     0.138  " "Slack              :     0.138 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447263 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447263 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732216447263 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.816 " "Report Timing: Found 1 recovery paths (0 violated).  Worst case slack is 17.816" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-recovery " "-recovery" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732216447280 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Recovery slack is 17.816  " "Path #1: Recovery slack is 17.816 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : hazardDetectionUnit:hazard_Detection\|o_Flush " "From Node    : hazardDetectionUnit:hazard_Detection\|o_Flush" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:1:REGI\|s_Q " "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:1:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.678      1.678  R        clock network delay " "     1.678      1.678  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.783      0.105     uTco  hazardDetectionUnit:hazard_Detection\|o_Flush " "     1.783      0.105     uTco  hazardDetectionUnit:hazard_Detection\|o_Flush" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.783      0.000 FF  CELL  hazard_Detection\|o_Flush\|q " "     1.783      0.000 FF  CELL  hazard_Detection\|o_Flush\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.783      0.000 FF    IC  comb~0\|datac " "     1.783      0.000 FF    IC  comb~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.978      0.195 FF  CELL  comb~0\|combout " "     1.978      0.195 FF  CELL  comb~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.290      0.312 FF    IC  comb~0clkctrl\|inclk\[0\] " "     2.290      0.312 FF    IC  comb~0clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.290      0.000 FF  CELL  comb~0clkctrl\|outclk " "     2.290      0.000 FF  CELL  comb~0clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.388      1.098 FF    IC  IDEX_Pipeline_Reg\|\\G_NBit_RegPC:1:REGI\|s_Q\|clrn " "     3.388      1.098 FF    IC  IDEX_Pipeline_Reg\|\\G_NBit_RegPC:1:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.779      0.391 FR  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:1:REGI\|s_Q " "     3.779      0.391 FR  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:1:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    20.000     20.000           latch edge time " "    20.000     20.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.588      1.588  R        clock network delay " "    21.588      1.588  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.608      0.020           clock pessimism removed " "    21.608      0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.588     -0.020           clock uncertainty " "    21.588     -0.020           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "    21.595      0.007     uTsu  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:1:REGI\|s_Q " "    21.595      0.007     uTsu  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegPC:1:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.779 " "Data Arrival Time  :     3.779" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :    21.595 " "Data Required Time :    21.595" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :    17.816  " "Slack              :    17.816 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447280 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732216447280 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.453 " "Report Timing: Found 1 removal paths (0 violated).  Worst case slack is 1.453" { { "Info" "ISTA_REPORT_TIMING_INFO" "-to_clock \[get_clocks \{iCLK\}\] " "-to_clock \[get_clocks \{iCLK\}\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-removal " "-removal" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "-stdout " "-stdout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732216447297 ""}
{ "Info" "ISTA_REPORT_TIMING_INFO" "Path #1: Removal slack is 1.453  " "Path #1: Removal slack is 1.453 " { { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "From Node    : hazardDetectionUnit:hazard_Detection\|o_Flush " "From Node    : hazardDetectionUnit:hazard_Detection\|o_Flush" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegSX:16:REGI\|s_Q " "To Node      : reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegSX:16:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Launch Clock : iCLK " "Launch Clock : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Latch Clock  : iCLK " "Latch Clock  : iCLK" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Path: " "Data Arrival Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           launch edge time " "     0.000      0.000           launch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.615      1.615  R        clock network delay " "     1.615      1.615  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.720      0.105     uTco  hazardDetectionUnit:hazard_Detection\|o_Flush " "     1.720      0.105     uTco  hazardDetectionUnit:hazard_Detection\|o_Flush" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.720      0.000 RR  CELL  hazard_Detection\|o_Flush\|q " "     1.720      0.000 RR  CELL  hazard_Detection\|o_Flush\|q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.720      0.000 RR    IC  comb~0\|datac " "     1.720      0.000 RR    IC  comb~0\|datac" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.891      0.171 RR  CELL  comb~0\|combout " "     1.891      0.171 RR  CELL  comb~0\|combout" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.178      0.287 RR    IC  comb~0clkctrl\|inclk\[0\] " "     2.178      0.287 RR    IC  comb~0clkctrl\|inclk\[0\]" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     2.178      0.000 RR  CELL  comb~0clkctrl\|outclk " "     2.178      0.000 RR  CELL  comb~0clkctrl\|outclk" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.020      0.842 RR    IC  IDEX_Pipeline_Reg\|\\G_NBit_RegSX:16:REGI\|s_Q\|clrn " "     3.020      0.842 RR    IC  IDEX_Pipeline_Reg\|\\G_NBit_RegSX:16:REGI\|s_Q\|clrn" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     3.386      0.366 RF  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegSX:16:REGI\|s_Q " "     3.386      0.366 RF  CELL  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegSX:16:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Path: " "Data Required Path:" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Total (ns)  Incr (ns)     Type  Element " "Total (ns)  Incr (ns)     Type  Element" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "==========  ========= ==  ====  =================================== " "==========  ========= ==  ====  ===================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     0.000      0.000           latch edge time " "     0.000      0.000           latch edge time" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.869      1.869  R        clock network delay " "     1.869      1.869  R        clock network delay" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.849     -0.020           clock pessimism removed " "     1.849     -0.020           clock pessimism removed" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.849      0.000           clock uncertainty " "     1.849      0.000           clock uncertainty" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "     1.933      0.084      uTh  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegSX:16:REGI\|s_Q " "     1.933      0.084      uTh  reg_IDEX:IDEX_Pipeline_Reg\|dffg:\\G_NBit_RegSX:16:REGI\|s_Q" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Arrival Time  :     3.386 " "Data Arrival Time  :     3.386" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Data Required Time :     1.933 " "Data Required Time :     1.933" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "Slack              :     1.453  " "Slack              :     1.453 " {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" "=================================================================== " "===================================================================" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""} { "Info" "ISTA_REPORT_TIMING_INFO" " " "" {  } {  } 0 332115 "%1!s!" 0 0 "Design Software" 0 -1 1732216447297 ""}  } {  } 0 332115 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1732216447297 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1732216448653 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1732216449755 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1413 " "Peak virtual memory: 1413 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1732216449937 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 21 13:14:09 2024 " "Processing ended: Thu Nov 21 13:14:09 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1732216449937 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1732216449937 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1732216449937 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1732216449937 ""}
