module mux(
	input logic [3:0] s1, s2, 
	input logic state,
	output logic [3:0] n
);
	assign seg = state ? s1 : s2;
endmodule