+define+E2E_E10
+define+SIM_MODE
+define+S10

ccip_std_afu.sv
ccip_interface_reg.sv
e2e_e10.sdc
eth_e2e_e10.v
e10_avl_st_gen.v
e10_avl_st_mon.v
i2c_contrl.v
trans_bit.v

#./s10_e10/address_decoder/address_decode/address_decode.qip
./s10_e10/address_decoder/address_decode/altera_merlin_multiplexer_181/sim/address_decode_altera_merlin_multiplexer_181_or5baiy.sv
./s10_e10/address_decoder/address_decode/altera_merlin_multiplexer_181/sim/altera_merlin_arbitrator.sv
./s10_e10/address_decoder/address_decode/altera_merlin_multiplexer_181/sim/address_decode_altera_merlin_multiplexer_181_tzqtjwa.sv
./s10_e10/address_decoder/address_decode/altera_merlin_demultiplexer_181/sim/address_decode_altera_merlin_demultiplexer_181_233qqei.sv
./s10_e10/address_decoder/address_decode/altera_merlin_demultiplexer_181/sim/address_decode_altera_merlin_demultiplexer_181_qc6ddcy.sv
./s10_e10/address_decoder/address_decode/altera_merlin_master_agent_181/sim/address_decode_altera_merlin_master_agent_181_t5eyqrq.sv
./s10_e10/address_decoder/address_decode/altera_merlin_router_181/sim/address_decode_altera_merlin_router_181_dqij2zy.sv
./s10_e10/address_decoder/address_decode/altera_merlin_router_181/sim/address_decode_altera_merlin_router_181_fet5uza.sv
./s10_e10/address_decoder/address_decode/altera_merlin_slave_translator_181/sim/address_decode_altera_merlin_slave_translator_181_5aswt6a.sv
./s10_e10/address_decoder/address_decode/altera_merlin_traffic_limiter_181/sim/altera_merlin_reorder_memory.sv
./s10_e10/address_decoder/address_decode/altera_merlin_traffic_limiter_181/sim/altera_avalon_st_pipeline_base.v
./s10_e10/address_decoder/address_decode/altera_merlin_traffic_limiter_181/sim/address_decode_altera_merlin_traffic_limiter_181_reppfiq.sv
./s10_e10/address_decoder/address_decode/altera_merlin_traffic_limiter_181/sim/address_decode_altera_merlin_traffic_limiter_181_ohcvrpq.v
./s10_e10/address_decoder/address_decode/altera_merlin_traffic_limiter_181/sim/address_decode_altera_merlin_traffic_limiter_181_avmww2q.v
./s10_e10/address_decoder/address_decode/altera_merlin_burst_adapter_181/sim/altera_avalon_st_pipeline_stage.sv
./s10_e10/address_decoder/address_decode/altera_merlin_burst_adapter_181/sim/altera_merlin_burst_adapter_13_1.sv
./s10_e10/address_decoder/address_decode/altera_merlin_burst_adapter_181/sim/altera_avalon_st_pipeline_base.v
./s10_e10/address_decoder/address_decode/altera_merlin_burst_adapter_181/sim/address_decode_altera_merlin_burst_adapter_181_hpj5oyy.sv
./s10_e10/address_decoder/address_decode/altera_merlin_burst_adapter_181/sim/altera_merlin_burst_adapter_new.sv
./s10_e10/address_decoder/address_decode/altera_merlin_burst_adapter_181/sim/altera_merlin_burst_adapter_uncmpr.sv
./s10_e10/address_decoder/address_decode/altera_merlin_burst_adapter_181/sim/altera_incr_burst_converter.sv
./s10_e10/address_decoder/address_decode/altera_merlin_burst_adapter_181/sim/altera_merlin_address_alignment.sv
./s10_e10/address_decoder/address_decode/altera_merlin_burst_adapter_181/sim/altera_default_burst_converter.sv
./s10_e10/address_decoder/address_decode/altera_merlin_burst_adapter_181/sim/altera_wrap_burst_converter.sv
./s10_e10/address_decoder/address_decode/altera_reset_controller_181/sim/altera_reset_controller.v
./s10_e10/address_decoder/address_decode/altera_reset_controller_181/sim/altera_reset_synchronizer.v
./s10_e10/address_decoder/address_decode/altera_avalon_st_handshake_clock_crosser_181/sim/altera_avalon_st_pipeline_base.v
./s10_e10/address_decoder/address_decode/altera_avalon_st_handshake_clock_crosser_181/sim/altera_std_synchronizer_nocut.v
./s10_e10/address_decoder/address_decode/altera_avalon_st_handshake_clock_crosser_181/sim/address_decode_altera_avalon_st_handshake_clock_crosser_181_oeeupgi.v
./s10_e10/address_decoder/address_decode/altera_avalon_st_handshake_clock_crosser_181/sim/altera_avalon_st_clock_crosser.v
./s10_e10/address_decoder/address_decode/altera_mm_interconnect_181/sim/address_decode_altera_mm_interconnect_181_egdbf5q.v
./s10_e10/address_decoder/address_decode/altera_merlin_slave_agent_181/sim/address_decode_altera_merlin_slave_agent_181_a7g37xa.sv
./s10_e10/address_decoder/address_decode/altera_merlin_slave_agent_181/sim/altera_merlin_burst_uncompressor.sv
./s10_e10/address_decoder/address_decode/alt_hiconnect_sc_fifo_181/sim/alt_st_fifo_empty.sv
./s10_e10/address_decoder/address_decode/alt_hiconnect_sc_fifo_181/sim/alt_st_reg_scfifo.sv
./s10_e10/address_decoder/address_decode/alt_hiconnect_sc_fifo_181/sim/alt_st_mlab_scfifo.sv
./s10_e10/address_decoder/address_decode/alt_hiconnect_sc_fifo_181/sim/address_decode_alt_hiconnect_sc_fifo_181_cjmuh4a.sv
./s10_e10/address_decoder/address_decode/alt_hiconnect_sc_fifo_181/sim/alt_st_mlab_scfifo_a7.sv
./s10_e10/address_decoder/address_decode/alt_hiconnect_sc_fifo_181/sim/alt_st_infer_scfifo.sv
./s10_e10/address_decoder/address_decode/alt_hiconnect_sc_fifo_181/sim/alt_st_mlab_scfifo_a6.sv
./s10_e10/address_decoder/address_decode/altera_avalon_sc_fifo_181/sim/address_decode_altera_avalon_sc_fifo_181_hseo73i.v
./s10_e10/address_decoder/address_decode/altera_merlin_master_translator_181/sim/address_decode_altera_merlin_master_translator_181_mhudjri.sv
./s10_e10/address_decoder/ip/address_decode/address_decode_tx_xcvr_half_clk/sim/address_decode_tx_xcvr_half_clk.v
./s10_e10/address_decoder/ip/address_decode/address_decode_tx_sc_fifo/sim/address_decode_tx_sc_fifo.v
./s10_e10/address_decoder/ip/address_decode/address_decode_tx_sc_fifo/altera_merlin_slave_translator_181/sim/address_decode_tx_sc_fifo_altera_merlin_slave_translator_181_5aswt6a.sv
./s10_e10/address_decoder/ip/address_decode/address_decode_rx_sc_fifo/sim/address_decode_rx_sc_fifo.v
./s10_e10/address_decoder/ip/address_decode/address_decode_rx_sc_fifo/altera_merlin_slave_translator_181/sim/address_decode_rx_sc_fifo_altera_merlin_slave_translator_181_5aswt6a.sv
./s10_e10/address_decoder/ip/address_decode/address_decode_clk_csr/sim/address_decode_clk_csr.v
./s10_e10/address_decoder/ip/address_decode/address_decode_eth_gen_mon/sim/address_decode_eth_gen_mon.v
./s10_e10/address_decoder/ip/address_decode/address_decode_eth_gen_mon/altera_merlin_slave_translator_181/sim/address_decode_eth_gen_mon_altera_merlin_slave_translator_181_5aswt6a.sv
./s10_e10/address_decoder/ip/address_decode/address_decode_master_0/sim/address_decode_master_0.v
./s10_e10/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_avalon_master_181/sim/address_decode_master_0_altera_jtag_avalon_master_181_2tlssti.v
./s10_e10/address_decoder/ip/address_decode/address_decode_master_0/altera_reset_controller_181/sim/altera_reset_controller.v
./s10_e10/address_decoder/ip/address_decode/address_decode_master_0/altera_reset_controller_181/sim/altera_reset_synchronizer.v
./s10_e10/address_decoder/ip/address_decode/address_decode_master_0/channel_adapter_181/sim/address_decode_master_0_channel_adapter_181_brosi3y.sv
./s10_e10/address_decoder/ip/address_decode/address_decode_master_0/channel_adapter_181/sim/address_decode_master_0_channel_adapter_181_imsynky.sv
./s10_e10/address_decoder/ip/address_decode/address_decode_master_0/altera_avalon_st_bytes_to_packets_181/sim/altera_avalon_st_bytes_to_packets.v
./s10_e10/address_decoder/ip/address_decode/address_decode_master_0/altera_avalon_st_packets_to_bytes_181/sim/altera_avalon_st_packets_to_bytes.v
./s10_e10/address_decoder/ip/address_decode/address_decode_master_0/timing_adapter_181/sim/address_decode_master_0_timing_adapter_181_5bygnli.sv
./s10_e10/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_181/sim/altera_avalon_st_pipeline_stage.sv
./s10_e10/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_181/sim/altera_jtag_streaming.v
./s10_e10/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_181/sim/altera_avalon_st_pipeline_base.v
./s10_e10/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_181/sim/altera_avalon_st_idle_remover.v
./s10_e10/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_181/sim/altera_jtag_sld_node.v
./s10_e10/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_181/sim/altera_jtag_dc_streaming.v
./s10_e10/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_181/sim/altera_std_synchronizer_nocut.v
./s10_e10/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_181/sim/altera_avalon_st_idle_inserter.v
./s10_e10/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_181/sim/altera_avalon_st_clock_crosser.v
./s10_e10/address_decoder/ip/address_decode/address_decode_master_0/altera_jtag_dc_streaming_181/sim/altera_avalon_st_jtag_interface.v
./s10_e10/address_decoder/ip/address_decode/address_decode_master_0/altera_avalon_packets_to_master_181/sim/altera_avalon_packets_to_master.v
./s10_e10/address_decoder/ip/address_decode/address_decode_master_0/altera_avalon_sc_fifo_181/sim/address_decode_master_0_altera_avalon_sc_fifo_181_hseo73i.v
./s10_e10/address_decoder/ip/address_decode/address_decode_mm_to_mac/sim/address_decode_mm_to_mac.v
./s10_e10/address_decoder/ip/address_decode/address_decode_mm_to_mac/altera_merlin_slave_translator_181/sim/address_decode_mm_to_mac_altera_merlin_slave_translator_181_5aswt6a.sv
./s10_e10/address_decoder/ip/address_decode/address_decode_merlin_master_translator_0/sim/address_decode_merlin_master_translator_0.v
./s10_e10/address_decoder/ip/address_decode/address_decode_merlin_master_translator_0/altera_merlin_master_translator_181/sim/address_decode_merlin_master_translator_0_altera_merlin_master_translator_181_mhudjri.sv
./s10_e10/address_decoder/ip/address_decode/address_decode_rx_xcvr_clk/sim/address_decode_rx_xcvr_clk.v
./s10_e10/address_decoder/ip/address_decode/address_decode_tx_xcvr_clk/sim/address_decode_tx_xcvr_clk.v
./s10_e10/address_decoder/ip/address_decode/address_decode_mm_to_phy/sim/address_decode_mm_to_phy.v
./s10_e10/address_decoder/ip/address_decode/address_decode_mm_to_phy/altera_merlin_slave_translator_181/sim/address_decode_mm_to_phy_altera_merlin_slave_translator_181_5aswt6a.sv
./s10_e10/address_decoder/address_decode/sim/address_decode.v

#./s10_e10/eth_traffic_controller/eth_std_traffic_controller_top.qip
./s10_e10/eth_traffic_controller/avalon_st_gen.v
./s10_e10/eth_traffic_controller/avalon_st_loopback_csr.v
./s10_e10/eth_traffic_controller/avalon_st_loopback.sv
./s10_e10/eth_traffic_controller/avalon_st_mon.v
./s10_e10/eth_traffic_controller/avalon_st_prtmux.v
./s10_e10/eth_traffic_controller/eth_std_traffic_controller_top.v
./s10_e10/eth_traffic_controller/shiftreg_ctrl.v
./s10_e10/eth_traffic_controller/shiftreg_data.v
./s10_e10/eth_traffic_controller/crc32/avalon_st_to_crc_if_bridge.v
./s10_e10/eth_traffic_controller/crc32/bit_endian_converter.v
./s10_e10/eth_traffic_controller/crc32/byte_endian_converter.v
./s10_e10/eth_traffic_controller/crc32/crc32_calculator.v
./s10_e10/eth_traffic_controller/crc32/crc32_chk.v
./s10_e10/eth_traffic_controller/crc32/crc32_gen.v
./s10_e10/eth_traffic_controller/crc32/crc_checksum_aligner.v
./s10_e10/eth_traffic_controller/crc32/crc_comparator.v
./s10_e10/eth_traffic_controller/crc32/crc32_lib/crc32_dat16.v
./s10_e10/eth_traffic_controller/crc32/crc32_lib/crc32_dat24.v
./s10_e10/eth_traffic_controller/crc32/crc32_lib/crc32_dat32_any_byte.v
./s10_e10/eth_traffic_controller/crc32/crc32_lib/crc32_dat32.v
./s10_e10/eth_traffic_controller/crc32/crc32_lib/crc32_dat40.v
./s10_e10/eth_traffic_controller/crc32/crc32_lib/crc32_dat48.v
./s10_e10/eth_traffic_controller/crc32/crc32_lib/crc32_dat56.v
./s10_e10/eth_traffic_controller/crc32/crc32_lib/crc32_dat64_any_byte.v
./s10_e10/eth_traffic_controller/crc32/crc32_lib/crc32_dat64.v
./s10_e10/eth_traffic_controller/crc32/crc32_lib/crc32_dat8.v
./s10_e10/eth_traffic_controller/crc32/crc32_lib/crc_ethernet.v
./s10_e10/eth_traffic_controller/crc32/crc32_lib/crc_register.v
./s10_e10/eth_traffic_controller/crc32/crc32_lib/xor6.v
./s10_e10/eth_traffic_controller/altera_avalon_sc_fifo.v

#./s10_e10/fifo_dcfifo/dc_fifo/dc_fifo.qip
./s10_e10/fifo_dcfifo/dc_fifo/sim/dc_fifo.v
./s10_e10/fifo_dcfifo/ip/dc_fifo/dc_fifo_0/sim/dc_fifo_0.v
./s10_e10/fifo_dcfifo/ip/dc_fifo/dc_fifo_0/altera_avalon_dc_fifo_181/sim/dc_fifo_0_altera_avalon_dc_fifo_181_vevbyjq.v

#./s10_e10/fifo_scfifo/sc_fifo/sc_fifo.qip
./s10_e10/fifo_scfifo/sc_fifo/sim/sc_fifo.v
./s10_e10/fifo_scfifo/ip/sc_fifo/sc_fifo_rx_sc_fifo/sim/sc_fifo_rx_sc_fifo.v
./s10_e10/fifo_scfifo/ip/sc_fifo/sc_fifo_rx_sc_fifo/altera_avalon_sc_fifo_181/sim/sc_fifo_rx_sc_fifo_altera_avalon_sc_fifo_181_hseo73i.v
./s10_e10/fifo_scfifo/ip/sc_fifo/sc_fifo_tx_sc_fifo/sim/sc_fifo_tx_sc_fifo.v
./s10_e10/fifo_scfifo/ip/sc_fifo/sc_fifo_tx_sc_fifo/altera_avalon_sc_fifo_181/sim/sc_fifo_tx_sc_fifo_altera_avalon_sc_fifo_181_hseo73i.v

#./s10_e10/xcvr_reset_controller/reset_control/reset_control.qip
./s10_e10/xcvr_reset_controller/reset_control/sim/reset_control.v
./s10_e10/xcvr_reset_controller/reset_control/altera_xcvr_reset_control_s10_181/sim/altera_std_synchronizer_nocut.v
./s10_e10/xcvr_reset_controller/reset_control/altera_xcvr_reset_control_s10_181/sim/alt_xcvr_resync_std.sv
./s10_e10/xcvr_reset_controller/reset_control/altera_xcvr_reset_control_s10_181/sim/mentor/alt_xcvr_reset_counter_s10.sv
./s10_e10/xcvr_reset_controller/reset_control/altera_xcvr_reset_control_s10_181/sim/mentor/altera_xcvr_reset_control_s10.sv


#./s10_e10/mac/altera_eth_10g_mac/altera_eth_10g_mac.qip
./s10_e10/mac/altera_eth_10g_mac/sim/altera_eth_10g_mac.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/alt_em10g32_std_synchronizer.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/alt_em10g32_avalon_dc_fifo.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/altera_std_synchronizer_nocut.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/alt_em10g32_dcfifo_synchronizer_bundle.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/alt_em10g32unit.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/alt_em10g32.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_avalon_dc_fifo_hecc.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_gmii16b_crc_inserter.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_crc328generator.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_frm_decoder.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_data_frm_gen.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_rs_gmii16b.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_rs_gmii16b_top.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_pipeline_base.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_reset_synchronizer.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_gmii_mii_encoder_if.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_top.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_gmii_decoder_dfa.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_ptp_top.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_gmii_encoder.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_avalon_dc_fifo_secc.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_crc32.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_rs_gmii_mii.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_xgmii_ptp_inserter.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rr_buffer.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_clock_crosser.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_gmii_ptp_inserter.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_ecc_dec_18_12.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_ecc_enc_32_39.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_ptp_detector.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_avst_to_gmii_if.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_ptp_processor.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_gmii16b_crc_inserter.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_frm_arbiter.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_flow_control.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_srcaddr_inserter.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_fctl_preamble.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_fctl_overflow.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_ecc_enc_12_18.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_xgmii_crc_inserter.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_status_aligner.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_pause_beat_conversion.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_gmii_crc_inserter.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_pause_frm_gen.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rr_clock_crosser.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_pfc_pause_conversion.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_sc_fifo.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_gmii16b_ptp_inserter_1g2p5g10g.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_avalon_sc_fifo_hecc.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_gmii_decoder.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_rs_xgmii.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_frm_control.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_gmii16b_tsu.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_rs_xgmii_ultra.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_gmii_crc_inserter.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_fctl_filter_crcpad_rem.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_gmii_encoder_dfa.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_crc32ctl8.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_pfc_flow_control.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_rs_layer.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_pkt_backpressure_control.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_creg_map.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_gmii_tsu.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_rs_xgmii_layer.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_frm_muxer.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_pfc_frm_gen.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_ecc_dec_39_32.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_crc32galois8.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_gmii_to_avst_if.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_rs_xgmii_layer_ultra.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_gmii_mii_decoder_if.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_crc32_gf_mult32_kc.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_top.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_gmii16b_crc32.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_rs_layer.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_rs_gmii16b_top.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_gmii16b_ptp_inserter.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_rs_gmii_mii_layer.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_creg_top.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_rs_gmii16b.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_lpm_mult.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_altsyncram.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_clk_rst.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_altsyncram_bundle.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_xgmii_tsu.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_avalon_dc_fifo_lat_calc.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_avalon_sc_fifo_secc.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_avalon_sc_fifo.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_ptp_top.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_pause_req.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_tx_err_aligner.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_stat_mem.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rx_ptp_aligner.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_rst_cnt.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/rtl/alt_em10g32_stat_reg.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_data_format_adapter.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_32_to_64_adapter.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/adapters/altera_eth_xgmii_data_format_adapter/alt_em10g32_xgmii_64_to_32_adapter.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_dcfifo_32_to_64_xgmii_conversion.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_to_64_xgmii_conversion.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_dcfifo_64_to_32_xgmii_conversion.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_64_to_32_xgmii_conversion.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/adapters/altera_eth_xgmii_width_adaptor/alt_em10g_32_64_xgmii_conversion.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_tx.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/adapters/altera_eth_avalon_st_adapter/altera_eth_sideband_crosser_sync.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/adapters/altera_eth_avalon_st_adapter/altera_eth_avalon_st_adapter.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/adapters/altera_eth_avalon_st_adapter/alt_em10g32_vldpkt_rddly.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/adapters/altera_eth_avalon_st_adapter/sideband_adapter.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/adapters/altera_eth_avalon_st_adapter/sideband_adapter_rx.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/adapters/altera_eth_avalon_st_adapter/altera_eth_sideband_crosser.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/adapters/altera_eth_avalon_st_adapter/avalon_st_adapter_avalon_st_rx.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/adapters/altera_eth_avalon_st_adapter/sideband_adapter_tx.v
./s10_e10/mac/altera_eth_10g_mac/alt_em10g32_181/sim/mentor/adapters/altera_eth_avalon_mm_adapter/altera_eth_avalon_mm_adapter.v


#./s10_e10/pll_mpll/pll/pll.qip
./s10_e10/pll_mpll/pll/altera_xcvr_fpll_s10_htile_181/sim/s10_avmm_h.sv
./s10_e10/pll_mpll/pll/sim/pll.v
./s10_e10/pll_mpll/pll/altera_xcvr_fpll_s10_htile_181/sim/altera_std_synchronizer_nocut.v
./s10_e10/pll_mpll/pll/altera_xcvr_fpll_s10_htile_181/sim/altera_xcvr_native_s10_functions_h.sv
./s10_e10/pll_mpll/pll/altera_xcvr_fpll_s10_htile_181/sim/alt_xcvr_native_anlg_reset_seq.sv
./s10_e10/pll_mpll/pll/altera_xcvr_fpll_s10_htile_181/sim/alt_xcvr_pll_rcfg_arb.sv
./s10_e10/pll_mpll/pll/altera_xcvr_fpll_s10_htile_181/sim/alt_xcvr_pll_embedded_debug.sv
./s10_e10/pll_mpll/pll/altera_xcvr_fpll_s10_htile_181/sim/alt_xcvr_pll_avmm_csr.sv
./s10_e10/pll_mpll/pll/altera_xcvr_fpll_s10_htile_181/sim/mentor/alt_xcvr_resync.sv
./s10_e10/pll_mpll/pll/altera_xcvr_fpll_s10_htile_181/sim/mentor/alt_xcvr_arbiter.sv
./s10_e10/pll_mpll/pll/altera_xcvr_fpll_s10_htile_181/sim/pll_altera_xcvr_fpll_s10_htile_181_3xznj3i.sv
./s10_e10/pll_mpll/pll/altera_xcvr_fpll_s10_htile_181/sim/alt_xcvr_pll_rcfg_opt_logic_3xznj3i.sv

./s10_e10/altera_eth_10g_mac_base_r.v
eth_e2e_e10.json

QI:../par/extra_tcl.tcl
