Two instructions with multiple cycle data dependency, different instruction type, same basic block, no loop.
