$comment
	File created using the following command:
		vcd file ULA_MIPS_DLX.msim.vcd -direction
$end
$date
	Tue Oct 16 14:49:09 2018
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module ula_uc_vhd_vec_tst $end
$var wire 1 ! FUNCT [5] $end
$var wire 1 " FUNCT [4] $end
$var wire 1 # FUNCT [3] $end
$var wire 1 $ FUNCT [2] $end
$var wire 1 % FUNCT [1] $end
$var wire 1 & FUNCT [0] $end
$var wire 1 ' Q [3] $end
$var wire 1 ( Q [2] $end
$var wire 1 ) Q [1] $end
$var wire 1 * Q [0] $end
$var wire 1 + UC_OUT [1] $end
$var wire 1 , UC_OUT [0] $end

$scope module i1 $end
$var wire 1 - gnd $end
$var wire 1 . vcc $end
$var wire 1 / unknown $end
$var wire 1 0 devoe $end
$var wire 1 1 devclrn $end
$var wire 1 2 devpor $end
$var wire 1 3 ww_devoe $end
$var wire 1 4 ww_devclrn $end
$var wire 1 5 ww_devpor $end
$var wire 1 6 ww_FUNCT [5] $end
$var wire 1 7 ww_FUNCT [4] $end
$var wire 1 8 ww_FUNCT [3] $end
$var wire 1 9 ww_FUNCT [2] $end
$var wire 1 : ww_FUNCT [1] $end
$var wire 1 ; ww_FUNCT [0] $end
$var wire 1 < ww_UC_OUT [1] $end
$var wire 1 = ww_UC_OUT [0] $end
$var wire 1 > ww_Q [3] $end
$var wire 1 ? ww_Q [2] $end
$var wire 1 @ ww_Q [1] $end
$var wire 1 A ww_Q [0] $end
$var wire 1 B \FUNCT[4]~input_o\ $end
$var wire 1 C \FUNCT[5]~input_o\ $end
$var wire 1 D \Q[0]~output_o\ $end
$var wire 1 E \Q[1]~output_o\ $end
$var wire 1 F \Q[2]~output_o\ $end
$var wire 1 G \Q[3]~output_o\ $end
$var wire 1 H \UC_OUT[1]~input_o\ $end
$var wire 1 I \FUNCT[0]~input_o\ $end
$var wire 1 J \FUNCT[1]~input_o\ $end
$var wire 1 K \FUNCT[2]~input_o\ $end
$var wire 1 L \FUNCT[3]~input_o\ $end
$var wire 1 M \outAux~0_combout\ $end
$var wire 1 N \outAux~1_combout\ $end
$var wire 1 O \UC_OUT[0]~input_o\ $end
$var wire 1 P \outAux~2_combout\ $end
$var wire 1 Q \ALT_INV_UC_OUT[1]~input_o\ $end
$var wire 1 R \ALT_INV_FUNCT[0]~input_o\ $end
$var wire 1 S \ALT_INV_FUNCT[1]~input_o\ $end
$var wire 1 T \ALT_INV_FUNCT[2]~input_o\ $end
$var wire 1 U \ALT_INV_FUNCT[3]~input_o\ $end
$var wire 1 V \ALT_INV_UC_OUT[0]~input_o\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
1.
x/
10
11
12
13
14
15
1B
1C
0D
1E
0F
0G
0H
1I
1J
1K
1L
0M
1N
0O
0P
1Q
0R
0S
0T
0U
1V
1!
1"
1#
1$
1%
1&
0+
0,
16
17
18
19
1:
1;
0<
0=
0>
0?
1@
0A
0'
0(
1)
0*
$end
#40000
1,
1=
1O
0V
1P
1F
1?
1(
#80000
0,
1+
0=
1<
1H
0O
1V
0Q
#120000
0+
0"
0#
0$
0%
0&
0<
0;
0:
09
08
07
0B
0L
0K
0J
0I
0H
1Q
1R
1S
1T
1U
0P
0F
0?
0(
#130000
1,
1=
1O
0V
1P
1F
1?
1(
#140000
0,
1+
0=
1<
1H
0O
1V
0Q
0P
0F
0?
0(
#160000
0+
1%
0<
1:
1J
0H
1Q
0S
#170000
1,
1=
1O
0V
1P
1F
1?
1(
#180000
0,
1+
0=
1<
1H
0O
1V
0Q
#200000
0+
0%
1$
0<
0:
19
1K
0J
0H
1Q
1S
0T
0P
0F
0?
0(
#210000
1,
1=
1O
0V
1P
1F
1?
1(
#220000
0,
1+
0=
1<
1H
0O
1V
0Q
0N
0P
0F
0E
0?
0@
0)
0(
#240000
0+
1&
0<
1;
1I
0H
1Q
0R
1N
1E
1@
1)
#250000
1,
1=
1O
0V
1P
1F
1?
1(
#260000
0,
1+
0=
1<
1H
0O
1V
0Q
1M
0N
0P
0F
0E
1D
0?
0@
1A
1*
0)
0(
#280000
0+
0&
1%
0$
1#
0<
0;
1:
09
18
1L
0K
1J
0I
0H
1Q
1R
0S
1T
0U
0M
1N
1E
0D
1@
0A
0*
1)
#290000
1,
1=
1O
0V
1P
1F
1?
1(
#300000
0,
1+
0=
1<
1H
0O
1V
0Q
1M
1D
1A
1*
#320000
0+
0%
0#
0!
0<
0:
08
06
0C
0L
0J
0H
1Q
1S
1U
0M
0P
0F
0D
0?
0A
0*
0(
#350000
1+
1<
1H
0Q
#420000
0+
1,
1=
0<
0H
1O
0V
1Q
1P
1F
1?
1(
#460000
0,
0=
0O
1V
0P
0F
0?
0(
#1000000
