// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.2 (64-bit)
// Version: 2022.2
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module rocev2_top_rx_exh_fsm_64_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        msnTable2rxExh_rsp_dout,
        msnTable2rxExh_rsp_num_data_valid,
        msnTable2rxExh_rsp_fifo_cap,
        msnTable2rxExh_rsp_empty_n,
        msnTable2rxExh_rsp_read,
        exh_lengthFifo_dout,
        exh_lengthFifo_num_data_valid,
        exh_lengthFifo_fifo_cap,
        exh_lengthFifo_empty_n,
        exh_lengthFifo_read,
        rx_readReqAddr_pop_rsp_dout,
        rx_readReqAddr_pop_rsp_num_data_valid,
        rx_readReqAddr_pop_rsp_fifo_cap,
        rx_readReqAddr_pop_rsp_empty_n,
        rx_readReqAddr_pop_rsp_read,
        rx_fsm2exh_MetaFifo_dout,
        rx_fsm2exh_MetaFifo_num_data_valid,
        rx_fsm2exh_MetaFifo_fifo_cap,
        rx_fsm2exh_MetaFifo_empty_n,
        rx_fsm2exh_MetaFifo_read,
        rx_drop2exhFsm_MetaFifo_dout,
        rx_drop2exhFsm_MetaFifo_num_data_valid,
        rx_drop2exhFsm_MetaFifo_fifo_cap,
        rx_drop2exhFsm_MetaFifo_empty_n,
        rx_drop2exhFsm_MetaFifo_read,
        rx_pkgShiftTypeFifo_din,
        rx_pkgShiftTypeFifo_num_data_valid,
        rx_pkgShiftTypeFifo_fifo_cap,
        rx_pkgShiftTypeFifo_full_n,
        rx_pkgShiftTypeFifo_write,
        m_axis_mem_write_cmd_TREADY,
        rxExh2msnTable_upd_req_din,
        rxExh2msnTable_upd_req_num_data_valid,
        rxExh2msnTable_upd_req_fifo_cap,
        rxExh2msnTable_upd_req_full_n,
        rxExh2msnTable_upd_req_write,
        rx_pkgSplitTypeFifo_din,
        rx_pkgSplitTypeFifo_num_data_valid,
        rx_pkgSplitTypeFifo_fifo_cap,
        rx_pkgSplitTypeFifo_full_n,
        rx_pkgSplitTypeFifo_write,
        rx_readReqTable_upd_req_din,
        rx_readReqTable_upd_req_num_data_valid,
        rx_readReqTable_upd_req_fifo_cap,
        rx_readReqTable_upd_req_full_n,
        rx_readReqTable_upd_req_write,
        rx_readRequestFifo_din,
        rx_readRequestFifo_num_data_valid,
        rx_readRequestFifo_fifo_cap,
        rx_readRequestFifo_full_n,
        rx_readRequestFifo_write,
        rx_exhEventMetaFifo_din,
        rx_exhEventMetaFifo_num_data_valid,
        rx_exhEventMetaFifo_fifo_cap,
        rx_exhEventMetaFifo_full_n,
        rx_exhEventMetaFifo_write,
        rx_readReqAddr_pop_req_din,
        rx_readReqAddr_pop_req_num_data_valid,
        rx_readReqAddr_pop_req_fifo_cap,
        rx_readReqAddr_pop_req_full_n,
        rx_readReqAddr_pop_req_write,
        m_axis_mem_write_cmd_TDATA,
        m_axis_mem_write_cmd_TVALID
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [151:0] msnTable2rxExh_rsp_dout;
input  [1:0] msnTable2rxExh_rsp_num_data_valid;
input  [1:0] msnTable2rxExh_rsp_fifo_cap;
input   msnTable2rxExh_rsp_empty_n;
output   msnTable2rxExh_rsp_read;
input  [15:0] exh_lengthFifo_dout;
input  [2:0] exh_lengthFifo_num_data_valid;
input  [2:0] exh_lengthFifo_fifo_cap;
input   exh_lengthFifo_empty_n;
output   exh_lengthFifo_read;
input  [63:0] rx_readReqAddr_pop_rsp_dout;
input  [1:0] rx_readReqAddr_pop_rsp_num_data_valid;
input  [1:0] rx_readReqAddr_pop_rsp_fifo_cap;
input   rx_readReqAddr_pop_rsp_empty_n;
output   rx_readReqAddr_pop_rsp_read;
input  [118:0] rx_fsm2exh_MetaFifo_dout;
input  [1:0] rx_fsm2exh_MetaFifo_num_data_valid;
input  [1:0] rx_fsm2exh_MetaFifo_fifo_cap;
input   rx_fsm2exh_MetaFifo_empty_n;
output   rx_fsm2exh_MetaFifo_read;
input  [240:0] rx_drop2exhFsm_MetaFifo_dout;
input  [1:0] rx_drop2exhFsm_MetaFifo_num_data_valid;
input  [1:0] rx_drop2exhFsm_MetaFifo_fifo_cap;
input   rx_drop2exhFsm_MetaFifo_empty_n;
output   rx_drop2exhFsm_MetaFifo_read;
output  [31:0] rx_pkgShiftTypeFifo_din;
input  [1:0] rx_pkgShiftTypeFifo_num_data_valid;
input  [1:0] rx_pkgShiftTypeFifo_fifo_cap;
input   rx_pkgShiftTypeFifo_full_n;
output   rx_pkgShiftTypeFifo_write;
input   m_axis_mem_write_cmd_TREADY;
output  [136:0] rxExh2msnTable_upd_req_din;
input  [1:0] rxExh2msnTable_upd_req_num_data_valid;
input  [1:0] rxExh2msnTable_upd_req_fifo_cap;
input   rxExh2msnTable_upd_req_full_n;
output   rxExh2msnTable_upd_req_write;
output  [63:0] rx_pkgSplitTypeFifo_din;
input  [1:0] rx_pkgSplitTypeFifo_num_data_valid;
input  [1:0] rx_pkgSplitTypeFifo_fifo_cap;
input   rx_pkgSplitTypeFifo_full_n;
output   rx_pkgSplitTypeFifo_write;
output  [40:0] rx_readReqTable_upd_req_din;
input  [1:0] rx_readReqTable_upd_req_num_data_valid;
input  [1:0] rx_readReqTable_upd_req_fifo_cap;
input   rx_readReqTable_upd_req_full_n;
output   rx_readReqTable_upd_req_write;
output  [159:0] rx_readRequestFifo_din;
input  [3:0] rx_readRequestFifo_num_data_valid;
input  [3:0] rx_readRequestFifo_fifo_cap;
input   rx_readRequestFifo_full_n;
output   rx_readRequestFifo_write;
output  [49:0] rx_exhEventMetaFifo_din;
input  [1:0] rx_exhEventMetaFifo_num_data_valid;
input  [1:0] rx_exhEventMetaFifo_fifo_cap;
input   rx_exhEventMetaFifo_full_n;
output   rx_exhEventMetaFifo_write;
output  [47:0] rx_readReqAddr_pop_req_din;
input  [1:0] rx_readReqAddr_pop_req_num_data_valid;
input  [1:0] rx_readReqAddr_pop_req_fifo_cap;
input   rx_readReqAddr_pop_req_full_n;
output   rx_readReqAddr_pop_req_write;
output  [191:0] m_axis_mem_write_cmd_TDATA;
output   m_axis_mem_write_cmd_TVALID;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg msnTable2rxExh_rsp_read;
reg exh_lengthFifo_read;
reg rx_readReqAddr_pop_rsp_read;
reg rx_fsm2exh_MetaFifo_read;
reg rx_drop2exhFsm_MetaFifo_read;
reg[31:0] rx_pkgShiftTypeFifo_din;
reg rx_pkgShiftTypeFifo_write;
reg[136:0] rxExh2msnTable_upd_req_din;
reg rxExh2msnTable_upd_req_write;
reg[63:0] rx_pkgSplitTypeFifo_din;
reg rx_pkgSplitTypeFifo_write;
reg rx_readReqTable_upd_req_write;
reg rx_readRequestFifo_write;
reg[49:0] rx_exhEventMetaFifo_din;
reg rx_exhEventMetaFifo_write;
reg rx_readReqAddr_pop_req_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_162_nbreadreq_fu_278_p3;
wire   [0:0] tmp_42_i_nbreadreq_fu_286_p3;
reg    ap_predicate_op70_read_state1;
reg    ap_predicate_op77_read_state1;
wire   [0:0] tmp_66_i_nbreadreq_fu_306_p3;
reg    ap_predicate_op82_read_state1;
reg    ap_predicate_op89_read_state1;
reg    ap_predicate_op91_read_state1;
wire   [0:0] tmp_i_nbreadreq_fu_320_p3;
wire   [0:0] tmp_32_i_nbreadreq_fu_328_p3;
reg    ap_predicate_op145_read_state1;
reg    ap_predicate_op152_read_state1;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
reg   [1:0] pe_fsmState_load_reg_1500;
reg   [31:0] meta_op_code_1_load_reg_1504;
reg    ap_predicate_op166_write_state2;
reg    ap_predicate_op170_write_state2;
reg    ap_predicate_op177_write_state2;
reg    ap_predicate_op178_write_state2;
reg   [0:0] icmp_ln1019_reg_1589;
reg    ap_predicate_op181_write_state2;
reg    ap_predicate_op183_write_state2;
reg   [0:0] icmp_ln743_reg_1600;
reg    ap_predicate_op188_write_state2;
reg    ap_predicate_op194_write_state2;
reg    ap_predicate_op198_write_state2;
reg    ap_predicate_op201_write_state2;
reg   [0:0] icmp_ln1023_1_reg_1604;
reg    ap_predicate_op212_write_state2;
reg    ap_predicate_op216_write_state2;
reg   [0:0] icmp_ln666_reg_1613;
reg    ap_predicate_op226_write_state2;
reg    ap_predicate_op232_write_state2;
reg    ap_predicate_op235_write_state2;
reg    ap_predicate_op238_write_state2;
reg    ap_predicate_op239_write_state2;
reg   [0:0] icmp_ln1023_reg_1622;
reg    ap_predicate_op256_write_state2;
reg    ap_predicate_op267_write_state2;
reg    ap_predicate_op286_write_state2;
reg    ap_predicate_op289_write_state2;
reg    ap_predicate_op292_write_state2;
reg    ap_predicate_op293_write_state2;
reg   [0:0] tmp_i_reg_1631;
reg   [0:0] tmp_32_i_reg_1635;
reg    ap_predicate_op297_write_state2;
reg   [0:0] empty_161_reg_1645;
reg    ap_predicate_op299_write_state2;
reg    ap_block_state2_pp0_stage0_iter1;
reg    ap_block_state2_io;
reg   [1:0] pe_fsmState_load_reg_1500_pp0_iter1_reg;
reg   [31:0] meta_op_code_1_load_reg_1504_pp0_iter1_reg;
reg    ap_predicate_op300_write_state3;
reg   [0:0] icmp_ln743_reg_1600_pp0_iter1_reg;
reg    ap_predicate_op302_write_state3;
reg    ap_predicate_op304_write_state3;
reg   [0:0] icmp_ln666_reg_1613_pp0_iter1_reg;
reg    ap_predicate_op306_write_state3;
reg   [0:0] icmp_ln1023_reg_1622_pp0_iter1_reg;
reg    ap_predicate_op308_write_state3;
reg    ap_predicate_op310_write_state3;
wire    regslice_both_m_axis_mem_write_cmd_U_apdone_blk;
reg    ap_block_state3_pp0_stage0_iter2;
reg    ap_block_state3_io;
reg    ap_block_pp0_stage0_subdone;
reg   [1:0] pe_fsmState;
reg   [31:0] meta_op_code_1;
reg   [23:0] meta_dest_qp_V;
reg   [23:0] meta_psn_V;
reg   [127:0] exHeader_header_V;
reg   [0:0] consumeReadAddr;
reg   [23:0] dmaMeta_msn_V;
reg   [63:0] dmaMeta_vaddr_V;
reg   [15:0] udpLength_V;
reg   [31:0] dmaMeta_dma_length_V;
reg   [63:0] readReqAddr_V;
reg    m_axis_mem_write_cmd_TDATA_blk_n;
wire    ap_block_pp0_stage0;
reg    rx_fsm2exh_MetaFifo_blk_n;
reg    rx_drop2exhFsm_MetaFifo_blk_n;
reg    rxExh2msnTable_upd_req_blk_n;
reg    rx_readReqAddr_pop_req_blk_n;
reg    msnTable2rxExh_rsp_blk_n;
reg    exh_lengthFifo_blk_n;
reg    rx_readReqAddr_pop_rsp_blk_n;
reg    rx_exhEventMetaFifo_blk_n;
reg    rx_pkgSplitTypeFifo_blk_n;
reg    rx_pkgShiftTypeFifo_blk_n;
reg    rx_readRequestFifo_blk_n;
reg    rx_readReqTable_upd_req_blk_n;
wire   [7:0] grp_fu_439_p4;
reg   [7:0] reg_543;
reg    ap_block_pp0_stage0_11001;
wire   [31:0] meta_op_code_1_load_load_fu_563_p1;
wire   [7:0] grp_fu_448_p4;
reg   [7:0] reg_547;
wire   [7:0] grp_fu_457_p4;
reg   [7:0] reg_551;
wire   [7:0] grp_fu_466_p4;
reg   [7:0] reg_555;
reg   [23:0] meta_dest_qp_V_load_reg_1516;
reg   [23:0] meta_psn_V_load_reg_1529;
reg   [127:0] exHeader_header_V_load_reg_1535;
reg   [23:0] dmaMeta_msn_V_load_reg_1559;
reg   [63:0] addr_V_reg_1565;
wire  signed [16:0] payLoadLength_V_2_fu_681_p2;
reg  signed [16:0] payLoadLength_V_2_reg_1583;
wire   [0:0] icmp_ln1019_fu_703_p2;
wire  signed [16:0] payLoadLength_V_fu_713_p2;
reg  signed [16:0] payLoadLength_V_reg_1593;
wire   [0:0] icmp_ln743_fu_719_p2;
wire   [0:0] icmp_ln1023_1_fu_743_p2;
wire   [16:0] payLoadLength_V_5_fu_759_p2;
reg   [16:0] payLoadLength_V_5_reg_1608;
wire   [0:0] icmp_ln666_fu_781_p2;
wire   [31:0] p_Result_s_fu_793_p5;
reg   [31:0] p_Result_s_reg_1617;
wire   [0:0] icmp_ln1023_fu_805_p2;
wire   [16:0] payLoadLength_V_4_fu_815_p2;
reg   [16:0] payLoadLength_V_4_reg_1626;
reg   [15:0] trunc_ln186_3_i_reg_1639;
wire   [0:0] empty_161_fu_907_p2;
wire   [191:0] zext_ln761_fu_935_p1;
wire   [191:0] zext_ln745_fu_996_p1;
wire   [191:0] zext_ln751_fu_1039_p1;
wire   [191:0] zext_ln668_fu_1148_p1;
wire   [191:0] zext_ln636_fu_1263_p1;
wire   [191:0] zext_ln632_fu_1297_p1;
reg   [0:0] ap_phi_mux_consumeReadAddr_new_0_i_phi_fu_411_p4;
wire   [0:0] ap_phi_reg_pp0_iter0_consumeReadAddr_new_0_i_reg_408;
wire   [31:0] trunc_ln567_fu_827_p1;
wire   [23:0] trunc_ln593_fu_603_p1;
wire   [23:0] trunc_ln593_1_fu_631_p1;
reg    ap_block_pp0_stage0_01001;
wire   [136:0] p_s_fu_955_p5;
wire   [136:0] p_9_fu_1017_p5;
wire   [136:0] p_6_fu_1097_p4;
wire   [136:0] p_5_fu_1165_p6;
wire   [136:0] p_10_fu_1445_p4;
wire   [136:0] zext_ln570_fu_1487_p1;
wire   [63:0] zext_ln753_fu_1051_p1;
wire   [63:0] zext_ln678_fu_1199_p1;
wire   [63:0] zext_ln644_fu_1475_p1;
wire   [49:0] zext_ln677_fu_1187_p1;
wire   [49:0] zext_ln642_fu_1463_p1;
wire   [16:0] zext_ln186_1_fu_677_p1;
wire   [1:0] tmp_41_i_fu_693_p4;
wire   [16:0] zext_ln186_5_fu_709_p1;
wire   [31:0] p_Result_8_fu_731_p5;
wire   [16:0] zext_ln186_fu_755_p1;
wire   [4:0] trunc_ln640_fu_567_p1;
wire   [4:0] add_ln666_fu_765_p2;
wire   [3:0] tmp_fu_771_p4;
wire   [16:0] zext_ln186_3_fu_811_p1;
wire   [0:0] empty_160_fu_901_p2;
wire   [0:0] empty_fu_895_p2;
wire   [80:0] tmp_72_i_fu_925_p3;
wire  signed [95:0] sext_ln761_fu_931_p1;
wire  signed [31:0] sext_ln186_fu_943_p1;
wire   [63:0] zext_ln186_2_fu_946_p1;
wire   [63:0] add_ln186_1_fu_950_p2;
wire   [23:0] grp_fu_475_p2;
wire   [15:0] trunc_ln186_fu_940_p1;
wire   [15:0] trunc_ln186_4_fu_968_p1;
wire   [80:0] tmp_93_i_fu_985_p3;
wire  signed [95:0] sext_ln745_fu_992_p1;
wire  signed [31:0] sext_ln186_1_fu_1004_p1;
wire   [63:0] zext_ln186_6_fu_1007_p1;
wire   [63:0] add_ln186_7_fu_1011_p2;
wire   [15:0] trunc_ln186_5_fu_1001_p1;
wire   [80:0] tmp_92_i_fu_1029_p3;
wire  signed [95:0] sext_ln751_fu_1035_p1;
wire   [32:0] tmp_106_i_fu_1044_p3;
wire   [0:0] icmp_ln700_fu_1056_p2;
wire   [7:0] grp_fu_525_p4;
wire   [7:0] grp_fu_516_p4;
wire   [7:0] grp_fu_507_p4;
wire   [7:0] grp_fu_498_p4;
wire   [7:0] grp_fu_489_p4;
wire   [7:0] grp_fu_480_p4;
wire   [128:0] tmp_s_fu_1061_p14;
wire   [15:0] trunc_ln186_3_fu_1094_p1;
wire   [0:0] icmp_ln661_1_fu_1113_p2;
wire   [0:0] icmp_ln661_fu_1108_p2;
wire  signed [31:0] sext_ln557_fu_1124_p1;
wire   [0:0] route_2_fu_1118_p2;
wire   [128:0] or_ln668_1_i_fu_1137_p5;
wire   [63:0] zext_ln186_4_fu_1156_p1;
wire   [31:0] remainingLength_V_fu_1131_p2;
wire   [63:0] add_ln186_4_fu_1160_p2;
wire   [15:0] trunc_ln186_2_fu_1153_p1;
wire   [24:0] or_ln1_i_fu_1180_p3;
wire   [32:0] tmp_43_i_fu_1192_p3;
wire   [0:0] icmp_ln619_1_fu_1209_p2;
wire   [0:0] icmp_ln619_fu_1204_p2;
wire  signed [31:0] sext_ln557_1_fu_1220_p1;
wire   [0:0] route_fu_1214_p2;
wire   [7:0] trunc_ln628_1_fu_1228_p1;
wire   [7:0] grp_fu_534_p4;
wire   [128:0] or_ln636_1_i_fu_1231_p15;
wire   [7:0] trunc_ln628_fu_1268_p1;
wire   [128:0] or_ln632_1_i_fu_1271_p12;
wire   [7:0] trunc_ln628_2_fu_1368_p1;
wire   [7:0] tmp_100_i_fu_1359_p4;
wire   [7:0] tmp_99_i_fu_1350_p4;
wire   [7:0] tmp_98_i_fu_1341_p4;
wire   [7:0] tmp_97_i_fu_1332_p4;
wire   [7:0] tmp_71_i_fu_1323_p4;
wire   [7:0] tmp_70_i_fu_1314_p4;
wire   [7:0] tmp_69_i_fu_1305_p4;
wire   [63:0] p_Result_7_fu_1371_p9;
wire   [63:0] zext_ln186_7_fu_1391_p1;
wire   [31:0] remainingLength_V_1_fu_1223_p2;
wire   [63:0] add_ln186_9_fu_1395_p2;
wire   [15:0] trunc_ln186_6_fu_1302_p1;
wire   [160:0] or_ln640_1_fu_1401_p8;
wire   [160:0] or_ln640_fu_1419_p2;
wire   [96:0] tmp_104_i_fu_1435_p4;
wire   [23:0] tmp_103_i_fu_1425_p4;
wire   [24:0] or_ln2_i_fu_1456_p3;
wire   [32:0] tmp_105_i_fu_1468_p3;
wire   [16:0] or_ln_i_fu_1480_p3;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to1;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
reg   [191:0] m_axis_mem_write_cmd_TDATA_int_regslice;
reg    m_axis_mem_write_cmd_TVALID_int_regslice;
wire    m_axis_mem_write_cmd_TREADY_int_regslice;
wire    regslice_both_m_axis_mem_write_cmd_U_vld_out;
reg    ap_condition_109;
reg    ap_condition_1566;
reg    ap_condition_811;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_done_reg = 1'b0;
#0 pe_fsmState = 2'd0;
#0 meta_op_code_1 = 32'd17;
#0 meta_dest_qp_V = 24'd0;
#0 meta_psn_V = 24'd0;
#0 exHeader_header_V = 128'd0;
#0 consumeReadAddr = 1'd0;
#0 dmaMeta_msn_V = 24'd0;
#0 dmaMeta_vaddr_V = 64'd0;
#0 udpLength_V = 16'd0;
#0 dmaMeta_dma_length_V = 32'd0;
#0 readReqAddr_V = 64'd0;
end

rocev2_top_regslice_both #(
    .DataWidth( 192 ))
regslice_both_m_axis_mem_write_cmd_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .data_in(m_axis_mem_write_cmd_TDATA_int_regslice),
    .vld_in(m_axis_mem_write_cmd_TVALID_int_regslice),
    .ack_in(m_axis_mem_write_cmd_TREADY_int_regslice),
    .data_out(m_axis_mem_write_cmd_TDATA),
    .vld_out(regslice_both_m_axis_mem_write_cmd_U_vld_out),
    .ack_out(m_axis_mem_write_cmd_TREADY),
    .apdone_blk(regslice_both_m_axis_mem_write_cmd_U_apdone_blk)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_1566)) begin
        if (((tmp_66_i_nbreadreq_fu_306_p3 == 1'd1) & (consumeReadAddr == 1'd1))) begin
            dmaMeta_msn_V <= trunc_ln593_1_fu_631_p1;
        end else if ((consumeReadAddr == 1'd0)) begin
            dmaMeta_msn_V <= trunc_ln593_fu_603_p1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(pe_fsmState == 2'd1) & ~(pe_fsmState == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_32_i_nbreadreq_fu_328_p3 == 1'd1) & (tmp_i_nbreadreq_fu_320_p3 == 1'd1))) begin
        pe_fsmState <= 2'd1;
    end else if ((((meta_op_code_1_load_load_fu_563_p1 == 32'd17) & (1'b0 == ap_block_pp0_stage0_11001) & (pe_fsmState == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((meta_op_code_1_load_load_fu_563_p1 == 32'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (pe_fsmState == 2'd2) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((((icmp_ln1023_fu_805_p2 == 1'd0) & (meta_op_code_1_load_load_fu_563_p1 == 32'd24) & (pe_fsmState == 2'd2)) | ((icmp_ln1023_fu_805_p2 == 1'd0) & (meta_op_code_1_load_load_fu_563_p1 == 32'd25) & (pe_fsmState == 2'd2))) | ((icmp_ln1023_fu_805_p2 == 1'd0) & (meta_op_code_1_load_load_fu_563_p1 == 32'd6) & (pe_fsmState == 2'd2))) | ((icmp_ln1023_fu_805_p2 == 1'd0) & (meta_op_code_1_load_load_fu_563_p1 == 32'd10) & (pe_fsmState == 2'd2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((((meta_op_code_1_load_load_fu_563_p1 == 32'd26) & (pe_fsmState == 2'd2)) | ((meta_op_code_1_load_load_fu_563_p1 == 32'd27) & (pe_fsmState == 2'd2))) | ((meta_op_code_1_load_load_fu_563_p1 == 32'd8) & (pe_fsmState == 2'd2))) | ((meta_op_code_1_load_load_fu_563_p1 == 32'd7) & (pe_fsmState == 2'd2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((((meta_op_code_1_load_load_fu_563_p1 == 32'd13) & (pe_fsmState == 2'd2)) | ((meta_op_code_1_load_load_fu_563_p1 == 32'd15) & (pe_fsmState == 2'd2))) | ((meta_op_code_1_load_load_fu_563_p1 == 32'd16) & (pe_fsmState == 2'd2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((meta_op_code_1_load_load_fu_563_p1 == 32'd12) & (pe_fsmState == 2'd2)) | ((meta_op_code_1_load_load_fu_563_p1 == 32'd29) & (pe_fsmState == 2'd2)))))) begin
        pe_fsmState <= 2'd0;
    end else if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((tmp_66_i_nbreadreq_fu_306_p3 == 1'd1) & (tmp_42_i_nbreadreq_fu_286_p3 == 1'd1) & (tmp_i_162_nbreadreq_fu_278_p3 == 1'd1) & (pe_fsmState == 2'd1)) | ((consumeReadAddr == 1'd0) & (tmp_42_i_nbreadreq_fu_286_p3 == 1'd1) & (tmp_i_162_nbreadreq_fu_278_p3 == 1'd1) & (pe_fsmState == 2'd1))))) begin
        pe_fsmState <= 2'd2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        addr_V_reg_1565 <= dmaMeta_vaddr_V;
        dmaMeta_msn_V_load_reg_1559 <= dmaMeta_msn_V;
        exHeader_header_V_load_reg_1535 <= exHeader_header_V;
        icmp_ln1023_reg_1622_pp0_iter1_reg <= icmp_ln1023_reg_1622;
        icmp_ln666_reg_1613_pp0_iter1_reg <= icmp_ln666_reg_1613;
        icmp_ln743_reg_1600_pp0_iter1_reg <= icmp_ln743_reg_1600;
        meta_dest_qp_V_load_reg_1516 <= meta_dest_qp_V;
        meta_op_code_1_load_reg_1504 <= meta_op_code_1;
        meta_op_code_1_load_reg_1504_pp0_iter1_reg <= meta_op_code_1_load_reg_1504;
        meta_psn_V_load_reg_1529 <= meta_psn_V;
        pe_fsmState_load_reg_1500 <= pe_fsmState;
        pe_fsmState_load_reg_1500_pp0_iter1_reg <= pe_fsmState_load_reg_1500;
    end
end

always @ (posedge ap_clk) begin
    if ((~(pe_fsmState == 2'd1) & ~(pe_fsmState == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_32_i_nbreadreq_fu_328_p3 == 1'd1) & (tmp_i_nbreadreq_fu_320_p3 == 1'd1))) begin
        consumeReadAddr <= ap_phi_mux_consumeReadAddr_new_0_i_phi_fu_411_p4;
        exHeader_header_V <= {{rx_drop2exhFsm_MetaFifo_dout[144:17]}};
        meta_dest_qp_V <= {{rx_fsm2exh_MetaFifo_dout[71:48]}};
        meta_op_code_1 <= trunc_ln567_fu_827_p1;
        meta_psn_V <= {{rx_fsm2exh_MetaFifo_dout[95:72]}};
    end
end

always @ (posedge ap_clk) begin
    if ((((tmp_66_i_nbreadreq_fu_306_p3 == 1'd1) & (consumeReadAddr == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_42_i_nbreadreq_fu_286_p3 == 1'd1) & (tmp_i_162_nbreadreq_fu_278_p3 == 1'd1) & (pe_fsmState == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((consumeReadAddr == 1'd0) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_42_i_nbreadreq_fu_286_p3 == 1'd1) & (tmp_i_162_nbreadreq_fu_278_p3 == 1'd1) & (pe_fsmState == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        dmaMeta_dma_length_V <= {{msnTable2rxExh_rsp_dout[119:88]}};
        dmaMeta_vaddr_V <= {{msnTable2rxExh_rsp_dout[87:24]}};
        udpLength_V <= exh_lengthFifo_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((~(pe_fsmState == 2'd1) & ~(pe_fsmState == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_32_i_nbreadreq_fu_328_p3 == 1'd1) & (tmp_i_nbreadreq_fu_320_p3 == 1'd1))) begin
        empty_161_reg_1645 <= empty_161_fu_907_p2;
        trunc_ln186_3_i_reg_1639 <= {{rx_fsm2exh_MetaFifo_dout[63:48]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & ((((meta_op_code_1_load_load_fu_563_p1 == 32'd13) & (pe_fsmState == 2'd2)) | ((meta_op_code_1_load_load_fu_563_p1 == 32'd15) & (pe_fsmState == 2'd2))) | ((meta_op_code_1_load_load_fu_563_p1 == 32'd16) & (pe_fsmState == 2'd2))))) begin
        icmp_ln1019_reg_1589 <= icmp_ln1019_fu_703_p2;
        icmp_ln743_reg_1600 <= icmp_ln743_fu_719_p2;
        payLoadLength_V_reg_1593 <= payLoadLength_V_fu_713_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((meta_op_code_1_load_load_fu_563_p1 == 32'd12) & (pe_fsmState == 2'd2)) | ((meta_op_code_1_load_load_fu_563_p1 == 32'd29) & (pe_fsmState == 2'd2))))) begin
        icmp_ln1023_1_reg_1604 <= icmp_ln1023_1_fu_743_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((((meta_op_code_1_load_load_fu_563_p1 == 32'd24) & (pe_fsmState == 2'd2)) | ((meta_op_code_1_load_load_fu_563_p1 == 32'd25) & (pe_fsmState == 2'd2))) | ((meta_op_code_1_load_load_fu_563_p1 == 32'd6) & (pe_fsmState == 2'd2))) | ((meta_op_code_1_load_load_fu_563_p1 == 32'd10) & (pe_fsmState == 2'd2))))) begin
        icmp_ln1023_reg_1622 <= icmp_ln1023_fu_805_p2;
        p_Result_s_reg_1617 <= p_Result_s_fu_793_p5;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((((meta_op_code_1_load_load_fu_563_p1 == 32'd26) & (pe_fsmState == 2'd2)) | ((meta_op_code_1_load_load_fu_563_p1 == 32'd27) & (pe_fsmState == 2'd2))) | ((meta_op_code_1_load_load_fu_563_p1 == 32'd8) & (pe_fsmState == 2'd2))) | ((meta_op_code_1_load_load_fu_563_p1 == 32'd7) & (pe_fsmState == 2'd2))))) begin
        icmp_ln666_reg_1613 <= icmp_ln666_fu_781_p2;
        payLoadLength_V_5_reg_1608 <= payLoadLength_V_5_fu_759_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((meta_op_code_1_load_load_fu_563_p1 == 32'd14) & (1'b0 == ap_block_pp0_stage0_11001) & (pe_fsmState == 2'd2) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        payLoadLength_V_2_reg_1583 <= payLoadLength_V_2_fu_681_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((((icmp_ln1023_fu_805_p2 == 1'd0) & (meta_op_code_1_load_load_fu_563_p1 == 32'd24) & (pe_fsmState == 2'd2)) | ((icmp_ln1023_fu_805_p2 == 1'd0) & (meta_op_code_1_load_load_fu_563_p1 == 32'd25) & (pe_fsmState == 2'd2))) | ((icmp_ln1023_fu_805_p2 == 1'd0) & (meta_op_code_1_load_load_fu_563_p1 == 32'd6) & (pe_fsmState == 2'd2))) | ((icmp_ln1023_fu_805_p2 == 1'd0) & (meta_op_code_1_load_load_fu_563_p1 == 32'd10) & (pe_fsmState == 2'd2))))) begin
        payLoadLength_V_4_reg_1626 <= payLoadLength_V_4_fu_815_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_66_i_nbreadreq_fu_306_p3 == 1'd1) & (consumeReadAddr == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001) & (tmp_42_i_nbreadreq_fu_286_p3 == 1'd1) & (tmp_i_162_nbreadreq_fu_278_p3 == 1'd1) & (pe_fsmState == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        readReqAddr_V <= rx_readReqAddr_pop_rsp_dout;
    end
end

always @ (posedge ap_clk) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((((meta_op_code_1_load_load_fu_563_p1 == 32'd24) & (pe_fsmState == 2'd2)) | ((meta_op_code_1_load_load_fu_563_p1 == 32'd25) & (pe_fsmState == 2'd2))) | ((meta_op_code_1_load_load_fu_563_p1 == 32'd6) & (pe_fsmState == 2'd2))) | ((meta_op_code_1_load_load_fu_563_p1 == 32'd10) & (pe_fsmState == 2'd2)))) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (((meta_op_code_1_load_load_fu_563_p1 == 32'd12) & (pe_fsmState == 2'd2)) | ((meta_op_code_1_load_load_fu_563_p1 == 32'd29) & (pe_fsmState == 2'd2)))))) begin
        reg_543 <= {{exHeader_header_V[127:120]}};
        reg_547 <= {{exHeader_header_V[119:112]}};
        reg_551 <= {{exHeader_header_V[111:104]}};
        reg_555 <= {{exHeader_header_V[103:96]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(pe_fsmState == 2'd1) & ~(pe_fsmState == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0) & (tmp_i_nbreadreq_fu_320_p3 == 1'd1))) begin
        tmp_32_i_reg_1635 <= tmp_32_i_nbreadreq_fu_328_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(pe_fsmState == 2'd1) & ~(pe_fsmState == 2'd2) & (1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_i_reg_1631 <= tmp_i_nbreadreq_fu_320_p3;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter2 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to1 = 1'b1;
    end else begin
        ap_idle_pp0_0to1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_109)) begin
        if ((empty_161_fu_907_p2 == 1'd1)) begin
            ap_phi_mux_consumeReadAddr_new_0_i_phi_fu_411_p4 = 1'd1;
        end else if ((empty_161_fu_907_p2 == 1'd0)) begin
            ap_phi_mux_consumeReadAddr_new_0_i_phi_fu_411_p4 = 1'd0;
        end else begin
            ap_phi_mux_consumeReadAddr_new_0_i_phi_fu_411_p4 = ap_phi_reg_pp0_iter0_consumeReadAddr_new_0_i_reg_408;
        end
    end else begin
        ap_phi_mux_consumeReadAddr_new_0_i_phi_fu_411_p4 = ap_phi_reg_pp0_iter0_consumeReadAddr_new_0_i_reg_408;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to1 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op89_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_done_reg == 1'b0)) | ((ap_predicate_op77_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_done_reg == 1'b0)))) begin
        exh_lengthFifo_blk_n = exh_lengthFifo_empty_n;
    end else begin
        exh_lengthFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op89_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_predicate_op77_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        exh_lengthFifo_read = 1'b1;
    end else begin
        exh_lengthFifo_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op310_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op308_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op306_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op304_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op302_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op300_write_state3 == 1'b1) & (ap_enable_reg_pp0_iter2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op198_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op188_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op170_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op267_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op256_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op226_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        m_axis_mem_write_cmd_TDATA_blk_n = m_axis_mem_write_cmd_TREADY_int_regslice;
    end else begin
        m_axis_mem_write_cmd_TDATA_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_811)) begin
        if ((ap_predicate_op267_write_state2 == 1'b1)) begin
            m_axis_mem_write_cmd_TDATA_int_regslice = zext_ln632_fu_1297_p1;
        end else if ((ap_predicate_op256_write_state2 == 1'b1)) begin
            m_axis_mem_write_cmd_TDATA_int_regslice = zext_ln636_fu_1263_p1;
        end else if ((ap_predicate_op226_write_state2 == 1'b1)) begin
            m_axis_mem_write_cmd_TDATA_int_regslice = zext_ln668_fu_1148_p1;
        end else if ((ap_predicate_op198_write_state2 == 1'b1)) begin
            m_axis_mem_write_cmd_TDATA_int_regslice = zext_ln751_fu_1039_p1;
        end else if ((ap_predicate_op188_write_state2 == 1'b1)) begin
            m_axis_mem_write_cmd_TDATA_int_regslice = zext_ln745_fu_996_p1;
        end else if ((ap_predicate_op170_write_state2 == 1'b1)) begin
            m_axis_mem_write_cmd_TDATA_int_regslice = zext_ln761_fu_935_p1;
        end else begin
            m_axis_mem_write_cmd_TDATA_int_regslice = 'bx;
        end
    end else begin
        m_axis_mem_write_cmd_TDATA_int_regslice = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op198_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op188_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op170_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op267_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op256_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op226_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        m_axis_mem_write_cmd_TVALID_int_regslice = 1'b1;
    end else begin
        m_axis_mem_write_cmd_TVALID_int_regslice = 1'b0;
    end
end

always @ (*) begin
    if ((((ap_predicate_op82_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_done_reg == 1'b0)) | ((ap_predicate_op70_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_done_reg == 1'b0)))) begin
        msnTable2rxExh_rsp_blk_n = msnTable2rxExh_rsp_empty_n;
    end else begin
        msnTable2rxExh_rsp_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((((ap_predicate_op82_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((ap_predicate_op70_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        msnTable2rxExh_rsp_read = 1'b1;
    end else begin
        msnTable2rxExh_rsp_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op194_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op177_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op297_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op286_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op232_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op216_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rxExh2msnTable_upd_req_blk_n = rxExh2msnTable_upd_req_full_n;
    end else begin
        rxExh2msnTable_upd_req_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_811)) begin
        if ((ap_predicate_op297_write_state2 == 1'b1)) begin
            rxExh2msnTable_upd_req_din = zext_ln570_fu_1487_p1;
        end else if ((ap_predicate_op286_write_state2 == 1'b1)) begin
            rxExh2msnTable_upd_req_din = p_10_fu_1445_p4;
        end else if ((ap_predicate_op232_write_state2 == 1'b1)) begin
            rxExh2msnTable_upd_req_din = p_5_fu_1165_p6;
        end else if ((ap_predicate_op216_write_state2 == 1'b1)) begin
            rxExh2msnTable_upd_req_din = p_6_fu_1097_p4;
        end else if ((ap_predicate_op194_write_state2 == 1'b1)) begin
            rxExh2msnTable_upd_req_din = p_9_fu_1017_p5;
        end else if ((ap_predicate_op177_write_state2 == 1'b1)) begin
            rxExh2msnTable_upd_req_din = p_s_fu_955_p5;
        end else begin
            rxExh2msnTable_upd_req_din = 'bx;
        end
    end else begin
        rxExh2msnTable_upd_req_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op194_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op177_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op297_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op286_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op232_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op216_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rxExh2msnTable_upd_req_write = 1'b1;
    end else begin
        rxExh2msnTable_upd_req_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_done_reg == 1'b0) & (ap_predicate_op152_read_state1 == 1'b1))) begin
        rx_drop2exhFsm_MetaFifo_blk_n = rx_drop2exhFsm_MetaFifo_empty_n;
    end else begin
        rx_drop2exhFsm_MetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op152_read_state1 == 1'b1))) begin
        rx_drop2exhFsm_MetaFifo_read = 1'b1;
    end else begin
        rx_drop2exhFsm_MetaFifo_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op289_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op235_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rx_exhEventMetaFifo_blk_n = rx_exhEventMetaFifo_full_n;
    end else begin
        rx_exhEventMetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_811)) begin
        if ((ap_predicate_op289_write_state2 == 1'b1)) begin
            rx_exhEventMetaFifo_din = zext_ln642_fu_1463_p1;
        end else if ((ap_predicate_op235_write_state2 == 1'b1)) begin
            rx_exhEventMetaFifo_din = zext_ln677_fu_1187_p1;
        end else begin
            rx_exhEventMetaFifo_din = 'bx;
        end
    end else begin
        rx_exhEventMetaFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op289_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op235_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rx_exhEventMetaFifo_write = 1'b1;
    end else begin
        rx_exhEventMetaFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_done_reg == 1'b0) & (ap_predicate_op145_read_state1 == 1'b1))) begin
        rx_fsm2exh_MetaFifo_blk_n = rx_fsm2exh_MetaFifo_empty_n;
    end else begin
        rx_fsm2exh_MetaFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op145_read_state1 == 1'b1))) begin
        rx_fsm2exh_MetaFifo_read = 1'b1;
    end else begin
        rx_fsm2exh_MetaFifo_read = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op183_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op166_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op293_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op239_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rx_pkgShiftTypeFifo_blk_n = rx_pkgShiftTypeFifo_full_n;
    end else begin
        rx_pkgShiftTypeFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op293_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_pkgShiftTypeFifo_din = 32'd1;
    end else if (((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op183_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_pkgShiftTypeFifo_din = 32'd0;
    end else if ((((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op166_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_01001) & (ap_predicate_op239_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rx_pkgShiftTypeFifo_din = 32'd2;
    end else begin
        rx_pkgShiftTypeFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op183_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op166_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op293_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op239_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rx_pkgShiftTypeFifo_write = 1'b1;
    end else begin
        rx_pkgShiftTypeFifo_write = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op201_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op178_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op292_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op238_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rx_pkgSplitTypeFifo_blk_n = rx_pkgSplitTypeFifo_full_n;
    end else begin
        rx_pkgSplitTypeFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_811)) begin
        if ((ap_predicate_op292_write_state2 == 1'b1)) begin
            rx_pkgSplitTypeFifo_din = zext_ln644_fu_1475_p1;
        end else if ((ap_predicate_op238_write_state2 == 1'b1)) begin
            rx_pkgSplitTypeFifo_din = zext_ln678_fu_1199_p1;
        end else if ((ap_predicate_op201_write_state2 == 1'b1)) begin
            rx_pkgSplitTypeFifo_din = zext_ln753_fu_1051_p1;
        end else if ((ap_predicate_op178_write_state2 == 1'b1)) begin
            rx_pkgSplitTypeFifo_din = 64'd14;
        end else begin
            rx_pkgSplitTypeFifo_din = 'bx;
        end
    end else begin
        rx_pkgSplitTypeFifo_din = 'bx;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (ap_predicate_op201_write_state2 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op178_write_state2 == 1'b1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op292_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op238_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        rx_pkgSplitTypeFifo_write = 1'b1;
    end else begin
        rx_pkgSplitTypeFifo_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op299_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_readReqAddr_pop_req_blk_n = rx_readReqAddr_pop_req_full_n;
    end else begin
        rx_readReqAddr_pop_req_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op299_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_readReqAddr_pop_req_write = 1'b1;
    end else begin
        rx_readReqAddr_pop_req_write = 1'b0;
    end
end

always @ (*) begin
    if (((ap_predicate_op91_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_done_reg == 1'b0))) begin
        rx_readReqAddr_pop_rsp_blk_n = rx_readReqAddr_pop_rsp_empty_n;
    end else begin
        rx_readReqAddr_pop_rsp_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((ap_predicate_op91_read_state1 == 1'b1) & (1'b0 == ap_block_pp0_stage0_11001) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_readReqAddr_pop_rsp_read = 1'b1;
    end else begin
        rx_readReqAddr_pop_rsp_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op181_write_state2 == 1'b1))) begin
        rx_readReqTable_upd_req_blk_n = rx_readReqTable_upd_req_full_n;
    end else begin
        rx_readReqTable_upd_req_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0) & (ap_predicate_op181_write_state2 == 1'b1))) begin
        rx_readReqTable_upd_req_write = 1'b1;
    end else begin
        rx_readReqTable_upd_req_write = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_predicate_op212_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_readRequestFifo_blk_n = rx_readRequestFifo_full_n;
    end else begin
        rx_readRequestFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_predicate_op212_write_state2 == 1'b1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        rx_readRequestFifo_write = 1'b1;
    end else begin
        rx_readRequestFifo_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln186_1_fu_950_p2 = (addr_V_reg_1565 + zext_ln186_2_fu_946_p1);

assign add_ln186_4_fu_1160_p2 = (addr_V_reg_1565 + zext_ln186_4_fu_1156_p1);

assign add_ln186_7_fu_1011_p2 = (readReqAddr_V + zext_ln186_6_fu_1007_p1);

assign add_ln186_9_fu_1395_p2 = (p_Result_7_fu_1371_p9 + zext_ln186_7_fu_1391_p1);

assign add_ln666_fu_765_p2 = ($signed(trunc_ln640_fu_567_p1) + $signed(5'd25));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_m_axis_mem_write_cmd_U_apdone_blk == 1'b1) | ((ap_predicate_op310_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op308_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op306_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op304_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op302_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op300_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & (((ap_predicate_op299_write_state2 == 1'b1) & (rx_readReqAddr_pop_req_full_n == 1'b0)) | ((ap_predicate_op297_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op293_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)) | ((ap_predicate_op292_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op289_write_state2 == 1'b1) & (rx_exhEventMetaFifo_full_n == 1'b0)) | ((ap_predicate_op286_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op267_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op256_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op239_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)) | ((ap_predicate_op238_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op235_write_state2 == 1'b1) & (rx_exhEventMetaFifo_full_n == 1'b0)) | ((ap_predicate_op232_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op226_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op216_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op212_write_state2 == 1'b1) & (rx_readRequestFifo_full_n == 1'b0)) | ((ap_predicate_op201_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op198_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op194_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op188_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op183_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)) | ((ap_predicate_op181_write_state2 == 1'b1) & (rx_readReqTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op178_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op177_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op170_write_state2 == 1'b1)) | ((ap_predicate_op166_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((rx_fsm2exh_MetaFifo_empty_n == 1'b0) & (ap_predicate_op145_read_state1 == 1'b1)) | ((ap_predicate_op91_read_state1 == 1'b1) & (rx_readReqAddr_pop_rsp_empty_n == 1'b0)) | ((ap_predicate_op89_read_state1 == 1'b1) & (exh_lengthFifo_empty_n == 1'b0)) | ((ap_predicate_op82_read_state1 == 1'b1) & (msnTable2rxExh_rsp_empty_n == 1'b0)) | ((ap_predicate_op77_read_state1 == 1'b1) & (exh_lengthFifo_empty_n == 1'b0)) | ((ap_predicate_op70_read_state1 == 1'b1) & (msnTable2rxExh_rsp_empty_n == 1'b0)) | ((ap_predicate_op152_read_state1 == 1'b1) & (rx_drop2exhFsm_MetaFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_m_axis_mem_write_cmd_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state3_io) | ((ap_predicate_op310_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op308_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op306_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op304_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op302_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op300_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state2_io) | ((ap_predicate_op299_write_state2 == 1'b1) & (rx_readReqAddr_pop_req_full_n == 1'b0)) | ((ap_predicate_op297_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op293_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)) | ((ap_predicate_op292_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op289_write_state2 == 1'b1) & (rx_exhEventMetaFifo_full_n == 1'b0)) | ((ap_predicate_op286_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op267_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op256_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op239_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)) | ((ap_predicate_op238_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op235_write_state2 == 1'b1) & (rx_exhEventMetaFifo_full_n == 1'b0)) | ((ap_predicate_op232_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op226_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op216_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op212_write_state2 == 1'b1) & (rx_readRequestFifo_full_n == 1'b0)) | ((ap_predicate_op201_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op198_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op194_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op188_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op183_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)) | ((ap_predicate_op181_write_state2 == 1'b1) & (rx_readReqTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op178_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op177_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op170_write_state2 == 1'b1)) | ((ap_predicate_op166_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((rx_fsm2exh_MetaFifo_empty_n == 1'b0) & (ap_predicate_op145_read_state1 == 1'b1)) | ((ap_predicate_op91_read_state1 == 1'b1) & (rx_readReqAddr_pop_rsp_empty_n == 1'b0)) | ((ap_predicate_op89_read_state1 == 1'b1) & (exh_lengthFifo_empty_n == 1'b0)) | ((ap_predicate_op82_read_state1 == 1'b1) & (msnTable2rxExh_rsp_empty_n == 1'b0)) | ((ap_predicate_op77_read_state1 == 1'b1) & (exh_lengthFifo_empty_n == 1'b0)) | ((ap_predicate_op70_read_state1 == 1'b1) & (msnTable2rxExh_rsp_empty_n == 1'b0)) | ((ap_predicate_op152_read_state1 == 1'b1) & (rx_drop2exhFsm_MetaFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((ap_enable_reg_pp0_iter2 == 1'b1) & ((regslice_both_m_axis_mem_write_cmd_U_apdone_blk == 1'b1) | (1'b1 == ap_block_state3_io) | ((ap_predicate_op310_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op308_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op306_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op304_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op302_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op300_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)))) | ((ap_enable_reg_pp0_iter1 == 1'b1) & ((1'b1 == ap_block_state2_io) | ((ap_predicate_op299_write_state2 == 1'b1) & (rx_readReqAddr_pop_req_full_n == 1'b0)) | ((ap_predicate_op297_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op293_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)) | ((ap_predicate_op292_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op289_write_state2 == 1'b1) & (rx_exhEventMetaFifo_full_n == 1'b0)) | ((ap_predicate_op286_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op267_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op256_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op239_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)) | ((ap_predicate_op238_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op235_write_state2 == 1'b1) & (rx_exhEventMetaFifo_full_n == 1'b0)) | ((ap_predicate_op232_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op226_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op216_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op212_write_state2 == 1'b1) & (rx_readRequestFifo_full_n == 1'b0)) | ((ap_predicate_op201_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op198_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op194_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op188_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op183_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)) | ((ap_predicate_op181_write_state2 == 1'b1) & (rx_readReqTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op178_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op177_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op170_write_state2 == 1'b1)) | ((ap_predicate_op166_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)))) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((rx_fsm2exh_MetaFifo_empty_n == 1'b0) & (ap_predicate_op145_read_state1 == 1'b1)) | ((ap_predicate_op91_read_state1 == 1'b1) & (rx_readReqAddr_pop_rsp_empty_n == 1'b0)) | ((ap_predicate_op89_read_state1 == 1'b1) & (exh_lengthFifo_empty_n == 1'b0)) | ((ap_predicate_op82_read_state1 == 1'b1) & (msnTable2rxExh_rsp_empty_n == 1'b0)) | ((ap_predicate_op77_read_state1 == 1'b1) & (exh_lengthFifo_empty_n == 1'b0)) | ((ap_predicate_op70_read_state1 == 1'b1) & (msnTable2rxExh_rsp_empty_n == 1'b0)) | ((ap_predicate_op152_read_state1 == 1'b1) & (rx_drop2exhFsm_MetaFifo_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((rx_fsm2exh_MetaFifo_empty_n == 1'b0) & (ap_predicate_op145_read_state1 == 1'b1)) | ((ap_predicate_op91_read_state1 == 1'b1) & (rx_readReqAddr_pop_rsp_empty_n == 1'b0)) | ((ap_predicate_op89_read_state1 == 1'b1) & (exh_lengthFifo_empty_n == 1'b0)) | ((ap_predicate_op82_read_state1 == 1'b1) & (msnTable2rxExh_rsp_empty_n == 1'b0)) | ((ap_predicate_op77_read_state1 == 1'b1) & (exh_lengthFifo_empty_n == 1'b0)) | ((ap_predicate_op70_read_state1 == 1'b1) & (msnTable2rxExh_rsp_empty_n == 1'b0)) | ((ap_predicate_op152_read_state1 == 1'b1) & (rx_drop2exhFsm_MetaFifo_empty_n == 1'b0)));
end

always @ (*) begin
    ap_block_state2_io = (((ap_predicate_op267_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op256_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op226_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op198_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op188_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op170_write_state2 == 1'b1)));
end

always @ (*) begin
    ap_block_state2_pp0_stage0_iter1 = (((ap_predicate_op299_write_state2 == 1'b1) & (rx_readReqAddr_pop_req_full_n == 1'b0)) | ((ap_predicate_op297_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op293_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)) | ((ap_predicate_op292_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op289_write_state2 == 1'b1) & (rx_exhEventMetaFifo_full_n == 1'b0)) | ((ap_predicate_op286_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op267_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op256_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op239_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)) | ((ap_predicate_op238_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op235_write_state2 == 1'b1) & (rx_exhEventMetaFifo_full_n == 1'b0)) | ((ap_predicate_op232_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op226_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op216_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op212_write_state2 == 1'b1) & (rx_readRequestFifo_full_n == 1'b0)) | ((ap_predicate_op201_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op198_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op194_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op188_write_state2 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op183_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)) | ((ap_predicate_op181_write_state2 == 1'b1) & (rx_readReqTable_upd_req_full_n == 1'b0)) | ((ap_predicate_op178_write_state2 == 1'b1) & (rx_pkgSplitTypeFifo_full_n == 1'b0)) | ((ap_predicate_op177_write_state2 == 1'b1) & (rxExh2msnTable_upd_req_full_n == 1'b0)) | ((m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0) & (ap_predicate_op170_write_state2 == 1'b1)) | ((ap_predicate_op166_write_state2 == 1'b1) & (rx_pkgShiftTypeFifo_full_n == 1'b0)));
end

always @ (*) begin
    ap_block_state3_io = (((ap_predicate_op310_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op308_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op306_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op304_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op302_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op300_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_block_state3_pp0_stage0_iter2 = ((regslice_both_m_axis_mem_write_cmd_U_apdone_blk == 1'b1) | ((ap_predicate_op310_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op308_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op306_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op304_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op302_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)) | ((ap_predicate_op300_write_state3 == 1'b1) & (m_axis_mem_write_cmd_TREADY_int_regslice == 1'b0)));
end

always @ (*) begin
    ap_condition_109 = (~(pe_fsmState == 2'd1) & ~(pe_fsmState == 2'd2) & (tmp_32_i_nbreadreq_fu_328_p3 == 1'd1) & (tmp_i_nbreadreq_fu_320_p3 == 1'd1));
end

always @ (*) begin
    ap_condition_1566 = ((1'b0 == ap_block_pp0_stage0_11001) & (tmp_42_i_nbreadreq_fu_286_p3 == 1'd1) & (tmp_i_162_nbreadreq_fu_278_p3 == 1'd1) & (pe_fsmState == 2'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

always @ (*) begin
    ap_condition_811 = ((1'b0 == ap_block_pp0_stage0_01001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign ap_phi_reg_pp0_iter0_consumeReadAddr_new_0_i_reg_408 = 'bx;

always @ (*) begin
    ap_predicate_op145_read_state1 = (~(pe_fsmState == 2'd1) & ~(pe_fsmState == 2'd2) & (tmp_32_i_nbreadreq_fu_328_p3 == 1'd1) & (tmp_i_nbreadreq_fu_320_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op152_read_state1 = (~(pe_fsmState == 2'd1) & ~(pe_fsmState == 2'd2) & (tmp_32_i_nbreadreq_fu_328_p3 == 1'd1) & (tmp_i_nbreadreq_fu_320_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op166_write_state2 = ((meta_op_code_1_load_reg_1504 == 32'd14) & (pe_fsmState_load_reg_1500 == 2'd2));
end

always @ (*) begin
    ap_predicate_op170_write_state2 = ((meta_op_code_1_load_reg_1504 == 32'd14) & (pe_fsmState_load_reg_1500 == 2'd2));
end

always @ (*) begin
    ap_predicate_op177_write_state2 = ((meta_op_code_1_load_reg_1504 == 32'd14) & (pe_fsmState_load_reg_1500 == 2'd2));
end

always @ (*) begin
    ap_predicate_op178_write_state2 = ((meta_op_code_1_load_reg_1504 == 32'd14) & (pe_fsmState_load_reg_1500 == 2'd2));
end

always @ (*) begin
    ap_predicate_op181_write_state2 = ((((icmp_ln1019_reg_1589 == 1'd0) & (meta_op_code_1_load_reg_1504 == 32'd13) & (pe_fsmState_load_reg_1500 == 2'd2)) | ((icmp_ln1019_reg_1589 == 1'd0) & (meta_op_code_1_load_reg_1504 == 32'd15) & (pe_fsmState_load_reg_1500 == 2'd2))) | ((icmp_ln1019_reg_1589 == 1'd0) & (meta_op_code_1_load_reg_1504 == 32'd16) & (pe_fsmState_load_reg_1500 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op183_write_state2 = ((((meta_op_code_1_load_reg_1504 == 32'd13) & (pe_fsmState_load_reg_1500 == 2'd2)) | ((meta_op_code_1_load_reg_1504 == 32'd15) & (pe_fsmState_load_reg_1500 == 2'd2))) | ((meta_op_code_1_load_reg_1504 == 32'd16) & (pe_fsmState_load_reg_1500 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op188_write_state2 = ((((icmp_ln743_reg_1600 == 1'd0) & (meta_op_code_1_load_reg_1504 == 32'd13) & (pe_fsmState_load_reg_1500 == 2'd2)) | ((icmp_ln743_reg_1600 == 1'd0) & (meta_op_code_1_load_reg_1504 == 32'd15) & (pe_fsmState_load_reg_1500 == 2'd2))) | ((icmp_ln743_reg_1600 == 1'd0) & (meta_op_code_1_load_reg_1504 == 32'd16) & (pe_fsmState_load_reg_1500 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op194_write_state2 = ((((icmp_ln743_reg_1600 == 1'd0) & (meta_op_code_1_load_reg_1504 == 32'd13) & (pe_fsmState_load_reg_1500 == 2'd2)) | ((icmp_ln743_reg_1600 == 1'd0) & (meta_op_code_1_load_reg_1504 == 32'd15) & (pe_fsmState_load_reg_1500 == 2'd2))) | ((icmp_ln743_reg_1600 == 1'd0) & (meta_op_code_1_load_reg_1504 == 32'd16) & (pe_fsmState_load_reg_1500 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op198_write_state2 = ((((icmp_ln743_reg_1600 == 1'd1) & (meta_op_code_1_load_reg_1504 == 32'd13) & (pe_fsmState_load_reg_1500 == 2'd2)) | ((icmp_ln743_reg_1600 == 1'd1) & (meta_op_code_1_load_reg_1504 == 32'd15) & (pe_fsmState_load_reg_1500 == 2'd2))) | ((icmp_ln743_reg_1600 == 1'd1) & (meta_op_code_1_load_reg_1504 == 32'd16) & (pe_fsmState_load_reg_1500 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op201_write_state2 = ((((meta_op_code_1_load_reg_1504 == 32'd13) & (pe_fsmState_load_reg_1500 == 2'd2)) | ((meta_op_code_1_load_reg_1504 == 32'd15) & (pe_fsmState_load_reg_1500 == 2'd2))) | ((meta_op_code_1_load_reg_1504 == 32'd16) & (pe_fsmState_load_reg_1500 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op212_write_state2 = (((icmp_ln1023_1_reg_1604 == 1'd0) & (meta_op_code_1_load_reg_1504 == 32'd12) & (pe_fsmState_load_reg_1500 == 2'd2)) | ((icmp_ln1023_1_reg_1604 == 1'd0) & (meta_op_code_1_load_reg_1504 == 32'd29) & (pe_fsmState_load_reg_1500 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op216_write_state2 = (((icmp_ln1023_1_reg_1604 == 1'd0) & (meta_op_code_1_load_reg_1504 == 32'd12) & (pe_fsmState_load_reg_1500 == 2'd2)) | ((icmp_ln1023_1_reg_1604 == 1'd0) & (meta_op_code_1_load_reg_1504 == 32'd29) & (pe_fsmState_load_reg_1500 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op226_write_state2 = (((((icmp_ln666_reg_1613 == 1'd1) & (meta_op_code_1_load_reg_1504 == 32'd26) & (pe_fsmState_load_reg_1500 == 2'd2)) | ((icmp_ln666_reg_1613 == 1'd1) & (meta_op_code_1_load_reg_1504 == 32'd27) & (pe_fsmState_load_reg_1500 == 2'd2))) | ((icmp_ln666_reg_1613 == 1'd1) & (meta_op_code_1_load_reg_1504 == 32'd8) & (pe_fsmState_load_reg_1500 == 2'd2))) | ((icmp_ln666_reg_1613 == 1'd1) & (meta_op_code_1_load_reg_1504 == 32'd7) & (pe_fsmState_load_reg_1500 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op232_write_state2 = (((((meta_op_code_1_load_reg_1504 == 32'd26) & (pe_fsmState_load_reg_1500 == 2'd2)) | ((meta_op_code_1_load_reg_1504 == 32'd27) & (pe_fsmState_load_reg_1500 == 2'd2))) | ((meta_op_code_1_load_reg_1504 == 32'd8) & (pe_fsmState_load_reg_1500 == 2'd2))) | ((meta_op_code_1_load_reg_1504 == 32'd7) & (pe_fsmState_load_reg_1500 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op235_write_state2 = (((((meta_op_code_1_load_reg_1504 == 32'd26) & (pe_fsmState_load_reg_1500 == 2'd2)) | ((meta_op_code_1_load_reg_1504 == 32'd27) & (pe_fsmState_load_reg_1500 == 2'd2))) | ((meta_op_code_1_load_reg_1504 == 32'd8) & (pe_fsmState_load_reg_1500 == 2'd2))) | ((meta_op_code_1_load_reg_1504 == 32'd7) & (pe_fsmState_load_reg_1500 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op238_write_state2 = (((((meta_op_code_1_load_reg_1504 == 32'd26) & (pe_fsmState_load_reg_1500 == 2'd2)) | ((meta_op_code_1_load_reg_1504 == 32'd27) & (pe_fsmState_load_reg_1500 == 2'd2))) | ((meta_op_code_1_load_reg_1504 == 32'd8) & (pe_fsmState_load_reg_1500 == 2'd2))) | ((meta_op_code_1_load_reg_1504 == 32'd7) & (pe_fsmState_load_reg_1500 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op239_write_state2 = (((((meta_op_code_1_load_reg_1504 == 32'd26) & (pe_fsmState_load_reg_1500 == 2'd2)) | ((meta_op_code_1_load_reg_1504 == 32'd27) & (pe_fsmState_load_reg_1500 == 2'd2))) | ((meta_op_code_1_load_reg_1504 == 32'd8) & (pe_fsmState_load_reg_1500 == 2'd2))) | ((meta_op_code_1_load_reg_1504 == 32'd7) & (pe_fsmState_load_reg_1500 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op256_write_state2 = (((icmp_ln1023_reg_1622 == 1'd0) & (meta_op_code_1_load_reg_1504 == 32'd24) & (pe_fsmState_load_reg_1500 == 2'd2)) | ((icmp_ln1023_reg_1622 == 1'd0) & (meta_op_code_1_load_reg_1504 == 32'd25) & (pe_fsmState_load_reg_1500 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op267_write_state2 = (((icmp_ln1023_reg_1622 == 1'd0) & (meta_op_code_1_load_reg_1504 == 32'd10) & (pe_fsmState_load_reg_1500 == 2'd2)) | ((icmp_ln1023_reg_1622 == 1'd0) & (meta_op_code_1_load_reg_1504 == 32'd6) & (pe_fsmState_load_reg_1500 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op286_write_state2 = (((((icmp_ln1023_reg_1622 == 1'd0) & (meta_op_code_1_load_reg_1504 == 32'd24) & (pe_fsmState_load_reg_1500 == 2'd2)) | ((icmp_ln1023_reg_1622 == 1'd0) & (meta_op_code_1_load_reg_1504 == 32'd25) & (pe_fsmState_load_reg_1500 == 2'd2))) | ((icmp_ln1023_reg_1622 == 1'd0) & (meta_op_code_1_load_reg_1504 == 32'd6) & (pe_fsmState_load_reg_1500 == 2'd2))) | ((icmp_ln1023_reg_1622 == 1'd0) & (meta_op_code_1_load_reg_1504 == 32'd10) & (pe_fsmState_load_reg_1500 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op289_write_state2 = (((((icmp_ln1023_reg_1622 == 1'd0) & (meta_op_code_1_load_reg_1504 == 32'd24) & (pe_fsmState_load_reg_1500 == 2'd2)) | ((icmp_ln1023_reg_1622 == 1'd0) & (meta_op_code_1_load_reg_1504 == 32'd25) & (pe_fsmState_load_reg_1500 == 2'd2))) | ((icmp_ln1023_reg_1622 == 1'd0) & (meta_op_code_1_load_reg_1504 == 32'd6) & (pe_fsmState_load_reg_1500 == 2'd2))) | ((icmp_ln1023_reg_1622 == 1'd0) & (meta_op_code_1_load_reg_1504 == 32'd10) & (pe_fsmState_load_reg_1500 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op292_write_state2 = (((((icmp_ln1023_reg_1622 == 1'd0) & (meta_op_code_1_load_reg_1504 == 32'd24) & (pe_fsmState_load_reg_1500 == 2'd2)) | ((icmp_ln1023_reg_1622 == 1'd0) & (meta_op_code_1_load_reg_1504 == 32'd25) & (pe_fsmState_load_reg_1500 == 2'd2))) | ((icmp_ln1023_reg_1622 == 1'd0) & (meta_op_code_1_load_reg_1504 == 32'd6) & (pe_fsmState_load_reg_1500 == 2'd2))) | ((icmp_ln1023_reg_1622 == 1'd0) & (meta_op_code_1_load_reg_1504 == 32'd10) & (pe_fsmState_load_reg_1500 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op293_write_state2 = (((((icmp_ln1023_reg_1622 == 1'd0) & (meta_op_code_1_load_reg_1504 == 32'd24) & (pe_fsmState_load_reg_1500 == 2'd2)) | ((icmp_ln1023_reg_1622 == 1'd0) & (meta_op_code_1_load_reg_1504 == 32'd25) & (pe_fsmState_load_reg_1500 == 2'd2))) | ((icmp_ln1023_reg_1622 == 1'd0) & (meta_op_code_1_load_reg_1504 == 32'd6) & (pe_fsmState_load_reg_1500 == 2'd2))) | ((icmp_ln1023_reg_1622 == 1'd0) & (meta_op_code_1_load_reg_1504 == 32'd10) & (pe_fsmState_load_reg_1500 == 2'd2)));
end

always @ (*) begin
    ap_predicate_op297_write_state2 = (~(pe_fsmState_load_reg_1500 == 2'd1) & ~(pe_fsmState_load_reg_1500 == 2'd2) & (tmp_32_i_reg_1635 == 1'd1) & (tmp_i_reg_1631 == 1'd1));
end

always @ (*) begin
    ap_predicate_op299_write_state2 = (~(pe_fsmState_load_reg_1500 == 2'd1) & ~(pe_fsmState_load_reg_1500 == 2'd2) & (empty_161_reg_1645 == 1'd1) & (tmp_32_i_reg_1635 == 1'd1) & (tmp_i_reg_1631 == 1'd1));
end

always @ (*) begin
    ap_predicate_op300_write_state3 = ((meta_op_code_1_load_reg_1504_pp0_iter1_reg == 32'd14) & (pe_fsmState_load_reg_1500_pp0_iter1_reg == 2'd2));
end

always @ (*) begin
    ap_predicate_op302_write_state3 = ((((icmp_ln743_reg_1600_pp0_iter1_reg == 1'd0) & (meta_op_code_1_load_reg_1504_pp0_iter1_reg == 32'd13) & (pe_fsmState_load_reg_1500_pp0_iter1_reg == 2'd2)) | ((icmp_ln743_reg_1600_pp0_iter1_reg == 1'd0) & (meta_op_code_1_load_reg_1504_pp0_iter1_reg == 32'd15) & (pe_fsmState_load_reg_1500_pp0_iter1_reg == 2'd2))) | ((icmp_ln743_reg_1600_pp0_iter1_reg == 1'd0) & (meta_op_code_1_load_reg_1504_pp0_iter1_reg == 32'd16) & (pe_fsmState_load_reg_1500_pp0_iter1_reg == 2'd2)));
end

always @ (*) begin
    ap_predicate_op304_write_state3 = ((((icmp_ln743_reg_1600_pp0_iter1_reg == 1'd1) & (meta_op_code_1_load_reg_1504_pp0_iter1_reg == 32'd13) & (pe_fsmState_load_reg_1500_pp0_iter1_reg == 2'd2)) | ((icmp_ln743_reg_1600_pp0_iter1_reg == 1'd1) & (meta_op_code_1_load_reg_1504_pp0_iter1_reg == 32'd15) & (pe_fsmState_load_reg_1500_pp0_iter1_reg == 2'd2))) | ((icmp_ln743_reg_1600_pp0_iter1_reg == 1'd1) & (meta_op_code_1_load_reg_1504_pp0_iter1_reg == 32'd16) & (pe_fsmState_load_reg_1500_pp0_iter1_reg == 2'd2)));
end

always @ (*) begin
    ap_predicate_op306_write_state3 = (((((icmp_ln666_reg_1613_pp0_iter1_reg == 1'd1) & (meta_op_code_1_load_reg_1504_pp0_iter1_reg == 32'd26) & (pe_fsmState_load_reg_1500_pp0_iter1_reg == 2'd2)) | ((icmp_ln666_reg_1613_pp0_iter1_reg == 1'd1) & (meta_op_code_1_load_reg_1504_pp0_iter1_reg == 32'd27) & (pe_fsmState_load_reg_1500_pp0_iter1_reg == 2'd2))) | ((icmp_ln666_reg_1613_pp0_iter1_reg == 1'd1) & (meta_op_code_1_load_reg_1504_pp0_iter1_reg == 32'd8) & (pe_fsmState_load_reg_1500_pp0_iter1_reg == 2'd2))) | ((icmp_ln666_reg_1613_pp0_iter1_reg == 1'd1) & (meta_op_code_1_load_reg_1504_pp0_iter1_reg == 32'd7) & (pe_fsmState_load_reg_1500_pp0_iter1_reg == 2'd2)));
end

always @ (*) begin
    ap_predicate_op308_write_state3 = (((icmp_ln1023_reg_1622_pp0_iter1_reg == 1'd0) & (meta_op_code_1_load_reg_1504_pp0_iter1_reg == 32'd24) & (pe_fsmState_load_reg_1500_pp0_iter1_reg == 2'd2)) | ((icmp_ln1023_reg_1622_pp0_iter1_reg == 1'd0) & (meta_op_code_1_load_reg_1504_pp0_iter1_reg == 32'd25) & (pe_fsmState_load_reg_1500_pp0_iter1_reg == 2'd2)));
end

always @ (*) begin
    ap_predicate_op310_write_state3 = (((icmp_ln1023_reg_1622_pp0_iter1_reg == 1'd0) & (meta_op_code_1_load_reg_1504_pp0_iter1_reg == 32'd10) & (pe_fsmState_load_reg_1500_pp0_iter1_reg == 2'd2)) | ((icmp_ln1023_reg_1622_pp0_iter1_reg == 1'd0) & (meta_op_code_1_load_reg_1504_pp0_iter1_reg == 32'd6) & (pe_fsmState_load_reg_1500_pp0_iter1_reg == 2'd2)));
end

always @ (*) begin
    ap_predicate_op70_read_state1 = ((consumeReadAddr == 1'd0) & (tmp_42_i_nbreadreq_fu_286_p3 == 1'd1) & (tmp_i_162_nbreadreq_fu_278_p3 == 1'd1) & (pe_fsmState == 2'd1));
end

always @ (*) begin
    ap_predicate_op77_read_state1 = ((consumeReadAddr == 1'd0) & (tmp_42_i_nbreadreq_fu_286_p3 == 1'd1) & (tmp_i_162_nbreadreq_fu_278_p3 == 1'd1) & (pe_fsmState == 2'd1));
end

always @ (*) begin
    ap_predicate_op82_read_state1 = ((tmp_66_i_nbreadreq_fu_306_p3 == 1'd1) & (consumeReadAddr == 1'd1) & (tmp_42_i_nbreadreq_fu_286_p3 == 1'd1) & (tmp_i_162_nbreadreq_fu_278_p3 == 1'd1) & (pe_fsmState == 2'd1));
end

always @ (*) begin
    ap_predicate_op89_read_state1 = ((tmp_66_i_nbreadreq_fu_306_p3 == 1'd1) & (consumeReadAddr == 1'd1) & (tmp_42_i_nbreadreq_fu_286_p3 == 1'd1) & (tmp_i_162_nbreadreq_fu_278_p3 == 1'd1) & (pe_fsmState == 2'd1));
end

always @ (*) begin
    ap_predicate_op91_read_state1 = ((tmp_66_i_nbreadreq_fu_306_p3 == 1'd1) & (consumeReadAddr == 1'd1) & (tmp_42_i_nbreadreq_fu_286_p3 == 1'd1) & (tmp_i_162_nbreadreq_fu_278_p3 == 1'd1) & (pe_fsmState == 2'd1));
end

assign empty_160_fu_901_p2 = ((trunc_ln567_fu_827_p1 == 32'd13) ? 1'b1 : 1'b0);

assign empty_161_fu_907_p2 = (empty_fu_895_p2 | empty_160_fu_901_p2);

assign empty_fu_895_p2 = ((trunc_ln567_fu_827_p1 == 32'd16) ? 1'b1 : 1'b0);

assign grp_fu_439_p4 = {{exHeader_header_V[127:120]}};

assign grp_fu_448_p4 = {{exHeader_header_V[119:112]}};

assign grp_fu_457_p4 = {{exHeader_header_V[111:104]}};

assign grp_fu_466_p4 = {{exHeader_header_V[103:96]}};

assign grp_fu_475_p2 = (dmaMeta_msn_V_load_reg_1559 + 24'd1);

assign grp_fu_480_p4 = {{exHeader_header_V_load_reg_1535[63:56]}};

assign grp_fu_489_p4 = {{exHeader_header_V_load_reg_1535[55:48]}};

assign grp_fu_498_p4 = {{exHeader_header_V_load_reg_1535[47:40]}};

assign grp_fu_507_p4 = {{exHeader_header_V_load_reg_1535[39:32]}};

assign grp_fu_516_p4 = {{exHeader_header_V_load_reg_1535[31:24]}};

assign grp_fu_525_p4 = {{exHeader_header_V_load_reg_1535[23:16]}};

assign grp_fu_534_p4 = {{exHeader_header_V_load_reg_1535[15:8]}};

assign icmp_ln1019_fu_703_p2 = ((tmp_41_i_fu_693_p4 == 2'd3) ? 1'b1 : 1'b0);

assign icmp_ln1023_1_fu_743_p2 = ((p_Result_8_fu_731_p5 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln1023_fu_805_p2 = ((p_Result_s_fu_793_p5 == 32'd0) ? 1'b1 : 1'b0);

assign icmp_ln619_1_fu_1209_p2 = ((meta_op_code_1_load_reg_1504 != 32'd6) ? 1'b1 : 1'b0);

assign icmp_ln619_fu_1204_p2 = ((meta_op_code_1_load_reg_1504 != 32'd10) ? 1'b1 : 1'b0);

assign icmp_ln661_1_fu_1113_p2 = ((meta_op_code_1_load_reg_1504 != 32'd8) ? 1'b1 : 1'b0);

assign icmp_ln661_fu_1108_p2 = ((meta_op_code_1_load_reg_1504 != 32'd7) ? 1'b1 : 1'b0);

assign icmp_ln666_fu_781_p2 = ((tmp_fu_771_p4 == 4'd0) ? 1'b1 : 1'b0);

assign icmp_ln700_fu_1056_p2 = ((meta_op_code_1_load_reg_1504 == 32'd29) ? 1'b1 : 1'b0);

assign icmp_ln743_fu_719_p2 = ((meta_op_code_1 == 32'd15) ? 1'b1 : 1'b0);

assign m_axis_mem_write_cmd_TVALID = regslice_both_m_axis_mem_write_cmd_U_vld_out;

assign meta_op_code_1_load_load_fu_563_p1 = meta_op_code_1;

assign or_ln1_i_fu_1180_p3 = {{1'd0}, {meta_dest_qp_V_load_reg_1516}};

assign or_ln2_i_fu_1456_p3 = {{1'd0}, {meta_dest_qp_V_load_reg_1516}};

assign or_ln632_1_i_fu_1271_p12 = {{{{{{{{{{{route_fu_1214_p2}, {32'd0}}, {sext_ln557_1_fu_1220_p1}}, {trunc_ln628_fu_1268_p1}}, {grp_fu_534_p4}}, {grp_fu_525_p4}}, {grp_fu_516_p4}}, {grp_fu_507_p4}}, {grp_fu_498_p4}}, {grp_fu_489_p4}}, {grp_fu_480_p4}};

assign or_ln636_1_i_fu_1231_p15 = {{{{{{{{{{{{{{route_fu_1214_p2}, {32'd0}}, {reg_555}}, {reg_551}}, {reg_547}}, {reg_543}}, {trunc_ln628_1_fu_1228_p1}}, {grp_fu_534_p4}}, {grp_fu_525_p4}}, {grp_fu_516_p4}}, {grp_fu_507_p4}}, {grp_fu_498_p4}}, {grp_fu_489_p4}}, {grp_fu_480_p4}};

assign or_ln640_1_fu_1401_p8 = {{{{{{{{{{{{1'd0}, {remainingLength_V_1_fu_1223_p2}}}, {add_ln186_9_fu_1395_p2}}}, {8'd0}}}, {grp_fu_475_p2}}}, {16'd0}}}, {trunc_ln186_6_fu_1302_p1}};

assign or_ln640_fu_1419_p2 = (or_ln640_1_fu_1401_p8 | 161'd1461501637330902918203684832716283019655932542976);

assign or_ln668_1_i_fu_1137_p5 = {{{{route_2_fu_1118_p2}, {32'd0}}, {sext_ln557_fu_1124_p1}}, {addr_V_reg_1565}};

assign or_ln_i_fu_1480_p3 = {{1'd0}, {trunc_ln186_3_i_reg_1639}};

assign p_10_fu_1445_p4 = {{{tmp_104_i_fu_1435_p4}, {tmp_103_i_fu_1425_p4}}, {trunc_ln186_6_fu_1302_p1}};

assign p_5_fu_1165_p6 = {{{{{{{{1'd1}, {remainingLength_V_fu_1131_p2}}}, {add_ln186_4_fu_1160_p2}}}, {grp_fu_475_p2}}}, {trunc_ln186_2_fu_1153_p1}};

assign p_6_fu_1097_p4 = {{{{97'd79228162514264337593543950336}, {grp_fu_475_p2}}}, {trunc_ln186_3_fu_1094_p1}};

assign p_9_fu_1017_p5 = {{{{{{33'd4294967296}, {add_ln186_7_fu_1011_p2}}}, {dmaMeta_msn_V_load_reg_1559}}}, {trunc_ln186_5_fu_1001_p1}};

assign p_Result_7_fu_1371_p9 = {{{{{{{{trunc_ln628_2_fu_1368_p1}, {tmp_100_i_fu_1359_p4}}, {tmp_99_i_fu_1350_p4}}, {tmp_98_i_fu_1341_p4}}, {tmp_97_i_fu_1332_p4}}, {tmp_71_i_fu_1323_p4}}, {tmp_70_i_fu_1314_p4}}, {tmp_69_i_fu_1305_p4}};

assign p_Result_8_fu_731_p5 = {{{{grp_fu_466_p4}, {grp_fu_457_p4}}, {grp_fu_448_p4}}, {grp_fu_439_p4}};

assign p_Result_s_fu_793_p5 = {{{{grp_fu_466_p4}, {grp_fu_457_p4}}, {grp_fu_448_p4}}, {grp_fu_439_p4}};

assign p_s_fu_955_p5 = {{{{{{33'd4294967296}, {add_ln186_1_fu_950_p2}}}, {grp_fu_475_p2}}}, {trunc_ln186_fu_940_p1}};

assign payLoadLength_V_2_fu_681_p2 = ($signed(zext_ln186_1_fu_677_p1) + $signed(17'd131048));

assign payLoadLength_V_4_fu_815_p2 = ($signed(zext_ln186_3_fu_811_p1) + $signed(17'd131032));

assign payLoadLength_V_5_fu_759_p2 = ($signed(zext_ln186_fu_755_p1) + $signed(17'd131048));

assign payLoadLength_V_fu_713_p2 = ($signed(zext_ln186_5_fu_709_p1) + $signed(17'd131044));

assign remainingLength_V_1_fu_1223_p2 = ($signed(p_Result_s_reg_1617) - $signed(sext_ln557_1_fu_1220_p1));

assign remainingLength_V_fu_1131_p2 = ($signed(dmaMeta_dma_length_V) - $signed(sext_ln557_fu_1124_p1));

assign route_2_fu_1118_p2 = (icmp_ln661_fu_1108_p2 & icmp_ln661_1_fu_1113_p2);

assign route_fu_1214_p2 = (icmp_ln619_fu_1204_p2 & icmp_ln619_1_fu_1209_p2);

assign rx_readReqAddr_pop_req_din = {{trunc_ln186_3_i_reg_1639}, {32'd0}};

assign rx_readReqTable_upd_req_din = {{{{1'd1}, {meta_psn_V_load_reg_1529}}}, {trunc_ln186_4_fu_968_p1}};

assign rx_readRequestFifo_din = tmp_s_fu_1061_p14;

assign sext_ln186_1_fu_1004_p1 = payLoadLength_V_reg_1593;

assign sext_ln186_fu_943_p1 = payLoadLength_V_2_reg_1583;

assign sext_ln557_1_fu_1220_p1 = $signed(payLoadLength_V_4_reg_1626);

assign sext_ln557_fu_1124_p1 = $signed(payLoadLength_V_5_reg_1608);

assign sext_ln745_fu_992_p1 = $signed(tmp_93_i_fu_985_p3);

assign sext_ln751_fu_1035_p1 = $signed(tmp_92_i_fu_1029_p3);

assign sext_ln761_fu_931_p1 = $signed(tmp_72_i_fu_925_p3);

assign tmp_100_i_fu_1359_p4 = {{exHeader_header_V_load_reg_1535[15:8]}};

assign tmp_103_i_fu_1425_p4 = {{or_ln640_fu_1419_p2[55:32]}};

assign tmp_104_i_fu_1435_p4 = {{or_ln640_fu_1419_p2[160:64]}};

assign tmp_105_i_fu_1468_p3 = {{route_fu_1214_p2}, {meta_op_code_1_load_reg_1504}};

assign tmp_106_i_fu_1044_p3 = {{1'd0}, {meta_op_code_1_load_reg_1504}};

assign tmp_32_i_nbreadreq_fu_328_p3 = rx_drop2exhFsm_MetaFifo_empty_n;

assign tmp_41_i_fu_693_p4 = {{exHeader_header_V[6:5]}};

assign tmp_42_i_nbreadreq_fu_286_p3 = exh_lengthFifo_empty_n;

assign tmp_43_i_fu_1192_p3 = {{route_2_fu_1118_p2}, {meta_op_code_1_load_reg_1504}};

assign tmp_66_i_nbreadreq_fu_306_p3 = rx_readReqAddr_pop_rsp_empty_n;

assign tmp_69_i_fu_1305_p4 = {{exHeader_header_V_load_reg_1535[63:56]}};

assign tmp_70_i_fu_1314_p4 = {{exHeader_header_V_load_reg_1535[55:48]}};

assign tmp_71_i_fu_1323_p4 = {{exHeader_header_V_load_reg_1535[47:40]}};

assign tmp_72_i_fu_925_p3 = {{payLoadLength_V_2_reg_1583}, {addr_V_reg_1565}};

assign tmp_92_i_fu_1029_p3 = {{payLoadLength_V_reg_1593}, {addr_V_reg_1565}};

assign tmp_93_i_fu_985_p3 = {{payLoadLength_V_reg_1593}, {readReqAddr_V}};

assign tmp_97_i_fu_1332_p4 = {{exHeader_header_V_load_reg_1535[39:32]}};

assign tmp_98_i_fu_1341_p4 = {{exHeader_header_V_load_reg_1535[31:24]}};

assign tmp_99_i_fu_1350_p4 = {{exHeader_header_V_load_reg_1535[23:16]}};

assign tmp_fu_771_p4 = {{add_ln666_fu_765_p2[4:1]}};

assign tmp_i_162_nbreadreq_fu_278_p3 = msnTable2rxExh_rsp_empty_n;

assign tmp_i_nbreadreq_fu_320_p3 = rx_fsm2exh_MetaFifo_empty_n;

assign tmp_s_fu_1061_p14 = {{{{{{{{{{{{{icmp_ln700_fu_1056_p2}, {meta_psn_V_load_reg_1529}}, {reg_555}}, {reg_551}}, {reg_547}}, {reg_543}}, {grp_fu_525_p4}}, {grp_fu_516_p4}}, {grp_fu_507_p4}}, {grp_fu_498_p4}}, {grp_fu_489_p4}}, {grp_fu_480_p4}}, {meta_dest_qp_V_load_reg_1516}};

assign trunc_ln186_2_fu_1153_p1 = meta_dest_qp_V_load_reg_1516[15:0];

assign trunc_ln186_3_fu_1094_p1 = meta_dest_qp_V_load_reg_1516[15:0];

assign trunc_ln186_4_fu_968_p1 = meta_dest_qp_V_load_reg_1516[15:0];

assign trunc_ln186_5_fu_1001_p1 = meta_dest_qp_V_load_reg_1516[15:0];

assign trunc_ln186_6_fu_1302_p1 = meta_dest_qp_V_load_reg_1516[15:0];

assign trunc_ln186_fu_940_p1 = meta_dest_qp_V_load_reg_1516[15:0];

assign trunc_ln567_fu_827_p1 = rx_fsm2exh_MetaFifo_dout[31:0];

assign trunc_ln593_1_fu_631_p1 = msnTable2rxExh_rsp_dout[23:0];

assign trunc_ln593_fu_603_p1 = msnTable2rxExh_rsp_dout[23:0];

assign trunc_ln628_1_fu_1228_p1 = exHeader_header_V_load_reg_1535[7:0];

assign trunc_ln628_2_fu_1368_p1 = exHeader_header_V_load_reg_1535[7:0];

assign trunc_ln628_fu_1268_p1 = exHeader_header_V_load_reg_1535[7:0];

assign trunc_ln640_fu_567_p1 = meta_op_code_1[4:0];

assign zext_ln186_1_fu_677_p1 = udpLength_V;

assign zext_ln186_2_fu_946_p1 = $unsigned(sext_ln186_fu_943_p1);

assign zext_ln186_3_fu_811_p1 = udpLength_V;

assign zext_ln186_4_fu_1156_p1 = $unsigned(sext_ln557_fu_1124_p1);

assign zext_ln186_5_fu_709_p1 = udpLength_V;

assign zext_ln186_6_fu_1007_p1 = $unsigned(sext_ln186_1_fu_1004_p1);

assign zext_ln186_7_fu_1391_p1 = $unsigned(sext_ln557_1_fu_1220_p1);

assign zext_ln186_fu_755_p1 = udpLength_V;

assign zext_ln570_fu_1487_p1 = or_ln_i_fu_1480_p3;

assign zext_ln632_fu_1297_p1 = or_ln632_1_i_fu_1271_p12;

assign zext_ln636_fu_1263_p1 = or_ln636_1_i_fu_1231_p15;

assign zext_ln642_fu_1463_p1 = or_ln2_i_fu_1456_p3;

assign zext_ln644_fu_1475_p1 = tmp_105_i_fu_1468_p3;

assign zext_ln668_fu_1148_p1 = or_ln668_1_i_fu_1137_p5;

assign zext_ln677_fu_1187_p1 = or_ln1_i_fu_1180_p3;

assign zext_ln678_fu_1199_p1 = tmp_43_i_fu_1192_p3;

assign zext_ln745_fu_996_p1 = $unsigned(sext_ln745_fu_992_p1);

assign zext_ln751_fu_1039_p1 = $unsigned(sext_ln751_fu_1035_p1);

assign zext_ln753_fu_1051_p1 = tmp_106_i_fu_1044_p3;

assign zext_ln761_fu_935_p1 = $unsigned(sext_ln761_fu_931_p1);

endmodule //rocev2_top_rx_exh_fsm_64_s
