Loading db file '/home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db'
Information: Propagating switching activity (low effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort low
Design : SYS_TOP
Version: K-2015.06
Date   : Mon Sep 29 19:45:02 2025
****************************************


Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Projects/System/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)


Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top


Global Operating Voltage = 1.08 
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
SYS_TOP                                1.16e-02    0.398 1.64e+07    0.426 100.0
  async_fifo_inst (ASYNC_FIFO_DATA_WIDTH8_ADDR_WIDTH4)
                                       2.30e-03    0.116 2.15e+06    0.121  28.3
    mem_ctrl (FIFO_MEM_CNTRL_ADDR_WIDTH4_DATA_WIDTH8)
                                       1.82e-03 9.30e-02 1.53e+06 9.63e-02  22.6
    read_ctrl (FIFO_RD_ADDR_WIDTH4_DATA_WIDTH8)
                                          0.000 4.71e-05 2.29e+05 2.76e-04   0.1
    write_ctrl (FIFO_WR_DATA_WIDTH8_ADDR_WIDTH4)
                                          0.000 1.16e-02 2.33e+05 1.18e-02   2.8
    sync_wptr_to_rclk (DF_SYNC_ADDR_WIDTH4_1)
                                          0.000 4.71e-05 7.20e+04 1.19e-04   0.0
    sync_rptr_to_wclk (DF_SYNC_ADDR_WIDTH4_0)
                                          0.000 1.16e-02 8.23e+04 1.17e-02   2.7
  ALU_inst (ALU_input_width8_output_width16)
                                          0.000 2.46e-02 5.79e+06 3.04e-02   7.1
    div_35 (ALU_input_width8_output_width16_DW_div_uns_1)
                                          0.000    0.000 2.60e+06 2.60e-03   0.6
    mult_31 (ALU_input_width8_output_width16_DW02_mult_0)
                                          0.000    0.000 1.65e+06 1.65e-03   0.4
    add_25 (ALU_input_width8_output_width16_DW01_add_0)
                                          0.000    0.000 2.17e+05 2.17e-04   0.1
    sub_28 (ALU_input_width8_output_width16_DW01_sub_0)
                                          0.000    0.000 2.42e+05 2.42e-04   0.1
  register_file_inst (Register_File_Data_width8_Address_width4)
                                       3.76e-03    0.209 3.22e+06    0.216  50.6
  sys_ctrl_inst (SYS_CTRL_Data_width8_Address_width4_ALU_Operations4)
                                          0.000 1.16e-02 4.15e+05 1.20e-02   2.8
  UART_TOP_inst (UART_TOP_Data_width8) 5.01e-04 2.24e-03 2.29e+06 5.02e-03   1.2
    RX_Top_Module_inst (RX_Top_Module_Data_width_top8)
                                       3.51e-04 2.12e-03 1.85e+06 4.32e-03   1.0
      Stop_Check_INST (Stop_Check)     2.17e-07 2.20e-07 1.27e+05 1.27e-04   0.0
      Parity_Check_INST (Parity_Check_Data_width8)
                                       2.17e-07 2.20e-07 2.19e+05 2.20e-04   0.1
      Strt_Check_INST (Strt_Check)     2.17e-07 2.20e-07 1.23e+05 1.23e-04   0.0
      edge_bit_counter_INST (edge_bit_counter)
                                       1.37e-05 5.87e-04 3.56e+05 9.57e-04   0.2
      deserializer_INST (deserializer_Data_width8)
                                       2.17e-07 4.57e-04 2.71e+05 7.28e-04   0.2
      data_sampling_INST (data_sampling)
                                       2.85e-05 3.67e-04 4.43e+05 8.38e-04   0.2
      FSM_INST (FSM_RX)                2.40e-05 6.87e-04 3.06e+05 1.02e-03   0.2
    UART_TX_INST (UART_TX_Data_width_top8)
                                          0.000 9.37e-05 4.30e+05 5.24e-04   0.1
      MUXINST (MUX)                       0.000    0.000 2.34e+04 2.34e-05   0.0
      parity_calcINST (parity_calc_Data_width8)
                                          0.000 5.89e-06 1.13e+05 1.18e-04   0.0
      FSMINST (FSM)                       0.000 1.71e-05 5.81e+04 7.52e-05   0.0
      serializerINST (serializer_Data_width8)
                                          0.000 7.07e-05 2.36e+05 3.07e-04   0.1
  CLKDIV_MUX_inst (CLKDIV_MUX_WIDTH8)     0.000    0.000 4.49e+04 4.49e-05   0.0
  DATA_SYNC_inst (DATA_SYNC_NUM_STAGES2_BUS_WIDTH8)
                                          0.000 1.74e-02 1.72e+05 1.75e-02   4.1
  Pulse_Gen_inst (Pulse_Gen)              0.000 1.18e-05 2.25e+04 3.42e-05   0.0
  ClkDiv_TX_inst (ClkDiv_DivRatio_Width8_1)
                                       2.38e-04 1.63e-03 1.08e+06 2.94e-03   0.7
    r86 (ClkDiv_DivRatio_Width8_1_DW01_inc_0)
                                       8.37e-07 1.80e-06 9.48e+04 9.74e-05   0.0
  ClkDiv_RX_inst (ClkDiv_DivRatio_Width8_0)
                                       3.44e-04 1.54e-03 1.07e+06 2.96e-03   0.7
    r86 (ClkDiv_DivRatio_Width8_0_DW01_inc_0)
                                          0.000    0.000 9.47e+04 9.47e-05   0.0
  rst_sync_2_inst (RST_SYNC_NUM_STAGES2_1)
                                       8.21e-06 2.67e-04 2.35e+04 2.98e-04   0.1
  rst_sync_1_inst (RST_SYNC_NUM_STAGES2_0)
                                       2.60e-05 4.51e-03 2.53e+04 4.56e-03   1.1
  clk_gate_inst (CLK_GATE)             3.01e-03 9.29e-03 3.71e+04 1.23e-02   2.9
1
