simSeconds 0.05394919816799999
simTicks 53949224171.77
finalTick 403135942628248.5
simFreq 1000000000000.0
hostSeconds 225.80451497
hostTickRate 241075219.46857497
hostMemory 52615234.564108
simInsts 110000017.01189001
simOps 122137818.190033
hostInstRate 493700.19973999995
hostOpRate 547935.370624
system.clk_domain.clock 1000.0
system.cpu_clk_domain.clock 500.0
system.cpu_voltage_domain.voltage 1.0
system.l2.demandHits::switch_cpus.inst 420935.831074
system.l2.demandHits::switch_cpus.data 201288.492088
system.l2.demandHits::total 622224.323162
system.l2.overallHits::switch_cpus.inst 420935.831074
system.l2.overallHits::switch_cpus.data 201288.492088
system.l2.overallHits::total 622224.323162
system.l2.demandMisses::cpu.inst 3.0356680000000007
system.l2.demandMisses::cpu.data 3.588336999999999
system.l2.demandMisses::switch_cpus.inst 3377.8763100000006
system.l2.demandMisses::switch_cpus.data 54605.689906
system.l2.demandMisses::total 57983.56621600001
system.l2.overallMisses::cpu.inst 3.0356680000000007
system.l2.overallMisses::cpu.data 3.588336999999999
system.l2.overallMisses::switch_cpus.inst 3377.8763100000006
system.l2.overallMisses::switch_cpus.data 54605.689906
system.l2.overallMisses::total 57983.56621600001
system.l2.demandMissLatency::switch_cpus.inst 272231741.77400005
system.l2.demandMissLatency::switch_cpus.data 4551239255.161
system.l2.demandMissLatency::total 4823470996.935
system.l2.overallMissLatency::switch_cpus.inst 272231741.77400005
system.l2.overallMissLatency::switch_cpus.data 4551239255.161
system.l2.overallMissLatency::total 4823470996.935
system.l2.demandAccesses::cpu.inst 3.0356680000000007
system.l2.demandAccesses::cpu.data 3.588336999999999
system.l2.demandAccesses::switch_cpus.inst 424313.70738400007
system.l2.demandAccesses::switch_cpus.data 255894.181994
system.l2.demandAccesses::total 680207.8893780002
system.l2.overallAccesses::cpu.inst 3.0356680000000007
system.l2.overallAccesses::cpu.data 3.588336999999999
system.l2.overallAccesses::switch_cpus.inst 424313.70738400007
system.l2.overallAccesses::switch_cpus.data 255894.181994
system.l2.overallAccesses::total 680207.8893780002
system.l2.demandMissRate::cpu.inst 1.0
system.l2.demandMissRate::cpu.data 1.0
system.l2.demandMissRate::switch_cpus.inst 0.010506362120000001
system.l2.demandMissRate::switch_cpus.data 0.221910151415
system.l2.demandMissRate::total 0.10374711074199999
system.l2.overallMissRate::cpu.inst 1.0
system.l2.overallMissRate::cpu.data 1.0
system.l2.overallMissRate::switch_cpus.inst 0.010506362120000001
system.l2.overallMissRate::switch_cpus.data 0.221910151415
system.l2.overallMissRate::total 0.10374711074199999
system.l2.demandAvgMissLatency::switch_cpus.inst 81248.12102139009
system.l2.demandAvgMissLatency::switch_cpus.data 83133.06442091626
system.l2.demandAvgMissLatency::total 83003.46867815948
system.l2.overallAvgMissLatency::switch_cpus.inst 81248.12102139009
system.l2.overallAvgMissLatency::switch_cpus.data 83133.06442091626
system.l2.overallAvgMissLatency::total 83003.46867815948
system.l2.blockedCycles::no_mshrs 0.0
system.l2.blockedCycles::no_targets 0.0
system.l2.blockedCauses::no_mshrs 0.0
system.l2.blockedCauses::no_targets 0.0
system.l2.avgBlocked::no_mshrs 0.0
system.l2.avgBlocked::no_targets 0.0
system.l2.demandMshrMisses::switch_cpus.inst 3377.8763100000006
system.l2.demandMshrMisses::switch_cpus.data 54605.689906
system.l2.demandMshrMisses::total 57983.56621600001
system.l2.overallMshrMisses::switch_cpus.inst 3377.8763100000006
system.l2.overallMshrMisses::switch_cpus.data 54605.689906
system.l2.overallMshrMisses::total 57983.56621600001
system.l2.demandMshrMissLatency::switch_cpus.inst 238452978.67400002
system.l2.demandMshrMissLatency::switch_cpus.data 4005182354.336037
system.l2.demandMshrMissLatency::total 4243635333.010037
system.l2.overallMshrMissLatency::switch_cpus.inst 238452978.67400002
system.l2.overallMshrMissLatency::switch_cpus.data 4005182354.336037
system.l2.overallMshrMissLatency::total 4243635333.010037
system.l2.demandMshrMissRate::switch_cpus.inst 0.010506362120000001
system.l2.demandMshrMissRate::switch_cpus.data 0.221910151415
system.l2.demandMshrMissRate::total 0.10374711074199999
system.l2.overallMshrMissRate::switch_cpus.inst 0.010506362120000001
system.l2.overallMshrMissRate::switch_cpus.data 0.221910151415
system.l2.overallMshrMissRate::total 0.10374711074199999
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 71248.12102139009
system.l2.demandAvgMshrMissLatency::switch_cpus.data 73133.06440024242
system.l2.demandAvgMshrMissLatency::total 73003.46865780647
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 71248.12102139009
system.l2.overallAvgMshrMissLatency::switch_cpus.data 73133.06440024242
system.l2.overallAvgMshrMissLatency::total 73003.46865780647
system.l2.replacements 35358.48122100001
system.l2.ReadCleanReq.hits::switch_cpus.inst 420935.831074
system.l2.ReadCleanReq.hits::total 420935.831074
system.l2.ReadCleanReq.misses::cpu.inst 3.0356680000000007
system.l2.ReadCleanReq.misses::switch_cpus.inst 3377.8763100000006
system.l2.ReadCleanReq.misses::total 3377.8763100000006
system.l2.ReadCleanReq.missLatency::switch_cpus.inst 272231741.77400005
system.l2.ReadCleanReq.missLatency::total 272231741.77400005
system.l2.ReadCleanReq.accesses::cpu.inst 3.0356680000000007
system.l2.ReadCleanReq.accesses::switch_cpus.inst 424313.70738400007
system.l2.ReadCleanReq.accesses::total 424313.70738400007
system.l2.ReadCleanReq.missRate::cpu.inst 1.0
system.l2.ReadCleanReq.missRate::switch_cpus.inst 0.010506362120000001
system.l2.ReadCleanReq.missRate::total 0.010506362120000001
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 81248.12102139009
system.l2.ReadCleanReq.avgMissLatency::total 81248.12102139009
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst 3377.8763100000006
system.l2.ReadCleanReq.mshrMisses::total 3377.8763100000006
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst 238452978.67400002
system.l2.ReadCleanReq.mshrMissLatency::total 238452978.67400002
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst 0.010506362120000001
system.l2.ReadCleanReq.mshrMissRate::total 0.010506362120000001
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 71248.12102139009
system.l2.ReadCleanReq.avgMshrMissLatency::total 71248.12102139009
system.l2.ReadExReq.hits::switch_cpus.data 24390.162446000002
system.l2.ReadExReq.hits::total 24390.162446000002
system.l2.ReadExReq.misses::cpu.data 1.474644
system.l2.ReadExReq.misses::switch_cpus.data 3690.178881
system.l2.ReadExReq.misses::total 3690.178881
system.l2.ReadExReq.missLatency::switch_cpus.data 308692490.45100003
system.l2.ReadExReq.missLatency::total 308692490.45100003
system.l2.ReadExReq.accesses::cpu.data 1.474644
system.l2.ReadExReq.accesses::switch_cpus.data 28080.341326999995
system.l2.ReadExReq.accesses::total 28080.341326999995
system.l2.ReadExReq.missRate::cpu.data 0.6589170000000001
system.l2.ReadExReq.missRate::switch_cpus.data 0.12114742326200005
system.l2.ReadExReq.missRate::total 0.12114742326200005
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 85107.018187798
system.l2.ReadExReq.avgMissLatency::total 85107.018187798
system.l2.ReadExReq.mshrMisses::switch_cpus.data 3690.178881
system.l2.ReadExReq.mshrMisses::total 3690.178881
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data 271790699.876037
system.l2.ReadExReq.mshrMissLatency::total 271790699.876037
system.l2.ReadExReq.mshrMissRate::switch_cpus.data 0.12114742326200005
system.l2.ReadExReq.mshrMissRate::total 0.12114742326200005
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 75107.01804105593
system.l2.ReadExReq.avgMshrMissLatency::total 75107.01804105593
system.l2.ReadSharedReq.hits::switch_cpus.data 176898.32964200003
system.l2.ReadSharedReq.hits::total 176898.32964200003
system.l2.ReadSharedReq.misses::cpu.data 2.113693
system.l2.ReadSharedReq.misses::switch_cpus.data 50915.51102500001
system.l2.ReadSharedReq.misses::total 50915.51102500001
system.l2.ReadSharedReq.missLatency::switch_cpus.data 4242546764.71
system.l2.ReadSharedReq.missLatency::total 4242546764.71
system.l2.ReadSharedReq.accesses::cpu.data 2.113693
system.l2.ReadSharedReq.accesses::switch_cpus.data 227813.84066700004
system.l2.ReadSharedReq.accesses::total 227813.84066700004
system.l2.ReadSharedReq.missRate::cpu.data 0.8018810000000001
system.l2.ReadSharedReq.missRate::switch_cpus.data 0.23439768229400001
system.l2.ReadSharedReq.missRate::total 0.23439768229400001
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 83094.25195817057
system.l2.ReadSharedReq.avgMissLatency::total 83094.25195817057
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data 50915.51102500001
system.l2.ReadSharedReq.mshrMisses::total 50915.51102500001
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data 3733391654.46
system.l2.ReadSharedReq.mshrMissLatency::total 3733391654.46
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data 0.23439768229400001
system.l2.ReadSharedReq.mshrMissRate::total 0.23439768229400001
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 73094.25195817057
system.l2.ReadSharedReq.avgMshrMissLatency::total 73094.25195817057
system.l2.WritebackClean.hits::writebacks 424270.033359
system.l2.WritebackClean.hits::total 424270.033359
system.l2.WritebackClean.accesses::writebacks 424270.033359
system.l2.WritebackClean.accesses::total 424270.033359
system.l2.WritebackDirty.hits::writebacks 109623.266244
system.l2.WritebackDirty.hits::total 109623.266244
system.l2.WritebackDirty.accesses::writebacks 109623.266244
system.l2.WritebackDirty.accesses::total 109623.266244
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 53949224171.77
system.l2.tags.tagsInUse 20912.817462228748
system.l2.tags.totalRefs 1494854.8367999997
system.l2.tags.sampledRefs 63791.978707
system.l2.tags.avgRefs 21.370586738011
system.l2.tags.warmupTick 0.0
system.l2.tags.occupancies::cpu.inst 2.8782797055860008
system.l2.tags.occupancies::cpu.data 3.203399049876
system.l2.tags.occupancies::switch_cpus.inst 2432.3823224030416
system.l2.tags.occupancies::switch_cpus.data 18460.122382257672
system.l2.tags.avgOccs::cpu.inst 8.805567100000001e-05
system.l2.tags.avgOccs::cpu.data 9.784615400000002e-05
system.l2.tags.avgOccs::switch_cpus.inst 0.07423034626599999
system.l2.tags.avgOccs::switch_cpus.data 0.5633581982379999
system.l2.tags.avgOccs::total 0.6382086236770002
system.l2.tags.occupanciesTaskId::1024 28418.178047000005
system.l2.tags.ageTaskId_1024::1 97.12773100000003
system.l2.tags.ageTaskId_1024::2 566.77486
system.l2.tags.ageTaskId_1024::3 6858.879104
system.l2.tags.ratioOccsTaskId::1024 0.8672539702329999
system.l2.tags.tagAccesses 10941416.950941
system.l2.tags.dataAccesses 10941416.950941
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 53949224171.77
system.mem_ctrls.avgPriority_switch_cpus.inst::samples 3377.8763100000006
system.mem_ctrls.avgPriority_switch_cpus.data::samples 54584.56553600001
system.mem_ctrls.priorityMinLatency 1.875e-08
system.mem_ctrls.priorityMaxLatency 0.006831870049373751
system.mem_ctrls.numReadWriteTurnArounds 446.9554320000001
system.mem_ctrls.numWriteReadTurnArounds 446.9554320000001
system.mem_ctrls.numStayReadState 135162.38377800002
system.mem_ctrls.numStayWriteState 6908.465988000002
system.mem_ctrls.readReqs 57983.56621600001
system.mem_ctrls.writeReqs 7369.293385
system.mem_ctrls.readBursts 57983.56621600001
system.mem_ctrls.writeBursts 7369.293385
system.mem_ctrls.servicedByWrQ 21.124370000000003
system.mem_ctrls.mergedWrBursts 0.0
system.mem_ctrls.neitherReadNorWriteReqs 0.0
system.mem_ctrls.avgRdQLen 1.0587111700000003
system.mem_ctrls.avgWrQLen 15.348643540000001
system.mem_ctrls.numRdRetry 0.0
system.mem_ctrls.numWrRetry 0.0
system.mem_ctrls.readPktSize::0 0.0
system.mem_ctrls.readPktSize::1 0.0
system.mem_ctrls.readPktSize::2 0.0
system.mem_ctrls.readPktSize::3 0.0
system.mem_ctrls.readPktSize::4 0.0
system.mem_ctrls.readPktSize::5 0.0
system.mem_ctrls.readPktSize::6 57983.56621600001
system.mem_ctrls.writePktSize::0 0.0
system.mem_ctrls.writePktSize::1 0.0
system.mem_ctrls.writePktSize::2 0.0
system.mem_ctrls.writePktSize::3 0.0
system.mem_ctrls.writePktSize::4 0.0
system.mem_ctrls.writePktSize::5 0.0
system.mem_ctrls.writePktSize::6 7369.293385
system.mem_ctrls.rdQLenPdf::0 50312.094961999996
system.mem_ctrls.rdQLenPdf::1 6843.458664
system.mem_ctrls.rdQLenPdf::2 742.165739
system.mem_ctrls.rdQLenPdf::3 64.044752
system.mem_ctrls.rdQLenPdf::4 0.677729
system.mem_ctrls.rdQLenPdf::5 0.0
system.mem_ctrls.rdQLenPdf::6 0.0
system.mem_ctrls.rdQLenPdf::7 0.0
system.mem_ctrls.rdQLenPdf::8 0.0
system.mem_ctrls.rdQLenPdf::9 0.0
system.mem_ctrls.rdQLenPdf::10 0.0
system.mem_ctrls.rdQLenPdf::11 0.0
system.mem_ctrls.rdQLenPdf::12 0.0
system.mem_ctrls.rdQLenPdf::13 0.0
system.mem_ctrls.rdQLenPdf::14 0.0
system.mem_ctrls.rdQLenPdf::15 0.0
system.mem_ctrls.rdQLenPdf::16 0.0
system.mem_ctrls.rdQLenPdf::17 0.0
system.mem_ctrls.rdQLenPdf::18 0.0
system.mem_ctrls.rdQLenPdf::19 0.0
system.mem_ctrls.rdQLenPdf::20 0.0
system.mem_ctrls.rdQLenPdf::21 0.0
system.mem_ctrls.rdQLenPdf::22 0.0
system.mem_ctrls.rdQLenPdf::23 0.0
system.mem_ctrls.rdQLenPdf::24 0.0
system.mem_ctrls.rdQLenPdf::25 0.0
system.mem_ctrls.rdQLenPdf::26 0.0
system.mem_ctrls.rdQLenPdf::27 0.0
system.mem_ctrls.rdQLenPdf::28 0.0
system.mem_ctrls.rdQLenPdf::29 0.0
system.mem_ctrls.rdQLenPdf::30 0.0
system.mem_ctrls.rdQLenPdf::31 0.0
system.mem_ctrls.wrQLenPdf::0 0.7098570000000001
system.mem_ctrls.wrQLenPdf::1 0.7538750000000001
system.mem_ctrls.wrQLenPdf::2 0.7538750000000001
system.mem_ctrls.wrQLenPdf::3 0.7538750000000001
system.mem_ctrls.wrQLenPdf::4 0.7538750000000001
system.mem_ctrls.wrQLenPdf::5 0.863807
system.mem_ctrls.wrQLenPdf::6 0.863807
system.mem_ctrls.wrQLenPdf::7 0.764559
system.mem_ctrls.wrQLenPdf::8 0.764559
system.mem_ctrls.wrQLenPdf::9 0.764559
system.mem_ctrls.wrQLenPdf::10 0.86343
system.mem_ctrls.wrQLenPdf::11 0.86343
system.mem_ctrls.wrQLenPdf::12 0.86343
system.mem_ctrls.wrQLenPdf::13 0.86343
system.mem_ctrls.wrQLenPdf::14 0.86343
system.mem_ctrls.wrQLenPdf::15 93.38314199999999
system.mem_ctrls.wrQLenPdf::16 100.125885
system.mem_ctrls.wrQLenPdf::17 431.851528
system.mem_ctrls.wrQLenPdf::18 446.119252
system.mem_ctrls.wrQLenPdf::19 447.478365
system.mem_ctrls.wrQLenPdf::20 448.1001310000001
system.mem_ctrls.wrQLenPdf::21 448.128345
system.mem_ctrls.wrQLenPdf::22 448.112704
system.mem_ctrls.wrQLenPdf::23 448.40721900000005
system.mem_ctrls.wrQLenPdf::24 448.15424200000007
system.mem_ctrls.wrQLenPdf::25 448.4505670000001
system.mem_ctrls.wrQLenPdf::26 448.562682
system.mem_ctrls.wrQLenPdf::27 449.065844
system.mem_ctrls.wrQLenPdf::28 450.03447100000005
system.mem_ctrls.wrQLenPdf::29 456.119216
system.mem_ctrls.wrQLenPdf::30 449.554779
system.mem_ctrls.wrQLenPdf::31 448.38371400000005
system.mem_ctrls.wrQLenPdf::32 447.03339100000005
system.mem_ctrls.wrQLenPdf::33 0.162003
system.mem_ctrls.wrQLenPdf::34 0.002107
system.mem_ctrls.wrQLenPdf::35 0.0
system.mem_ctrls.wrQLenPdf::36 0.0
system.mem_ctrls.wrQLenPdf::37 0.0
system.mem_ctrls.wrQLenPdf::38 0.0
system.mem_ctrls.wrQLenPdf::39 0.0
system.mem_ctrls.wrQLenPdf::40 0.0
system.mem_ctrls.wrQLenPdf::41 0.0
system.mem_ctrls.wrQLenPdf::42 0.0
system.mem_ctrls.wrQLenPdf::43 0.0
system.mem_ctrls.wrQLenPdf::44 0.0
system.mem_ctrls.wrQLenPdf::45 0.0
system.mem_ctrls.wrQLenPdf::46 0.0
system.mem_ctrls.wrQLenPdf::47 0.0
system.mem_ctrls.wrQLenPdf::48 0.0
system.mem_ctrls.wrQLenPdf::49 0.0
system.mem_ctrls.wrQLenPdf::50 0.0
system.mem_ctrls.wrQLenPdf::51 0.0
system.mem_ctrls.wrQLenPdf::52 0.0
system.mem_ctrls.wrQLenPdf::53 0.0
system.mem_ctrls.wrQLenPdf::54 0.0
system.mem_ctrls.wrQLenPdf::55 0.0
system.mem_ctrls.wrQLenPdf::56 0.0
system.mem_ctrls.wrQLenPdf::57 0.0
system.mem_ctrls.wrQLenPdf::58 0.0
system.mem_ctrls.wrQLenPdf::59 0.0
system.mem_ctrls.wrQLenPdf::60 0.0
system.mem_ctrls.wrQLenPdf::61 0.0
system.mem_ctrls.wrQLenPdf::62 0.0
system.mem_ctrls.wrQLenPdf::63 0.0
system.mem_ctrls.bytesReadWrQ 1351.9596800000002
system.mem_ctrls.bytesReadSys 3710948.2378240004
system.mem_ctrls.bytesWrittenSys 471634.77664
system.mem_ctrls.avgRdBWSys 64491977.22460926
system.mem_ctrls.avgWrBWSys 7985838.589510521
system.mem_ctrls.totGap 53957266078.980995
system.mem_ctrls.avgGap 1514477.55653009
system.mem_ctrls.requestorReadBytes::switch_cpus.inst 216184.08384000004
system.mem_ctrls.requestorReadBytes::switch_cpus.data 3493412.1943040006
system.mem_ctrls.requestorReadRate::switch_cpus.inst 3734737.900823571
system.mem_ctrls.requestorReadRate::switch_cpus.data 60733289.01093623
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst 3377.8763100000006
system.mem_ctrls.requestorReadAccesses::switch_cpus.data 54605.689906
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst 99554851.4755
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data 1756625492.22225
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst 30120.552409179996
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data 31951.52082207
system.mem_ctrls.dram.bytesRead::cpu.inst 194.28275200000004
system.mem_ctrls.dram.bytesRead::cpu.data 229.65356799999995
system.mem_ctrls.dram.bytesRead::switch_cpus.inst 216184.08384000004
system.mem_ctrls.dram.bytesRead::switch_cpus.data 3494764.153984
system.mem_ctrls.dram.bytesRead::total 3710948.2378240004
system.mem_ctrls.dram.bytesInstRead::cpu.inst 194.28275200000004
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst 216184.08384000004
system.mem_ctrls.dram.bytesInstRead::total 216184.08384000004
system.mem_ctrls.dram.numReads::cpu.inst 3.0356680000000007
system.mem_ctrls.dram.numReads::cpu.data 3.588336999999999
system.mem_ctrls.dram.numReads::switch_cpus.inst 3377.8763100000006
system.mem_ctrls.dram.numReads::switch_cpus.data 54605.689906
system.mem_ctrls.dram.numReads::total 57983.56621600001
system.mem_ctrls.dram.bwRead::cpu.inst 38682.56257500001
system.mem_ctrls.dram.bwRead::cpu.data 45057.989140000005
system.mem_ctrls.dram.bwRead::switch_cpus.inst 3734737.871471
system.mem_ctrls.dram.bwRead::switch_cpus.data 60757239.279360995
system.mem_ctrls.dram.bwRead::total 64491977.170998
system.mem_ctrls.dram.bwInstRead::cpu.inst 38682.56257500001
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst 3734737.871471
system.mem_ctrls.dram.bwInstRead::total 3734737.871471
system.mem_ctrls.dram.bwTotal::cpu.inst 38682.56257500001
system.mem_ctrls.dram.bwTotal::cpu.data 45057.989140000005
system.mem_ctrls.dram.bwTotal::switch_cpus.inst 3734737.871471
system.mem_ctrls.dram.bwTotal::switch_cpus.data 60757239.279360995
system.mem_ctrls.dram.bwTotal::total 72477815.812299
system.mem_ctrls.dram.readBursts 57962.441845999994
system.mem_ctrls.dram.writeBursts 7347.7530019999995
system.mem_ctrls.dram.perBankRdBursts::0 3861.4251489999992
system.mem_ctrls.dram.perBankRdBursts::1 3499.486726
system.mem_ctrls.dram.perBankRdBursts::2 3281.203891
system.mem_ctrls.dram.perBankRdBursts::3 3259.875494
system.mem_ctrls.dram.perBankRdBursts::4 3514.481996
system.mem_ctrls.dram.perBankRdBursts::5 3516.7775300000008
system.mem_ctrls.dram.perBankRdBursts::6 3761.687947
system.mem_ctrls.dram.perBankRdBursts::7 3594.597806
system.mem_ctrls.dram.perBankRdBursts::8 3434.92367
system.mem_ctrls.dram.perBankRdBursts::9 3568.5079170000004
system.mem_ctrls.dram.perBankRdBursts::10 3648.073
system.mem_ctrls.dram.perBankRdBursts::11 4062.2778900000003
system.mem_ctrls.dram.perBankRdBursts::12 3726.312932
system.mem_ctrls.dram.perBankRdBursts::13 3779.0900850000003
system.mem_ctrls.dram.perBankRdBursts::14 3714.82999
system.mem_ctrls.dram.perBankRdBursts::15 3738.8898230000004
system.mem_ctrls.dram.perBankWrBursts::0 465.016114
system.mem_ctrls.dram.perBankWrBursts::1 380.3641370000001
system.mem_ctrls.dram.perBankWrBursts::2 388.155949
system.mem_ctrls.dram.perBankWrBursts::3 368.04920999999996
system.mem_ctrls.dram.perBankWrBursts::4 413.675813
system.mem_ctrls.dram.perBankWrBursts::5 389.593338
system.mem_ctrls.dram.perBankWrBursts::6 519.041235
system.mem_ctrls.dram.perBankWrBursts::7 544.3956149999999
system.mem_ctrls.dram.perBankWrBursts::8 425.53563899999995
system.mem_ctrls.dram.perBankWrBursts::9 492.027822
system.mem_ctrls.dram.perBankWrBursts::10 436.1021860000001
system.mem_ctrls.dram.perBankWrBursts::11 588.6951130000001
system.mem_ctrls.dram.perBankWrBursts::12 474.91445600000003
system.mem_ctrls.dram.perBankWrBursts::13 471.82335400000005
system.mem_ctrls.dram.perBankWrBursts::14 489.070224
system.mem_ctrls.dram.perBankWrBursts::15 501.292797
system.mem_ctrls.dram.totQLat 769384559.0852498
system.mem_ctrls.dram.totBusLat 289812209.22999996
system.mem_ctrls.dram.totMemAccLat 1856180343.6977503
system.mem_ctrls.dram.avgQLat 13086.54726404
system.mem_ctrls.dram.avgBusLat 5000.0
system.mem_ctrls.dram.avgMemAccLat 31836.547264039997
system.mem_ctrls.dram.readRowHits 34830.63766500001
system.mem_ctrls.dram.writeRowHits 1603.0024970000002
system.mem_ctrls.dram.readRowHitRate 60.603717530000004
system.mem_ctrls.dram.writeRowHitRate 16.102958699999995
system.mem_ctrls.dram.bytesPerActivate::samples 28877.932031
system.mem_ctrls.dram.bytesPerActivate::mean 151.30105844592902
system.mem_ctrls.dram.bytesPerActivate::gmean 105.13004963528599
system.mem_ctrls.dram.bytesPerActivate::stdev 184.231776594625
system.mem_ctrls.dram.bytesPerActivate::0-127 17713.848669000003
system.mem_ctrls.dram.bytesPerActivate::128-255 7335.172694000002
system.mem_ctrls.dram.bytesPerActivate::256-383 1371.2632079999998
system.mem_ctrls.dram.bytesPerActivate::384-511 714.142147
system.mem_ctrls.dram.bytesPerActivate::512-639 506.903208
system.mem_ctrls.dram.bytesPerActivate::640-767 404.367285
system.mem_ctrls.dram.bytesPerActivate::768-895 282.972793
system.mem_ctrls.dram.bytesPerActivate::896-1023 165.918459
system.mem_ctrls.dram.bytesPerActivate::1024-1151 383.343568
system.mem_ctrls.dram.bytesPerActivate::total 28877.932031
system.mem_ctrls.dram.dramBytesRead 3709596.2781439996
system.mem_ctrls.dram.dramBytesWritten 470256.19212799997
system.mem_ctrls.dram.avgRdBW 64.468027060731
system.mem_ctrls.dram.avgWrBW 7.960610059737002
system.mem_ctrls.dram.peakBW 12800.0
system.mem_ctrls.dram.busUtil 0.5651514000000001
system.mem_ctrls.dram.busUtilRead 0.50227926
system.mem_ctrls.dram.busUtilWrite 0.06066748
system.mem_ctrls.dram.pageHitRate 57.329956519999996
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 53949224171.77
system.mem_ctrls.dram.rank0.actEnergy 99679904.80433999
system.mem_ctrls.dram.rank0.preEnergy 52982870.593785
system.mem_ctrls.dram.rank0.readEnergy 201987290.88846
system.mem_ctrls.dram.rank0.writeEnergy 18104481.16542
system.mem_ctrls.dram.rank0.refreshEnergy 4258692667.1671214
system.mem_ctrls.dram.rank0.actBackEnergy 5462878994.83008
system.mem_ctrls.dram.rank0.preBackEnergy 16116182901.03408
system.mem_ctrls.dram.rank0.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank0.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank0.totalEnergy 26210509110.483284
system.mem_ctrls.dram.rank0.averagePower 484.458328877928
system.mem_ctrls.dram.rank0.totalIdleTime 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 41846123580.052505
system.mem_ctrls.dram.rank0.pwrStateTime::REF 1801477439.58
system.mem_ctrls.dram.rank0.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank0.pwrStateTime::ACT 10301623152.1375
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.dram.rank1.actEnergy 106498695.65370001
system.mem_ctrls.dram.rank1.preEnergy 56608881.46385999
system.mem_ctrls.dram.rank1.readEnergy 211864543.89198002
system.mem_ctrls.dram.rank1.writeEnergy 20250789.50502
system.mem_ctrls.dram.rank1.refreshEnergy 4258692667.1671214
system.mem_ctrls.dram.rank1.actBackEnergy 5448958419.39375
system.mem_ctrls.dram.rank1.preBackEnergy 16127905490.8752
system.mem_ctrls.dram.rank1.actPowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.prePowerDownEnergy 0.0
system.mem_ctrls.dram.rank1.selfRefreshEnergy 0.0
system.mem_ctrls.dram.rank1.totalEnergy 26230779487.950626
system.mem_ctrls.dram.rank1.averagePower 484.843998029187
system.mem_ctrls.dram.rank1.totalIdleTime 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 41876739167.23074
system.mem_ctrls.dram.rank1.pwrStateTime::REF 1801477439.58
system.mem_ctrls.dram.rank1.pwrStateTime::SREF 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN 0.0
system.mem_ctrls.dram.rank1.pwrStateTime::ACT 10271007564.959251
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN 0.0
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 53949224171.77
system.membus.transDist::ReadResp 54293.387335
system.membus.transDist::ReadExReq 3690.178881
system.membus.transDist::ReadExResp 3690.178881
system.membus.transDist::ReadSharedReq 54293.387335
system.membus.pktCount_system.l2.mem_side_port::system.mem_ctrls.port 151326.05022999996
system.membus.pktCount::total 151326.05022999996
system.membus.pktSize_system.l2.mem_side_port::system.mem_ctrls.port 4182583.014464001
system.membus.pktSize::total 4182583.014464001
system.membus.snoops 0.0
system.membus.snoopTraffic 0.0
system.membus.snoopFanout::samples 57998.38394600001
system.membus.snoopFanout::mean 0.0
system.membus.snoopFanout::stdev 0.0
system.membus.snoopFanout::underflows 0.0
system.membus.snoopFanout::0 57998.38394600001
system.membus.snoopFanout::1 0.0
system.membus.snoopFanout::overflows 0.0
system.membus.snoopFanout::min_value 0.0
system.membus.snoopFanout::max_value 0.0
system.membus.snoopFanout::total 57998.38394600001
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 53949224171.77
system.membus.reqLayer0.occupancy 135809186.46000004
system.membus.reqLayer0.utilization 0.0
system.membus.respLayer1.occupancy 311290015.70225006
system.membus.respLayer1.utilization 0.0
system.membus.snoop_filter.totRequests 93342.484014
system.membus.snoop_filter.hitSingleRequests 35344.100068
system.membus.snoop_filter.hitMultiRequests 0.0
system.membus.snoop_filter.totSnoops 0.0
system.membus.snoop_filter.hitSingleSnoops 0.0
system.membus.snoop_filter.hitMultiSnoops 0.0
system.switch_cpus.numCycles 107898451.67213501
system.switch_cpus.cpi 1.0787356771180001
system.switch_cpus.ipc 0.9417027311610002
system.switch_cpus.numWorkItemsStarted 0.0
system.switch_cpus.numWorkItemsCompleted 0.0
system.switch_cpus.instsAdded 115121610.094529
system.switch_cpus.instsIssued 113819117.033081
system.switch_cpus.squashedInstsIssued 1379.890336
system.switch_cpus.squashedInstsExamined 4052392.067904
system.switch_cpus.squashedOperandsExamined 2828853.867557
system.switch_cpus.numIssuedDist::samples 105664370.71065302
system.switch_cpus.numIssuedDist::mean 1.0882952165979998
system.switch_cpus.numIssuedDist::stdev 1.1083085349720003
system.switch_cpus.numIssuedDist::underflows 0.0
system.switch_cpus.numIssuedDist::0 42247451.078201994
system.switch_cpus.numIssuedDist::1 28862841.841388997
system.switch_cpus.numIssuedDist::2 21422904.260855
system.switch_cpus.numIssuedDist::3 11124137.566037001
system.switch_cpus.numIssuedDist::4 1510646.7797910003
system.switch_cpus.numIssuedDist::5 358587.738919
system.switch_cpus.numIssuedDist::6 82148.58687300001
system.switch_cpus.numIssuedDist::7 35586.231821999994
system.switch_cpus.numIssuedDist::8 20066.626765
system.switch_cpus.numIssuedDist::overflows 0.0
system.switch_cpus.numIssuedDist::min_value 0.0
system.switch_cpus.numIssuedDist::max_value 8.0
system.switch_cpus.numIssuedDist::total 105664370.71065302
system.switch_cpus.statFuBusy::No_OpClass 0.0
system.switch_cpus.statFuBusy::IntAlu 0.0
system.switch_cpus.statFuBusy::IntMult 0.0
system.switch_cpus.statFuBusy::IntDiv 0.0
system.switch_cpus.statFuBusy::FloatAdd 0.0
system.switch_cpus.statFuBusy::FloatCmp 0.0
system.switch_cpus.statFuBusy::FloatCvt 0.0
system.switch_cpus.statFuBusy::FloatMult 0.0
system.switch_cpus.statFuBusy::FloatMultAcc 0.0
system.switch_cpus.statFuBusy::FloatDiv 0.0
system.switch_cpus.statFuBusy::FloatMisc 0.0
system.switch_cpus.statFuBusy::FloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdAdd 0.0
system.switch_cpus.statFuBusy::SimdAddAcc 0.0
system.switch_cpus.statFuBusy::SimdAlu 0.0
system.switch_cpus.statFuBusy::SimdCmp 0.0
system.switch_cpus.statFuBusy::SimdCvt 0.0
system.switch_cpus.statFuBusy::SimdMisc 0.0
system.switch_cpus.statFuBusy::SimdMult 0.0
system.switch_cpus.statFuBusy::SimdMultAcc 0.0
system.switch_cpus.statFuBusy::SimdMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdShift 0.0
system.switch_cpus.statFuBusy::SimdShiftAcc 0.0
system.switch_cpus.statFuBusy::SimdDiv 0.0
system.switch_cpus.statFuBusy::SimdSqrt 0.0
system.switch_cpus.statFuBusy::SimdFloatAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatAlu 0.0
system.switch_cpus.statFuBusy::SimdFloatCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatCvt 0.0
system.switch_cpus.statFuBusy::SimdFloatDiv 0.0
system.switch_cpus.statFuBusy::SimdFloatMisc 0.0
system.switch_cpus.statFuBusy::SimdFloatMult 0.0
system.switch_cpus.statFuBusy::SimdFloatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatMatMultAcc 0.0
system.switch_cpus.statFuBusy::SimdFloatSqrt 0.0
system.switch_cpus.statFuBusy::SimdReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdReduceAlu 0.0
system.switch_cpus.statFuBusy::SimdReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceAdd 0.0
system.switch_cpus.statFuBusy::SimdFloatReduceCmp 0.0
system.switch_cpus.statFuBusy::SimdAes 0.0
system.switch_cpus.statFuBusy::SimdAesMix 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash 0.0
system.switch_cpus.statFuBusy::SimdSha1Hash2 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash 0.0
system.switch_cpus.statFuBusy::SimdSha256Hash2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma2 0.0
system.switch_cpus.statFuBusy::SimdShaSigma3 0.0
system.switch_cpus.statFuBusy::SimdPredAlu 0.0
system.switch_cpus.statFuBusy::Matrix 0.0
system.switch_cpus.statFuBusy::MatrixMov 0.0
system.switch_cpus.statFuBusy::MatrixOP 0.0
system.switch_cpus.statFuBusy::MemRead 15800.240158
system.switch_cpus.statFuBusy::MemWrite 2898.837957
system.switch_cpus.statFuBusy::FloatMemRead 0.0
system.switch_cpus.statFuBusy::FloatMemWrite 0.0
system.switch_cpus.statFuBusy::IprAccess 0.0
system.switch_cpus.statFuBusy::InstPrefetch 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statFuBusy::SimdStridedLoad 0.0
system.switch_cpus.statFuBusy::SimdStridedStore 0.0
system.switch_cpus.statFuBusy::SimdIndexedLoad 0.0
system.switch_cpus.statFuBusy::SimdIndexedStore 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterLoad 0.0
system.switch_cpus.statFuBusy::SimdWholeRegisterStore 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statFuBusy::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statFuBusy::SimdExt 0.0
system.switch_cpus.statFuBusy::SimdFloatExt 0.0
system.switch_cpus.statFuBusy::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::No_OpClass 584.3178220000001
system.switch_cpus.statIssuedInstType_0::IntAlu 71107394.020598
system.switch_cpus.statIssuedInstType_0::IntMult 59471.83351399999
system.switch_cpus.statIssuedInstType_0::IntDiv 8799.375788
system.switch_cpus.statIssuedInstType_0::FloatAdd 12.955688
system.switch_cpus.statIssuedInstType_0::FloatCmp 253.57539200000002
system.switch_cpus.statIssuedInstType_0::FloatCvt 190.59011400000003
system.switch_cpus.statIssuedInstType_0::FloatMult 15.152528
system.switch_cpus.statIssuedInstType_0::FloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::FloatDiv 8.362158
system.switch_cpus.statIssuedInstType_0::FloatMisc 904.0748500000001
system.switch_cpus.statIssuedInstType_0::FloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdAdd 634.854543
system.switch_cpus.statIssuedInstType_0::SimdAddAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdAlu 8951.612939999999
system.switch_cpus.statIssuedInstType_0::SimdCmp 15377.577516000001
system.switch_cpus.statIssuedInstType_0::SimdCvt 8.68714
system.switch_cpus.statIssuedInstType_0::SimdMisc 15409.896957000003
system.switch_cpus.statIssuedInstType_0::SimdMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdMultAcc 0.000376
system.switch_cpus.statIssuedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdShift 176.10361700000007
system.switch_cpus.statIssuedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMult 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.statIssuedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.statIssuedInstType_0::SimdAes 0.0
system.switch_cpus.statIssuedInstType_0::SimdAesMix 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.statIssuedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.statIssuedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.statIssuedInstType_0::SimdPredAlu 0.0
system.switch_cpus.statIssuedInstType_0::Matrix 0.0
system.switch_cpus.statIssuedInstType_0::MatrixMov 0.0
system.switch_cpus.statIssuedInstType_0::MatrixOP 0.0
system.switch_cpus.statIssuedInstType_0::MemRead 23906656.210027996
system.switch_cpus.statIssuedInstType_0::MemWrite 18694267.831512004
system.switch_cpus.statIssuedInstType_0::FloatMemRead 0.0
system.switch_cpus.statIssuedInstType_0::FloatMemWrite 0.0
system.switch_cpus.statIssuedInstType_0::IprAccess 0.0
system.switch_cpus.statIssuedInstType_0::InstPrefetch 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdStridedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.statIssuedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.statIssuedInstType_0::SimdExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdFloatExt 0.0
system.switch_cpus.statIssuedInstType_0::SimdConfig 0.0
system.switch_cpus.statIssuedInstType_0::total 113819117.033081
system.switch_cpus.issueRate 1.0687159492659999
system.switch_cpus.fuBusy 18699.078115
system.switch_cpus.fuBusyRate 0.00016211375699999998
system.switch_cpus.intInstQueueReads 332858254.45904696
system.switch_cpus.intInstQueueWrites 118919661.69068103
system.switch_cpus.intInstQueueWakeupAccesses 113066260.52928899
system.switch_cpus.fpInstQueueReads 0.0
system.switch_cpus.fpInstQueueWrites 0.0
system.switch_cpus.fpInstQueueWakeupAccesses 0.0
system.switch_cpus.vecInstQueueReads 464429.507738
system.switch_cpus.vecInstQueueWrites 256213.6912
system.switch_cpus.vecInstQueueWakeupAccesses 226081.86368
system.switch_cpus.intAluAccesses 113604916.88029401
system.switch_cpus.fpAluAccesses 0.0
system.switch_cpus.vecAluAccesses 232314.91307999997
system.switch_cpus.numSquashedInsts 326875.6285299999
system.switch_cpus.numSwp 0.0
system.switch_cpus.timesIdled 326025.2823380001
system.switch_cpus.idleCycles 2234080.961482
system.switch_cpus.MemDepUnit__0.insertedLoads 24257925.565253
system.switch_cpus.MemDepUnit__0.insertedStores 18860882.948195
system.switch_cpus.MemDepUnit__0.conflictingLoads 7436219.777358001
system.switch_cpus.MemDepUnit__0.conflictingStores 807.2335449999999
system.switch_cpus.MemDepUnit__0.MDPLookups 23525798.57073201
system.switch_cpus.MemDepUnit__0.bypassedMDPLookups 732126.9945210001
system.switch_cpus.MemDepUnit__0.LFSTReads 0.0
system.switch_cpus.MemDepUnit__0.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__0.PHASTMispredictions 6344412.846655
system.switch_cpus.MemDepUnit__0.PHASTCorrectPredictions 597298.048085
system.switch_cpus.MemDepUnit__0.readsPath1 0.0
system.switch_cpus.MemDepUnit__0.readsPath2 0.0
system.switch_cpus.MemDepUnit__0.readsPath3 0.0
system.switch_cpus.MemDepUnit__0.readsPath4 0.0
system.switch_cpus.MemDepUnit__0.readsPath5 0.0
system.switch_cpus.MemDepUnit__0.readsPath6 0.0
system.switch_cpus.MemDepUnit__0.readsPath7 0.0
system.switch_cpus.MemDepUnit__0.readsPath8 0.0
system.switch_cpus.MemDepUnit__0.writesPath1 0.0
system.switch_cpus.MemDepUnit__0.writesPath2 0.0
system.switch_cpus.MemDepUnit__0.writesPath3 0.0
system.switch_cpus.MemDepUnit__0.writesPath4 0.0
system.switch_cpus.MemDepUnit__0.writesPath5 0.0
system.switch_cpus.MemDepUnit__0.writesPath6 0.0
system.switch_cpus.MemDepUnit__0.writesPath7 0.0
system.switch_cpus.MemDepUnit__0.writesPath8 0.0
system.switch_cpus.MemDepUnit__1.insertedLoads 0.0
system.switch_cpus.MemDepUnit__1.insertedStores 0.0
system.switch_cpus.MemDepUnit__1.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__1.conflictingStores 0.0
system.switch_cpus.MemDepUnit__1.MDPLookups 0.0
system.switch_cpus.MemDepUnit__1.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__1.LFSTReads 0.0
system.switch_cpus.MemDepUnit__1.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__1.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__1.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__1.readsPath1 0.0
system.switch_cpus.MemDepUnit__1.readsPath2 0.0
system.switch_cpus.MemDepUnit__1.readsPath3 0.0
system.switch_cpus.MemDepUnit__1.readsPath4 0.0
system.switch_cpus.MemDepUnit__1.readsPath5 0.0
system.switch_cpus.MemDepUnit__1.readsPath6 0.0
system.switch_cpus.MemDepUnit__1.readsPath7 0.0
system.switch_cpus.MemDepUnit__1.readsPath8 0.0
system.switch_cpus.MemDepUnit__1.writesPath1 0.0
system.switch_cpus.MemDepUnit__1.writesPath2 0.0
system.switch_cpus.MemDepUnit__1.writesPath3 0.0
system.switch_cpus.MemDepUnit__1.writesPath4 0.0
system.switch_cpus.MemDepUnit__1.writesPath5 0.0
system.switch_cpus.MemDepUnit__1.writesPath6 0.0
system.switch_cpus.MemDepUnit__1.writesPath7 0.0
system.switch_cpus.MemDepUnit__1.writesPath8 0.0
system.switch_cpus.MemDepUnit__2.insertedLoads 0.0
system.switch_cpus.MemDepUnit__2.insertedStores 0.0
system.switch_cpus.MemDepUnit__2.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__2.conflictingStores 0.0
system.switch_cpus.MemDepUnit__2.MDPLookups 0.0
system.switch_cpus.MemDepUnit__2.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__2.LFSTReads 0.0
system.switch_cpus.MemDepUnit__2.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__2.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__2.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__2.readsPath1 0.0
system.switch_cpus.MemDepUnit__2.readsPath2 0.0
system.switch_cpus.MemDepUnit__2.readsPath3 0.0
system.switch_cpus.MemDepUnit__2.readsPath4 0.0
system.switch_cpus.MemDepUnit__2.readsPath5 0.0
system.switch_cpus.MemDepUnit__2.readsPath6 0.0
system.switch_cpus.MemDepUnit__2.readsPath7 0.0
system.switch_cpus.MemDepUnit__2.readsPath8 0.0
system.switch_cpus.MemDepUnit__2.writesPath1 0.0
system.switch_cpus.MemDepUnit__2.writesPath2 0.0
system.switch_cpus.MemDepUnit__2.writesPath3 0.0
system.switch_cpus.MemDepUnit__2.writesPath4 0.0
system.switch_cpus.MemDepUnit__2.writesPath5 0.0
system.switch_cpus.MemDepUnit__2.writesPath6 0.0
system.switch_cpus.MemDepUnit__2.writesPath7 0.0
system.switch_cpus.MemDepUnit__2.writesPath8 0.0
system.switch_cpus.MemDepUnit__3.insertedLoads 0.0
system.switch_cpus.MemDepUnit__3.insertedStores 0.0
system.switch_cpus.MemDepUnit__3.conflictingLoads 0.0
system.switch_cpus.MemDepUnit__3.conflictingStores 0.0
system.switch_cpus.MemDepUnit__3.MDPLookups 0.0
system.switch_cpus.MemDepUnit__3.bypassedMDPLookups 0.0
system.switch_cpus.MemDepUnit__3.LFSTReads 0.0
system.switch_cpus.MemDepUnit__3.LFSTWrites 0.0
system.switch_cpus.MemDepUnit__3.PHASTMispredictions 0.0
system.switch_cpus.MemDepUnit__3.PHASTCorrectPredictions 0.0
system.switch_cpus.MemDepUnit__3.readsPath1 0.0
system.switch_cpus.MemDepUnit__3.readsPath2 0.0
system.switch_cpus.MemDepUnit__3.readsPath3 0.0
system.switch_cpus.MemDepUnit__3.readsPath4 0.0
system.switch_cpus.MemDepUnit__3.readsPath5 0.0
system.switch_cpus.MemDepUnit__3.readsPath6 0.0
system.switch_cpus.MemDepUnit__3.readsPath7 0.0
system.switch_cpus.MemDepUnit__3.readsPath8 0.0
system.switch_cpus.MemDepUnit__3.writesPath1 0.0
system.switch_cpus.MemDepUnit__3.writesPath2 0.0
system.switch_cpus.MemDepUnit__3.writesPath3 0.0
system.switch_cpus.MemDepUnit__3.writesPath4 0.0
system.switch_cpus.MemDepUnit__3.writesPath5 0.0
system.switch_cpus.MemDepUnit__3.writesPath6 0.0
system.switch_cpus.MemDepUnit__3.writesPath7 0.0
system.switch_cpus.MemDepUnit__3.writesPath8 0.0
system.switch_cpus.branchPred.lookups_0::NoBranch 0.0
system.switch_cpus.branchPred.lookups_0::Return 672455.716238
system.switch_cpus.branchPred.lookups_0::CallDirect 569607.3414410001
system.switch_cpus.branchPred.lookups_0::CallIndirect 152014.913133
system.switch_cpus.branchPred.lookups_0::DirectCond 13477049.487695001
system.switch_cpus.branchPred.lookups_0::DirectUncond 3398153.5632029995
system.switch_cpus.branchPred.lookups_0::IndirectCond 0.0
system.switch_cpus.branchPred.lookups_0::IndirectUncond 763268.290216
system.switch_cpus.branchPred.lookups_0::total 19032549.311926
system.switch_cpus.branchPred.squashes_0::NoBranch 0.0
system.switch_cpus.branchPred.squashes_0::Return 37730.834403
system.switch_cpus.branchPred.squashes_0::CallDirect 60965.057869
system.switch_cpus.branchPred.squashes_0::CallIndirect 25932.380857
system.switch_cpus.branchPred.squashes_0::DirectCond 877797.2640839999
system.switch_cpus.branchPred.squashes_0::DirectUncond 91376.50403600001
system.switch_cpus.branchPred.squashes_0::IndirectCond 0.0
system.switch_cpus.branchPred.squashes_0::IndirectUncond 8688.589811
system.switch_cpus.branchPred.squashes_0::total 1102490.63106
system.switch_cpus.branchPred.corrected_0::NoBranch 0.0
system.switch_cpus.branchPred.corrected_0::Return 144.93183000000002
system.switch_cpus.branchPred.corrected_0::CallDirect 15074.181939999999
system.switch_cpus.branchPred.corrected_0::CallIndirect 32850.267059
system.switch_cpus.branchPred.corrected_0::DirectCond 308560.7372760001
system.switch_cpus.branchPred.corrected_0::DirectUncond 20309.547142
system.switch_cpus.branchPred.corrected_0::IndirectCond 0.0
system.switch_cpus.branchPred.corrected_0::IndirectUncond 26521.396342999997
system.switch_cpus.branchPred.corrected_0::total 403461.06158999994
system.switch_cpus.branchPred.earlyResteers_0::NoBranch 0.0
system.switch_cpus.branchPred.earlyResteers_0::Return 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallDirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::CallIndirect 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::DirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectCond 0.0
system.switch_cpus.branchPred.earlyResteers_0::IndirectUncond 0.0
system.switch_cpus.branchPred.earlyResteers_0::total 0.0
system.switch_cpus.branchPred.committed_0::NoBranch 0.0
system.switch_cpus.branchPred.committed_0::Return 634724.7850710001
system.switch_cpus.branchPred.committed_0::CallDirect 508642.570779
system.switch_cpus.branchPred.committed_0::CallIndirect 126082.534383
system.switch_cpus.branchPred.committed_0::DirectCond 12599252.268006999
system.switch_cpus.branchPred.committed_0::DirectUncond 3306776.780913
system.switch_cpus.branchPred.committed_0::IndirectCond 0.0
system.switch_cpus.branchPred.committed_0::IndirectUncond 754579.733889
system.switch_cpus.branchPred.committed_0::total 17930058.673042003
system.switch_cpus.branchPred.mispredicted_0::NoBranch 0.0
system.switch_cpus.branchPred.mispredicted_0::Return 94.41676000000001
system.switch_cpus.branchPred.mispredicted_0::CallDirect 9168.937261000001
system.switch_cpus.branchPred.mispredicted_0::CallIndirect 32494.037035
system.switch_cpus.branchPred.mispredicted_0::DirectCond 298158.93050600006
system.switch_cpus.branchPred.mispredicted_0::DirectUncond 15517.934006000001
system.switch_cpus.branchPred.mispredicted_0::IndirectCond 0.0
system.switch_cpus.branchPred.mispredicted_0::IndirectUncond 26433.424005
system.switch_cpus.branchPred.mispredicted_0::total 381867.679573
system.switch_cpus.branchPred.targetProvider_0::NoTarget 8007611.381547001
system.switch_cpus.branchPred.targetProvider_0::BTB 9463395.127684003
system.switch_cpus.branchPred.targetProvider_0::RAS 672455.716238
system.switch_cpus.branchPred.targetProvider_0::Indirect 889087.0864569999
system.switch_cpus.branchPred.targetProvider_0::total 19032549.311926
system.switch_cpus.branchPred.targetWrong_0::NoBranch 227339.547222
system.switch_cpus.branchPred.targetWrong_0::Return 127486.02492700003
system.switch_cpus.branchPred.targetWrong_0::CallDirect 144.93183000000002
system.switch_cpus.branchPred.targetWrong_0::CallIndirect 48490.557611
system.switch_cpus.branchPred.targetWrong_0::DirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::DirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectCond 0.0
system.switch_cpus.branchPred.targetWrong_0::IndirectUncond 0.0
system.switch_cpus.branchPred.targetWrong_0::total 403461.06158999994
system.switch_cpus.branchPred.condPredicted 13477049.487695001
system.switch_cpus.branchPred.condPredictedTaken 5690490.353044
system.switch_cpus.branchPred.condIncorrect 403461.06158999994
system.switch_cpus.branchPred.predTakenBTBMiss 89655.05411
system.switch_cpus.branchPred.NotTakenMispredicted 275975.036663
system.switch_cpus.branchPred.TakenMispredicted 127486.02492700003
system.switch_cpus.branchPred.BTBLookups 19032549.311926
system.switch_cpus.branchPred.BTBUpdates 216458.441431
system.switch_cpus.branchPred.BTBHits 12626938.756010002
system.switch_cpus.branchPred.BTBHitRatio 0.6638176676
system.switch_cpus.branchPred.BTBMispredicted 98615.18895199998
system.switch_cpus.branchPred.indirectLookups 915283.2033489998
system.switch_cpus.branchPred.indirectHits 889087.0864569999
system.switch_cpus.branchPred.indirectMisses 26196.116892000002
system.switch_cpus.branchPred.indirectMispredicted 0.0
system.switch_cpus.branchPred.btb.lookups::NoBranch 0.0
system.switch_cpus.branchPred.btb.lookups::Return 672455.716238
system.switch_cpus.branchPred.btb.lookups::CallDirect 569607.3414410001
system.switch_cpus.branchPred.btb.lookups::CallIndirect 152014.913133
system.switch_cpus.branchPred.btb.lookups::DirectCond 13477049.487695001
system.switch_cpus.branchPred.btb.lookups::DirectUncond 3398153.5632029995
system.switch_cpus.branchPred.btb.lookups::IndirectCond 0.0
system.switch_cpus.branchPred.btb.lookups::IndirectUncond 763268.290216
system.switch_cpus.branchPred.btb.lookups::total 19032549.311926
system.switch_cpus.branchPred.btb.misses::NoBranch 0.0
system.switch_cpus.branchPred.btb.misses::Return 672455.716238
system.switch_cpus.branchPred.btb.misses::CallDirect 19594.165626000005
system.switch_cpus.branchPred.btb.misses::CallIndirect 152014.913133
system.switch_cpus.branchPred.btb.misses::DirectCond 4768837.739705001
system.switch_cpus.branchPred.btb.misses::DirectUncond 29439.730997999995
system.switch_cpus.branchPred.btb.misses::IndirectCond 0.0
system.switch_cpus.branchPred.btb.misses::IndirectUncond 763268.290216
system.switch_cpus.branchPred.btb.misses::total 6405610.555916001
system.switch_cpus.branchPred.btb.updates::NoBranch 0.0
system.switch_cpus.branchPred.btb.updates::Return 0.0
system.switch_cpus.branchPred.btb.updates::CallDirect 15074.181939999999
system.switch_cpus.branchPred.btb.updates::CallIndirect 0.0
system.switch_cpus.branchPred.btb.updates::DirectCond 181074.71234899998
system.switch_cpus.branchPred.btb.updates::DirectUncond 20309.547142
system.switch_cpus.branchPred.btb.updates::IndirectCond 0.0
system.switch_cpus.branchPred.btb.updates::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.updates::total 216458.441431
system.switch_cpus.branchPred.btb.mispredict::NoBranch 0.0
system.switch_cpus.branchPred.btb.mispredict::Return 0.0
system.switch_cpus.branchPred.btb.mispredict::CallDirect 15074.181939999999
system.switch_cpus.branchPred.btb.mispredict::CallIndirect 0.0
system.switch_cpus.branchPred.btb.mispredict::DirectCond 181074.71234899998
system.switch_cpus.branchPred.btb.mispredict::DirectUncond 20309.547142
system.switch_cpus.branchPred.btb.mispredict::IndirectCond 0.0
system.switch_cpus.branchPred.btb.mispredict::IndirectUncond 0.0
system.switch_cpus.branchPred.btb.mispredict::total 216458.441431
system.switch_cpus.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED 53949224171.77
system.switch_cpus.branchPred.indirectBranchPred.lookups 915283.2033489998
system.switch_cpus.branchPred.indirectBranchPred.hits 889087.0864569999
system.switch_cpus.branchPred.indirectBranchPred.misses 26196.116892000002
system.switch_cpus.branchPred.indirectBranchPred.targetRecords 59371.663402000006
system.switch_cpus.branchPred.indirectBranchPred.indirectRecords 974654.866751
system.switch_cpus.branchPred.indirectBranchPred.speculativeOverflows 0.0
system.switch_cpus.branchPred.ras.pushes 759353.0889770001
system.switch_cpus.branchPred.ras.pops 759353.154964
system.switch_cpus.branchPred.ras.squashes 124628.273129
system.switch_cpus.branchPred.ras.used 634724.7850710001
system.switch_cpus.branchPred.ras.correct 634630.368311
system.switch_cpus.branchPred.ras.incorrect 94.41676000000001
system.switch_cpus.commit.commitSquashedInsts 4070340.9505689996
system.switch_cpus.commit.branchMispredicts 368100.740099
system.switch_cpus.commit.numCommittedDist::samples 104145212.94116999
system.switch_cpus.commit.numCommittedDist::mean 1.077884636271
system.switch_cpus.commit.numCommittedDist::stdev 1.1360661157660001
system.switch_cpus.commit.numCommittedDist::underflows 0.0
system.switch_cpus.commit.numCommittedDist::0 44631295.324482
system.switch_cpus.commit.numCommittedDist::1 27793525.209299
system.switch_cpus.commit.numCommittedDist::2 11863070.671815
system.switch_cpus.commit.numCommittedDist::3 19857321.735574
system.switch_cpus.commit.numCommittedDist::overflows 0.0
system.switch_cpus.commit.numCommittedDist::min_value 0.0
system.switch_cpus.commit.numCommittedDist::max_value 3.0
system.switch_cpus.commit.numCommittedDist::total 104145212.94116999
system.switch_cpus.commit.amos 0.0
system.switch_cpus.commit.membars 453.542
system.switch_cpus.commit.functionCalls 634725.1051620002
system.switch_cpus.commit.committedInstType_0::No_OpClass 558.6928480000003
system.switch_cpus.commit.committedInstType_0::IntAlu 69493649.836803
system.switch_cpus.commit.committedInstType_0::IntMult 58555.403343000005
system.switch_cpus.commit.committedInstType_0::IntDiv 8762.419831
system.switch_cpus.commit.committedInstType_0::FloatAdd 11.325063
system.switch_cpus.commit.committedInstType_0::FloatCmp 242.20781800000006
system.switch_cpus.commit.committedInstType_0::FloatCvt 190.59011400000003
system.switch_cpus.commit.committedInstType_0::FloatMult 11.406327
system.switch_cpus.commit.committedInstType_0::FloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::FloatDiv 7.607229000000001
system.switch_cpus.commit.committedInstType_0::FloatMisc 826.8107640000002
system.switch_cpus.commit.committedInstType_0::FloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdAdd 634.854543
system.switch_cpus.commit.committedInstType_0::SimdAddAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdAlu 8593.752238000001
system.switch_cpus.commit.committedInstType_0::SimdCmp 14255.586
system.switch_cpus.commit.committedInstType_0::SimdCvt 8.68714
system.switch_cpus.commit.committedInstType_0::SimdMisc 15097.886628
system.switch_cpus.commit.committedInstType_0::SimdMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdShift 150.324295
system.switch_cpus.commit.committedInstType_0::SimdShiftAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatCvt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatDiv 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMisc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMult 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatMatMultAcc 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatSqrt 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceAlu 0.0
system.switch_cpus.commit.committedInstType_0::SimdReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceAdd 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatReduceCmp 0.0
system.switch_cpus.commit.committedInstType_0::SimdAes 0.0
system.switch_cpus.commit.committedInstType_0::SimdAesMix 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha1Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash 0.0
system.switch_cpus.commit.committedInstType_0::SimdSha256Hash2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma2 0.0
system.switch_cpus.commit.committedInstType_0::SimdShaSigma3 0.0
system.switch_cpus.commit.committedInstType_0::SimdPredAlu 0.0
system.switch_cpus.commit.committedInstType_0::Matrix 0.0
system.switch_cpus.commit.committedInstType_0::MatrixMov 0.0
system.switch_cpus.commit.committedInstType_0::MatrixOP 0.0
system.switch_cpus.commit.committedInstType_0::MemRead 23266654.522869
system.switch_cpus.commit.committedInstType_0::MemWrite 18223419.845798004
system.switch_cpus.commit.committedInstType_0::FloatMemRead 0.0
system.switch_cpus.commit.committedInstType_0::FloatMemWrite 0.0
system.switch_cpus.commit.committedInstType_0::IprAccess 0.0
system.switch_cpus.commit.committedInstType_0::InstPrefetch 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdStridedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdIndexedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdWholeRegisterStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commit.committedInstType_0::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commit.committedInstType_0::SimdExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdFloatExt 0.0
system.switch_cpus.commit.committedInstType_0::SimdConfig 0.0
system.switch_cpus.commit.committedInstType_0::total 111091631.75965099
system.switch_cpus.commit.commitEligibleSamples 19857321.735574
system.switch_cpus.commit.memOrderViolationEvents 0.0
system.switch_cpus.commit.PNDLoadViolations 20.683245000000003
system.switch_cpus.commitStats0.numInsts 100020540.72185402
system.switch_cpus.commitStats0.numOps 111091631.75965099
system.switch_cpus.commitStats0.numInstsNotNOP 99999999.78133999
system.switch_cpus.commitStats0.numOpsNotNOP 111071090.81913699
system.switch_cpus.commitStats0.cpi 1.0787356771180001
system.switch_cpus.commitStats0.ipc 0.9417027311610002
system.switch_cpus.commitStats0.numMemRefs 41490074.368667
system.switch_cpus.commitStats0.numFpInsts 0.0
system.switch_cpus.commitStats0.numIntInsts 99947047.961127
system.switch_cpus.commitStats0.numLoadInsts 23266654.522869
system.switch_cpus.commitStats0.numRMWLoadInsts 0.0
system.switch_cpus.commitStats0.numRMWALoadInsts 0.0
system.switch_cpus.commitStats0.numStoreInsts 18222966.303798
system.switch_cpus.commitStats0.numRMWStoreInsts 0.0
system.switch_cpus.commitStats0.numRMWAStoreInsts 0.0
system.switch_cpus.commitStats0.numVecInsts 217602.515916
system.switch_cpus.commitStats0.committedInstType::No_OpClass 558.6928480000003
system.switch_cpus.commitStats0.committedInstType::IntAlu 69493649.836803
system.switch_cpus.commitStats0.committedInstType::IntMult 58555.403343000005
system.switch_cpus.commitStats0.committedInstType::IntDiv 8762.419831
system.switch_cpus.commitStats0.committedInstType::FloatAdd 11.325063
system.switch_cpus.commitStats0.committedInstType::FloatCmp 242.20781800000006
system.switch_cpus.commitStats0.committedInstType::FloatCvt 190.59011400000003
system.switch_cpus.commitStats0.committedInstType::FloatMult 11.406327
system.switch_cpus.commitStats0.committedInstType::FloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::FloatDiv 7.607229000000001
system.switch_cpus.commitStats0.committedInstType::FloatMisc 826.8107640000002
system.switch_cpus.commitStats0.committedInstType::FloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAdd 634.854543
system.switch_cpus.commitStats0.committedInstType::SimdAddAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAlu 8593.752238000001
system.switch_cpus.commitStats0.committedInstType::SimdCmp 14255.586
system.switch_cpus.commitStats0.committedInstType::SimdCvt 8.68714
system.switch_cpus.commitStats0.committedInstType::SimdMisc 15097.886628
system.switch_cpus.commitStats0.committedInstType::SimdMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShift 150.324295
system.switch_cpus.commitStats0.committedInstType::SimdShiftAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatCvt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatDiv 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMisc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMult 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatMatMultAcc 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatSqrt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceAlu 0.0
system.switch_cpus.commitStats0.committedInstType::SimdReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceAdd 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatReduceCmp 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAes 0.0
system.switch_cpus.commitStats0.committedInstType::SimdAesMix 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha1Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash 0.0
system.switch_cpus.commitStats0.committedInstType::SimdSha256Hash2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma2 0.0
system.switch_cpus.commitStats0.committedInstType::SimdShaSigma3 0.0
system.switch_cpus.commitStats0.committedInstType::SimdPredAlu 0.0
system.switch_cpus.commitStats0.committedInstType::Matrix 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixMov 0.0
system.switch_cpus.commitStats0.committedInstType::MatrixOP 0.0
system.switch_cpus.commitStats0.committedInstType::MemRead 23266654.522869
system.switch_cpus.commitStats0.committedInstType::MemWrite 18223419.845798004
system.switch_cpus.commitStats0.committedInstType::FloatMemRead 0.0
system.switch_cpus.commitStats0.committedInstType::FloatMemWrite 0.0
system.switch_cpus.commitStats0.committedInstType::IprAccess 0.0
system.switch_cpus.commitStats0.committedInstType::InstPrefetch 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideMaskStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdStridedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdIndexedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdWholeRegisterStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad 0.0
system.switch_cpus.commitStats0.committedInstType::SimdUnitStrideSegmentedStore 0.0
system.switch_cpus.commitStats0.committedInstType::SimdExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdFloatExt 0.0
system.switch_cpus.commitStats0.committedInstType::SimdConfig 0.0
system.switch_cpus.commitStats0.committedInstType::total 111091631.75965099
system.switch_cpus.commitStats0.committedControl::IsControl 17930058.854683
system.switch_cpus.commitStats0.committedControl::IsDirectControl 16414671.801339999
system.switch_cpus.commitStats0.committedControl::IsIndirectControl 1515387.0533430001
system.switch_cpus.commitStats0.committedControl::IsCondControl 12599252.32113
system.switch_cpus.commitStats0.committedControl::IsUncondControl 5330806.533553
system.switch_cpus.commitStats0.committedControl::IsCall 634725.1051620002
system.switch_cpus.commitStats0.committedControl::IsReturn 634724.7850710001
system.switch_cpus.decode.idleCycles 40808234.80432399
system.switch_cpus.decode.blockedCycles 8420653.119454
system.switch_cpus.decode.runCycles 55533975.081939995
system.switch_cpus.decode.unblockCycles 533379.6229800001
system.switch_cpus.decode.squashCycles 368128.081955
system.switch_cpus.decode.branchResolved 9430551.816118
system.switch_cpus.decode.branchMispred 36250.614604
system.switch_cpus.decode.decodedInsts 116281813.230532
system.switch_cpus.decode.squashedInsts 29227.480752000007
system.switch_cpus.executeStats0.numInsts 113492241.62607
system.switch_cpus.executeStats0.numNop 22044.204411999996
system.switch_cpus.executeStats0.numBranches 18256627.750022
system.switch_cpus.executeStats0.numLoadInsts 23745265.423305
system.switch_cpus.executeStats0.numStoreInsts 18666545.297424998
system.switch_cpus.executeStats0.instRate 1.065825591524
system.switch_cpus.executeStats0.numCCRegReads 32840978.672688004
system.switch_cpus.executeStats0.numCCRegWrites 31896479.883803997
system.switch_cpus.executeStats0.numFpRegWrites 0.0
system.switch_cpus.executeStats0.numIntRegReads 117567550.76158002
system.switch_cpus.executeStats0.numIntRegWrites 69936539.36302501
system.switch_cpus.executeStats0.numMemRefs 42411810.72073001
system.switch_cpus.executeStats0.numMiscRegReads 11301220.255348999
system.switch_cpus.executeStats0.numMiscRegWrites 1349.0739590000003
system.switch_cpus.executeStats0.numVecAluAccesses 0.0
system.switch_cpus.executeStats0.numVecPredRegReads 38630.541871
system.switch_cpus.executeStats0.numVecPredRegWrites 13684.738812000001
system.switch_cpus.executeStats0.numVecRegReads 146860.594043
system.switch_cpus.executeStats0.numVecRegWrites 94569.56836399999
system.switch_cpus.executeStats0.numDiscardedOps 0.0
system.switch_cpus.fetch.predictedBranches 11024937.930379001
system.switch_cpus.fetch.cycles 62426742.90471199
system.switch_cpus.fetch.squashCycles 807023.6220740001
system.switch_cpus.fetch.miscStallCycles 32.940853
system.switch_cpus.fetch.pendingTrapStallCycles 822.0650210000001
system.switch_cpus.fetch.cacheLines 35266522.08154199
system.switch_cpus.fetch.icacheSquashes 175974.645244
system.switch_cpus.fetch.nisnDist::samples 105664370.71065302
system.switch_cpus.fetch.nisnDist::mean 1.1205437885449998
system.switch_cpus.fetch.nisnDist::stdev 1.2301349291939998
system.switch_cpus.fetch.nisnDist::underflows 0.0
system.switch_cpus.fetch.nisnDist::0 48341773.160592005
system.switch_cpus.fetch.nisnDist::1 23956419.563196007
system.switch_cpus.fetch.nisnDist::2 6676166.952668001
system.switch_cpus.fetch.nisnDist::3 26690011.034197
system.switch_cpus.fetch.nisnDist::overflows 0.0
system.switch_cpus.fetch.nisnDist::min_value 0.0
system.switch_cpus.fetch.nisnDist::max_value 3.0
system.switch_cpus.fetch.nisnDist::total 105664370.71065302
system.switch_cpus.fetchStats0.numInsts 105491809.42931297
system.switch_cpus.fetchStats0.numOps 0.0
system.switch_cpus.fetchStats0.fetchRate 0.9903763199719998
system.switch_cpus.fetchStats0.numBranches 19032549.311926
system.switch_cpus.fetchStats0.branchRate 0.178045339553
system.switch_cpus.fetchStats0.icacheStallCycles 42833239.80256499
system.switch_cpus.fetchStats0.numFetchSuspends 0.0
system.switch_cpus.iew.idleCycles 0.0
system.switch_cpus.iew.squashCycles 368128.081955
system.switch_cpus.iew.blockCycles 1660868.59606
system.switch_cpus.iew.unblockCycles 2204879.968287
system.switch_cpus.iew.dispatchedInsts 115145527.51838899
system.switch_cpus.iew.dispSquashedInsts 83211.716329
system.switch_cpus.iew.dispLoadInsts 24257925.565253
system.switch_cpus.iew.dispStoreInsts 18860882.948195
system.switch_cpus.iew.dispNonSpecInsts 1873.219448
system.switch_cpus.iew.iqFullEvents 4778.1476840000005
system.switch_cpus.iew.lsqFullEvents 2195787.36724
system.switch_cpus.iew.predictedTakenIncorrect 180730.600818
system.switch_cpus.iew.predictedNotTakenIncorrect 205259.77515200002
system.switch_cpus.iew.branchMispredicts 385990.37597000005
system.switch_cpus.iew.instsToCommit 113369572.546554
system.switch_cpus.iew.writebackCount 113292342.392969
system.switch_cpus.iew.producerInst 48156245.316305
system.switch_cpus.iew.consumerInst 77190851.996201
system.switch_cpus.iew.wbRate 1.064036513523
system.switch_cpus.iew.wbFanout 0.62391620555
system.switch_cpus.lsq0.forwLoads 76726.63463700001
system.switch_cpus.lsq0.squashedLoads 991270.6008539997
system.switch_cpus.lsq0.ignoredResponses 63.297922
system.switch_cpus.lsq0.memOrderViolation 23.073614
system.switch_cpus.lsq0.squashedStores 637463.514585
system.switch_cpus.lsq0.rescheduledLoads 25217.009935000002
system.switch_cpus.lsq0.blockedByCache 267.2831770000001
system.switch_cpus.lsq0.loadToUse::samples 23266654.100522004
system.switch_cpus.lsq0.loadToUse::mean 3.926598960632999
system.switch_cpus.lsq0.loadToUse::stdev 9.657963822885002
system.switch_cpus.lsq0.loadToUse::0-9 22953075.335999
system.switch_cpus.lsq0.loadToUse::10-19 22506.187401
system.switch_cpus.lsq0.loadToUse::20-29 208140.243735
system.switch_cpus.lsq0.loadToUse::30-39 5515.279672000001
system.switch_cpus.lsq0.loadToUse::40-49 859.1748509999999
system.switch_cpus.lsq0.loadToUse::50-59 1031.003778
system.switch_cpus.lsq0.loadToUse::60-69 3353.770644
system.switch_cpus.lsq0.loadToUse::70-79 347.214446
system.switch_cpus.lsq0.loadToUse::80-89 485.67104900000004
system.switch_cpus.lsq0.loadToUse::90-99 623.698029
system.switch_cpus.lsq0.loadToUse::100-109 671.0726249999999
system.switch_cpus.lsq0.loadToUse::110-119 868.8645790000002
system.switch_cpus.lsq0.loadToUse::120-129 1037.690731
system.switch_cpus.lsq0.loadToUse::130-139 1497.4538730000002
system.switch_cpus.lsq0.loadToUse::140-149 31357.672489000004
system.switch_cpus.lsq0.loadToUse::150-159 2300.827759
system.switch_cpus.lsq0.loadToUse::160-169 1211.68651
system.switch_cpus.lsq0.loadToUse::170-179 15499.099641
system.switch_cpus.lsq0.loadToUse::180-189 1513.620847
system.switch_cpus.lsq0.loadToUse::190-199 786.8995060000002
system.switch_cpus.lsq0.loadToUse::200-209 10814.762016
system.switch_cpus.lsq0.loadToUse::210-219 916.946941
system.switch_cpus.lsq0.loadToUse::220-229 125.982675
system.switch_cpus.lsq0.loadToUse::260-269 52.680672
system.switch_cpus.lsq0.loadToUse::270-279 37.094223
system.switch_cpus.lsq0.loadToUse::280-289 34.086695999999996
system.switch_cpus.lsq0.loadToUse::290-299 87.15599900000001
system.switch_cpus.lsq0.loadToUse::overflows 1810.7793710000003
system.switch_cpus.lsq0.loadToUse::min_value 1.1331069999999999
system.switch_cpus.lsq0.loadToUse::max_value 1080.1331819999998
system.switch_cpus.lsq0.loadToUse::total 23266654.100522004
system.switch_cpus.mmu.alignFaults 0.0
system.switch_cpus.mmu.prefetchFaults 0.0
system.switch_cpus.mmu.domainFaults 0.0
system.switch_cpus.mmu.permsFaults 0.0
system.switch_cpus.mmu.dtb.readHits 0.0
system.switch_cpus.mmu.dtb.readMisses 0.0
system.switch_cpus.mmu.dtb.writeHits 0.0
system.switch_cpus.mmu.dtb.writeMisses 0.0
system.switch_cpus.mmu.dtb.inserts 0.0
system.switch_cpus.mmu.dtb.flushTlb 0.0
system.switch_cpus.mmu.dtb.flushedEntries 0.0
system.switch_cpus.mmu.dtb.readAccesses 0.0
system.switch_cpus.mmu.dtb.writeAccesses 0.0
system.switch_cpus.mmu.dtb.hits 0.0
system.switch_cpus.mmu.dtb.misses 0.0
system.switch_cpus.mmu.dtb.accesses 0.0
system.switch_cpus.mmu.dtb_walker.walks 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 53949224171.77
system.switch_cpus.mmu.itb.instHits 0.0
system.switch_cpus.mmu.itb.instMisses 0.0
system.switch_cpus.mmu.itb.inserts 0.0
system.switch_cpus.mmu.itb.flushTlb 0.0
system.switch_cpus.mmu.itb.flushedEntries 0.0
system.switch_cpus.mmu.itb.instAccesses 0.0
system.switch_cpus.mmu.itb.hits 0.0
system.switch_cpus.mmu.itb.misses 0.0
system.switch_cpus.mmu.itb.accesses 0.0
system.switch_cpus.mmu.itb_walker.walks 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 53949224171.77
system.switch_cpus.mmu.l2_shared.instHits 0.0
system.switch_cpus.mmu.l2_shared.instMisses 0.0
system.switch_cpus.mmu.l2_shared.inserts 0.0
system.switch_cpus.mmu.l2_shared.flushTlb 0.0
system.switch_cpus.mmu.l2_shared.flushedEntries 0.0
system.switch_cpus.mmu.l2_shared.instAccesses 0.0
system.switch_cpus.mmu.l2_shared.hits 0.0
system.switch_cpus.mmu.l2_shared.misses 0.0
system.switch_cpus.mmu.l2_shared.accesses 0.0
system.switch_cpus.mmu.stage2_dtb.readHits 0.0
system.switch_cpus.mmu.stage2_dtb.readMisses 0.0
system.switch_cpus.mmu.stage2_dtb.writeHits 0.0
system.switch_cpus.mmu.stage2_dtb.writeMisses 0.0
system.switch_cpus.mmu.stage2_dtb.inserts 0.0
system.switch_cpus.mmu.stage2_dtb.flushTlb 0.0
system.switch_cpus.mmu.stage2_dtb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_dtb.readAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.writeAccesses 0.0
system.switch_cpus.mmu.stage2_dtb.hits 0.0
system.switch_cpus.mmu.stage2_dtb.misses 0.0
system.switch_cpus.mmu.stage2_dtb.accesses 0.0
system.switch_cpus.mmu.stage2_dtb_walker.walks 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_dtb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 53949224171.77
system.switch_cpus.mmu.stage2_itb.instHits 0.0
system.switch_cpus.mmu.stage2_itb.instMisses 0.0
system.switch_cpus.mmu.stage2_itb.inserts 0.0
system.switch_cpus.mmu.stage2_itb.flushTlb 0.0
system.switch_cpus.mmu.stage2_itb.flushedEntries 0.0
system.switch_cpus.mmu.stage2_itb.instAccesses 0.0
system.switch_cpus.mmu.stage2_itb.hits 0.0
system.switch_cpus.mmu.stage2_itb.misses 0.0
system.switch_cpus.mmu.stage2_itb.accesses 0.0
system.switch_cpus.mmu.stage2_itb_walker.walks 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Requested::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Data 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::Inst 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin_Completed::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.requestOrigin::total 0.0
system.switch_cpus.mmu.stage2_itb_walker.power_state.pwrStateResidencyTicks::UNDEFINED 53949224171.77
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 53949224171.77
system.switch_cpus.rename.squashCycles 368128.081955
system.switch_cpus.rename.idleCycles 41233714.25005899
system.switch_cpus.rename.blockCycles 4894058.226229999
system.switch_cpus.rename.serializeStallCycles 324314.79371
system.switch_cpus.rename.runCycles 55611202.12651001
system.switch_cpus.rename.unblockCycles 3232953.2321889997
system.switch_cpus.rename.renamedInsts 115916715.213466
system.switch_cpus.rename.ROBFullEvents 126383.95411800001
system.switch_cpus.rename.IQFullEvents 26771.073082
system.switch_cpus.rename.LQFullEvents 313968.45884200005
system.switch_cpus.rename.SQFullEvents 2530673.162975
system.switch_cpus.rename.fullRegistersEvents 119803.865107
system.switch_cpus.rename.renamedOperands 115363807.79135498
system.switch_cpus.rename.lookups 172864274.17138398
system.switch_cpus.rename.intLookups 120255642.648511
system.switch_cpus.rename.vecLookups 154774.807303
system.switch_cpus.rename.vecPredLookups 27582.484247000004
system.switch_cpus.rename.committedMaps 110283467.70799202
system.switch_cpus.rename.undoneMaps 5080338.32483
system.switch_cpus.rename.serializing 12842.088169999999
system.switch_cpus.rename.tempSerializing 771.122227
system.switch_cpus.rename.skidInsts 827300.54769
system.switch_cpus.rob.reads 199449791.659736
system.switch_cpus.rob.writes 231845080.63005698
system.switch_cpus.rob.squashedLoads 1010220.317332
system.switch_cpus.rob.squashedRMWLoads 0.0
system.switch_cpus.rob.squashedRMWALoads 0.0
system.switch_cpus.rob.squashedStores 654011.5504610001
system.switch_cpus.rob.squashedRMWStores 0.0
system.switch_cpus.rob.squashedRMWAStores 0.0
system.switch_cpus.thread_0.numInsts 99999999.78133999
system.switch_cpus.thread_0.numOps 111071090.81913699
system.switch_cpus.thread_0.numMemRefs 0.0
system.tol2bus.transDist::ReadResp 652128.424573
system.tol2bus.transDist::WritebackDirty 116992.55962899998
system.tol2bus.transDist::WritebackClean 424273.83825
system.tol2bus.transDist::CleanEvict 174282.89883
system.tol2bus.transDist::ReadExReq 28080.341326999995
system.tol2bus.transDist::ReadExResp 28080.341326999995
system.tol2bus.transDist::ReadCleanReq 424314.583906
system.tol2bus.transDist::ReadSharedReq 227813.84066700004
system.tol2bus.pktCount::total 2040669.499654
system.tol2bus.pktSize::total 77702719.607808
system.tol2bus.snoops 35359.357743
system.tol2bus.snoopTraffic 471690.874048
system.tol2bus.snoopFanout::samples 715598.2615649999
system.tol2bus.snoopFanout::mean 3.2623175e-05
system.tol2bus.snoopFanout::stdev 0.005181690627999999
system.tol2bus.snoopFanout::underflows 0.0
system.tol2bus.snoopFanout::0 715576.6122900002
system.tol2bus.snoopFanout::1 21.649275
system.tol2bus.snoopFanout::2 0.0
system.tol2bus.snoopFanout::overflows 0.0
system.tol2bus.snoopFanout::min_value 0.0
system.tol2bus.snoopFanout::max_value 0.9641080000000001
system.tol2bus.snoopFanout::total 715598.2615649999
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 53949224171.77
system.tol2bus.reqLayer0.occupancy 1214112402.4100003
system.tol2bus.reqLayer0.utilization 0.0002107
system.tol2bus.respLayer0.occupancy 636588534.9652162
system.tol2bus.respLayer0.utilization 0.0
system.tol2bus.respLayer1.occupancy 383971861.5136511
system.tol2bus.respLayer1.utilization 0.0
system.tol2bus.snoop_filter.totRequests 1360430.5958319998
system.tol2bus.snoop_filter.hitSingleRequests 680191.494268
system.tol2bus.snoop_filter.hitMultiRequests 7.266618000000001
system.tol2bus.snoop_filter.totSnoops 14.381905000000001
system.tol2bus.snoop_filter.hitSingleSnoops 14.381905000000001
system.tol2bus.snoop_filter.hitMultiSnoops 0.0
system.voltage_domain.voltage 1.0
system.workload.inst.arm 0.0
system.workload.inst.quiesce 0.0
system.l2.writebacks::writebacks 7369.293385
system.l2.writebacks::total 7369.293385
system.l2.tags.occupancies::writebacks 14.231078703016003
system.l2.tags.avgOccs::writebacks 0.000434170577
system.l2.tags.ageTaskId_1024::4 20904.156892
system.mem_ctrls.avgPriority_writebacks::samples 7369.293385
system.mem_ctrls.requestorWriteAccesses::writebacks 7369.293385
system.mem_ctrls.requestorWriteAvgLat::writebacks 93627068.33093601
system.mem_ctrls.dram.bytesWritten::writebacks 471634.77664
system.mem_ctrls.dram.bytesWritten::total 471634.77664
system.mem_ctrls.dram.numWrites::writebacks 7369.293385
system.mem_ctrls.dram.numWrites::total 7369.293385
system.mem_ctrls.dram.bwWrite::writebacks 7985838.643108
system.mem_ctrls.dram.bwWrite::total 7985838.643108
system.mem_ctrls.dram.bwTotal::writebacks 7985838.643108
system.membus.transDist::WritebackDirty 7369.293385
system.membus.transDist::CleanEvict 27974.806683000003
system.switch_cpus.lsq0.loadToUse::230-239 31.459159999999997
system.switch_cpus.lsq0.loadToUse::240-249 25.431619
system.switch_cpus.lsq0.loadToUse::250-259 35.329435
system.l2.InvalidateReq.hits::switch_cpus.data 15.319439000000001
system.l2.InvalidateReq.hits::total 15.319439000000001
system.l2.InvalidateReq.misses::switch_cpus.data 15.477322000000001
system.l2.InvalidateReq.misses::total 15.477322000000001
system.l2.InvalidateReq.accesses::switch_cpus.data 30.137168999999997
system.l2.InvalidateReq.accesses::total 30.137168999999997
system.l2.InvalidateReq.missRate::switch_cpus.data 0.46663385514899997
system.l2.InvalidateReq.missRate::total 0.46663385514899997
system.l2.InvalidateReq.mshrMisses::switch_cpus.data 15.477322000000001
system.l2.InvalidateReq.mshrMisses::total 15.477322000000001
system.l2.InvalidateReq.mshrMissLatency::switch_cpus.data 294921.724
system.l2.InvalidateReq.mshrMissLatency::total 294921.724
system.l2.InvalidateReq.mshrMissRate::switch_cpus.data 0.46663385514899997
system.l2.InvalidateReq.mshrMissRate::total 0.46663385514899997
system.l2.InvalidateReq.avgMshrMissLatency::switch_cpus.data 15950.194539465829
system.l2.InvalidateReq.avgMshrMissLatency::total 15950.194539465829
system.l2.UpgradeReq.hits::switch_cpus.data 0.878705
system.l2.UpgradeReq.hits::total 0.878705
system.l2.UpgradeReq.accesses::switch_cpus.data 0.878705
system.l2.UpgradeReq.accesses::total 0.878705
system.mem_ctrls.rdPerTurnAround::samples 446.9554320000001
system.mem_ctrls.rdPerTurnAround::mean 105.96916716742601
system.mem_ctrls.rdPerTurnAround::gmean 67.757091231787
system.mem_ctrls.rdPerTurnAround::stdev 577.3424043416751
system.mem_ctrls.rdPerTurnAround::0-1023 443.444785
system.mem_ctrls.rdPerTurnAround::1024-2047 1.101129
system.mem_ctrls.rdPerTurnAround::17408-18431 0.275997
system.mem_ctrls.rdPerTurnAround::total 446.9554320000001
system.mem_ctrls.wrPerTurnAround::samples 446.9554320000001
system.mem_ctrls.wrPerTurnAround::mean 12.106198580167002
system.mem_ctrls.wrPerTurnAround::gmean 12.091279001679
system.mem_ctrls.wrPerTurnAround::stdev 0.6157237403050001
system.mem_ctrls.wrPerTurnAround::16 347.287258
system.mem_ctrls.wrPerTurnAround::17 6.8346160000000005
system.mem_ctrls.wrPerTurnAround::18 89.05709100000001
system.mem_ctrls.wrPerTurnAround::19 3.622288
system.mem_ctrls.wrPerTurnAround::total 446.9554320000001
system.mem_ctrls.requestorWriteBytes::writebacks 470256.19212799997
system.mem_ctrls.requestorWriteRate::writebacks 7960609.983797468
system.mem_ctrls.requestorWriteTotalLat::writebacks 814975509607.0977
system.membus.transDist::InvalidateReq 15.477322000000001
system.switch_cpus.nonSpecInstsAdded 1873.219448
system.switch_cpus.squashedNonSpecRemoved 963.1372929999998
system.switch_cpus.commit.commitNonSpecStalls 910.082155
system.switch_cpus.fetch.icacheWaitRetryStallCycles 22.970661
system.tol2bus.transDist::UpgradeReq 0.878705
system.tol2bus.transDist::UpgradeResp 0.878705
system.tol2bus.transDist::InvalidateReq 30.137168999999997
system.tol2bus.transDist::InvalidateResp 30.137168999999997
system.l2.tags.ageTaskId_1024::0 11.689079999999999
system.mem_ctrls.rdPerTurnAround::21504-22527 0.002107
system.mem_ctrls.wrPerTurnAround::20 0.137323
system.mem_ctrls.wrPerTurnAround::21 0.012642
system.mem_ctrls.wrPerTurnAround::24 0.002107
system.mem_ctrls.wrPerTurnAround::26 0.002107
system.mem_ctrls.rdPerTurnAround::18432-19455 0.230323
system.mem_ctrls.rdPerTurnAround::32-63 0.12012
system.mem_ctrls.rdPerTurnAround::64-95 0.58487
system.mem_ctrls.rdPerTurnAround::96-127 0.56914
system.mem_ctrls.rdPerTurnAround::128-159 0.27313000000000004
system.mem_ctrls.rdPerTurnAround::160-191 0.07865
system.mem_ctrls.rdPerTurnAround::192-223 0.024310000000000002
system.mem_ctrls.rdPerTurnAround::224-255 0.01573
system.mem_ctrls.rdPerTurnAround::256-287 0.00572
system.mem_ctrls.rdPerTurnAround::288-319 0.00429
system.mem_ctrls.rdPerTurnAround::320-351 0.00429
system.mem_ctrls.rdPerTurnAround::352-383 0.00286
system.mem_ctrls.rdPerTurnAround::384-415 0.00143
system.mem_ctrls.rdPerTurnAround::448-479 0.00143
system.mem_ctrls.rdPerTurnAround::480-511 0.00143
system.mem_ctrls.rdPerTurnAround::576-607 0.00286
system.mem_ctrls.rdPerTurnAround::16384-17407 0.227991
CPI 1.0789845190806577

Per-Address PND Load Violations:
