-- Catapult Ultra Synthesis: Report                                              
-- ------------------------- ---------------------------------------------------
-- Version:                  10.5c/896140 Production Release                     
-- Build Date:               Sun Sep  6 22:45:38 PDT 2020                        
                                                                                 
-- Generated by:             jd4691@newnano.poly.edu                             
-- Generated date:           Thu Sep 09 23:06:31 EDT 2021                        

Solution Settings: ntt_flat.v3
  Current state: extract
  Project: Catapult_1
  
  Design Input Files Specified
    $PROJECT_HOME/src/ntt.cpp
      $PROJECT_HOME/include/ntt.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_math.h
            $MGC_HOME/shared/include/ac_math/ac_abs.h
              $MGC_HOME/shared/include/ac_int.h
              $MGC_HOME/shared/include/ac_fixed.h
              $MGC_HOME/shared/include/ac_float.h
              $MGC_HOME/shared/include/ac_complex.h
              $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
                $MGC_HOME/shared/include/ac_math/ac_shift.h
                $MGC_HOME/shared/include/ac_math/ac_normalize.h
            $MGC_HOME/shared/include/ac_math/ac_arccos_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_arcsin_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_atan_pwl.h
              $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_atan_pwl_ha.h
              $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl_ha.h
            $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_div.h
            $MGC_HOME/shared/include/ac_math/ac_hcordic.h
            $MGC_HOME/shared/include/ac_math/ac_inverse_sqrt_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_log_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_pow_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_sincos_lut.h
            $MGC_HOME/shared/include/ac_math/ac_sqrt.h
            $MGC_HOME/shared/include/ac_math/ac_tan_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_softmax_pwl.h
        $PROJECT_HOME/include/utils.h
    $PROJECT_HOME/src/utils.cpp
      $PROJECT_HOME/include/utils.h
        $PROJECT_HOME/include/config.h
          $MGC_HOME/shared/include/ac_math.h
            $MGC_HOME/shared/include/ac_math/ac_abs.h
              $MGC_HOME/shared/include/ac_int.h
              $MGC_HOME/shared/include/ac_fixed.h
              $MGC_HOME/shared/include/ac_float.h
              $MGC_HOME/shared/include/ac_complex.h
              $MGC_HOME/shared/include/ac_math/ac_sqrt_pwl.h
                $MGC_HOME/shared/include/ac_math/ac_shift.h
                $MGC_HOME/shared/include/ac_math/ac_normalize.h
            $MGC_HOME/shared/include/ac_math/ac_arccos_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_arcsin_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_atan_pwl.h
              $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_atan_pwl_ha.h
              $MGC_HOME/shared/include/ac_math/ac_reciprocal_pwl_ha.h
            $MGC_HOME/shared/include/ac_math/ac_atan2_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_div.h
            $MGC_HOME/shared/include/ac_math/ac_hcordic.h
            $MGC_HOME/shared/include/ac_math/ac_inverse_sqrt_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_log_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_pow_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_sigmoid_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_sincos_cordic.h
            $MGC_HOME/shared/include/ac_math/ac_sincos_lut.h
            $MGC_HOME/shared/include/ac_math/ac_sqrt.h
            $MGC_HOME/shared/include/ac_math/ac_tan_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_tanh_pwl.h
            $MGC_HOME/shared/include/ac_math/ac_softmax_pwl.h
  
  Processes/Blocks in Design
    Process        Real Operation(s) count Latency Throughput Reset Length II Comments 
    -------------- ----------------------- ------- ---------- ------------ -- --------
    /ntt_flat/core                      58   12437      12440            0  0          
    Design Total:                       58   12437      12440            0  0          
    
  Bill Of Materials (Datapath)
    Component Name                                             Area Score Area(DSP) Area(LUTs) Area(MUX_CARRYs) Delay Post Alloc Post Assign 
    ---------------------------------------------------------- ---------- --------- ---------- ---------------- ----- ---------- -----------
    [Lib: amba]                                                                                                                              
    ccs_axi4_slave_mem(1,0,1024,32,32,10,0,0,12,32,1,1,1,0,0)     960.000     0.000      0.000            0.000 0.950          1           1 
    ccs_axi4_slave_mem(4,0,1024,32,32,10,0,0,12,32,1,1,1,0,0)     960.000     0.000      0.000            0.000 0.950          1           1 
    ccs_axi4_slave_mem(5,0,1024,32,32,10,0,0,12,32,1,1,1,0,0)     960.000     0.000      0.000            0.000 0.950          1           1 
    ccs_axi4_slave_mem(6,0,11264,32,32,14,0,0,14,32,1,1,1,0,0)    960.000     0.000      0.000            0.000 0.950          1           1 
    [Lib: ccs_ioport]                                                                                                                        
    ccs_in(2,32)                                                    0.000     0.000      0.000            0.000 0.000          1           1 
    ccs_in(3,32)                                                    0.000     0.000      0.000            0.000 0.000          1           0 
    [Lib: mgc_Xilinx-VIRTEX-7-1_beh]                                                                                                         
    mgc_add(10,0,2,1,11)                                           10.000     0.000     10.000            9.000 1.125          1           0 
    mgc_add(13,0,13,0,13)                                          13.000     0.000     13.000           12.000 1.170          1           1 
    mgc_add(14,0,10,0,14)                                          14.000     0.000     14.000           13.000 1.185          1           1 
    mgc_add(14,0,9,0,14)                                           14.000     0.000     14.000           13.000 1.185          1           1 
    mgc_add(32,0,32,0,32)                                          32.000     0.000     32.000           31.000 1.455          6           4 
    mgc_add(33,0,32,0,33)                                          33.000     0.000     33.000           32.000 1.470          2           2 
    mgc_add(4,0,1,1,4)                                              4.000     0.000      4.000            3.000 1.035          1           0 
    mgc_add(4,0,2,1,4)                                              4.000     0.000      4.000            3.000 1.035          1           1 
    mgc_add(4,0,4,0,4)                                              4.000     0.000      4.000            3.000 1.035          4           5 
    mgc_add(5,0,5,0,5)                                              5.000     0.000      5.000            4.000 1.050          1           1 
    mgc_add(9,0,2,1,10)                                             9.000     0.000      9.000            8.000 1.110          1           1 
    mgc_and(1,2)                                                    1.000     0.000      1.000            0.000 0.560          0          54 
    mgc_and(1,3)                                                    1.000     0.000      1.000            0.000 0.560          0           2 
    mgc_and(1,4)                                                    1.000     0.000      1.000            0.000 0.560          0           1 
    mgc_and(1,5)                                                    1.000     0.000      1.000            0.000 0.560          0           1 
    mgc_and(10,2)                                                  10.000     0.000     10.000            0.000 0.560          0           4 
    mgc_and(14,2)                                                  14.000     0.000     14.000            0.000 0.560          0           2 
    mgc_and(32,2)                                                  32.000     0.000     32.000            0.000 0.560          0           1 
    mgc_and(4,2)                                                    4.000     0.000      4.000            0.000 0.560          0           1 
    mgc_and(9,2)                                                    9.000     0.000      9.000            0.000 0.560          0           2 
    mgc_mul(10,0,10,0,10)                                         607.000     1.000      0.000            0.000 4.506          1           1 
    mgc_mul(9,0,10,0,13)                                          607.000     1.000      0.000            0.000 4.647          1           1 
    mgc_mul_pipe(32,0,32,0,32,1,1,0,1,2,2)                       1950.000     3.000      0.000            0.000 3.255          1           1 
    mgc_mul_pipe(32,0,32,0,52,1,1,0,1,2,2)                       2600.000     4.000      0.000            0.000 1.785          1           1 
    mgc_mux(1,1,2)                                                  1.000     0.000      1.000            0.000 0.090          0           1 
    mgc_mux(14,1,2)                                                14.000     0.000     14.000            0.000 0.090          0           2 
    mgc_mux(32,1,2)                                                32.000     0.000     32.000            0.000 0.090          3          14 
    mgc_mux(4,1,2)                                                  4.000     0.000      4.000            0.000 0.090          0           5 
    mgc_mux(9,1,2)                                                  9.000     0.000      9.000            0.000 0.090          0           2 
    mgc_mux1hot(1,3)                                                1.446     0.000      1.446            0.000 0.560          0           1 
    mgc_mux1hot(32,4)                                              58.571     0.000     58.571            0.000 1.520          0           1 
    mgc_mux1hot(9,3)                                               13.017     0.000     13.017            0.000 0.560          0           1 
    mgc_nor(1,2)                                                    1.000     0.000      1.000            0.000 0.560          0          18 
    mgc_not(1)                                                      0.000     0.000      0.000            0.000 0.000          0          32 
    mgc_not(14)                                                     0.000     0.000      0.000            0.000 0.000          0           1 
    mgc_not(32)                                                     0.000     0.000      0.000            0.000 0.000          0           6 
    mgc_not(4)                                                      0.000     0.000      0.000            0.000 0.000          0           2 
    mgc_or(1,2)                                                     1.000     0.000      1.000            0.000 0.560          0          16 
    mgc_or(1,3)                                                     1.000     0.000      1.000            0.000 0.560          0           5 
    mgc_or(1,7)                                                     2.000     0.000      2.000            0.000 1.520          0           1 
    mgc_reg_pos(1,0,0,0,0,1,1)                                      0.000     0.000      0.000            0.000 0.390          0           7 
    mgc_reg_pos(1,0,0,1,1,0,0)                                      0.000     0.000      0.000            0.000 0.390          0           6 
    mgc_reg_pos(1,0,0,1,1,1,1)                                      0.000     0.000      0.000            0.000 0.390          0          16 
    mgc_reg_pos(10,0,0,0,0,1,1)                                     0.000     0.000      0.000            0.000 0.390          0          14 
    mgc_reg_pos(11,0,0,1,1,1,1)                                     0.000     0.000      0.000            0.000 0.390          0           1 
    mgc_reg_pos(13,0,0,0,0,1,1)                                     0.000     0.000      0.000            0.000 0.390          0           1 
    mgc_reg_pos(14,0,0,0,0,1,1)                                     0.000     0.000      0.000            0.000 0.390          0           2 
    mgc_reg_pos(32,0,0,0,0,1,1)                                     0.000     0.000      0.000            0.000 0.390          0          16 
    mgc_reg_pos(32,0,0,1,1,1,1)                                     0.000     0.000      0.000            0.000 0.390          0           1 
    mgc_reg_pos(4,0,0,0,0,1,1)                                      0.000     0.000      0.000            0.000 0.390          0          16 
    mgc_reg_pos(9,0,0,0,0,1,1)                                      0.000     0.000      0.000            0.000 0.390          0           9 
    mgc_shift_l(1,0,4,10)                                           8.738     0.000      8.738            0.000 0.560          1           1 
    mgc_shift_l(9,0,4,14)                                          21.708     0.000     21.708            0.000 1.520          1           1 
    mgc_shift_r(11,0,4,10)                                         20.054     0.000     20.054            0.000 1.520          1           1 
    mgc_shift_r(9,0,4,9)                                           16.683     0.000     16.683            0.000 1.520          1           0 
    [Lib: mgc_ioport]                                                                                                                        
    mgc_io_sync(0)                                                  0.000     0.000      0.000            0.000 0.000          6           6 
                                                                                                                                             
    TOTAL AREA (After Assignment):                              10736.534     9.000   1133.000          256.000                              
    
  Area Scores
                      Post-Scheduling   Post-DP & FSM Post-Assignment 
    ----------------- --------------- --------------- ---------------
    Total Area Score:  10114.2         11613.3         10740.5        
    Total Reg:             0.0             0.0             0.0        
                                                                      
    DataPath:          10114.2 (100%)  11609.3 (100%)  10736.5 (100%) 
      MUX:                96.0   (1%)   1389.2  (12%)    588.0   (5%) 
      FUNC:             6178.2  (61%)   6182.2  (53%)   6087.5  (57%) 
      LOGIC:               0.0           198.0   (2%)    221.0   (2%) 
      BUFFER:              0.0             0.0             0.0        
      MEM:              3840.0  (38%)   3840.0  (33%)   3840.0  (36%) 
      ROM:                 0.0             0.0             0.0        
      REG:                 0.0             0.0             0.0        
                                                                      
    
    FSM:                   0.0             4.0   (0%)      4.0   (0%) 
      FSM-REG:             0.0             0.0             0.0        
      FSM-COMB:            0.0             4.0 (100%)      4.0 (100%) 
                                                                      
    
  Register-to-Variable Mappings
    Register                                          Size(bits) Gated Register CG Opt Done Variables                                             
    ------------------------------------------------- ---------- -------------- ----------- -----------------------------------------------------
    INNER_LOOP:tf:asn.itm                                     32         Y                  INNER_LOOP:tf:asn.itm                                 
                                                                                            modulo_sub:_qr.lpi#3.dfm.1                            
    INNER_LOOP:tf:asn.itm.1                                   32         Y                  INNER_LOOP:tf:asn.itm.1                               
                                                                                            modulo_sub:base.sva                                   
    INNER_LOOP:tf_h:asn.itm                                   32         Y           Y      INNER_LOOP:tf_h:asn.itm                               
    butterFly:f1.sva.1                                        32         Y                  butterFly:f1.sva.1                                    
                                                                                            modulo_add:base.sva                                   
    modulo_add:mux.itm.1                                      32         Y           Y      modulo_add:mux.itm.1                                  
    modulo_add:mux.itm.2                                      32         Y           Y      modulo_add:mux.itm.2                                  
    modulo_add:mux.itm.3                                      32         Y           Y      modulo_add:mux.itm.3                                  
    modulo_add:mux.itm.4                                      32         Y                  modulo_add:mux.itm.4                                  
    mult:res.sva                                              32         Y                  mult:res.sva                                          
                                                                                            mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.2              
    mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1                  32         Y           Y      mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1              
    mult:z_:asn.itm.1                                         32         Y           Y      mult:z_:asn.itm.1                                     
    p.sva                                                     32         Y           Y      p.sva                                                 
    result:rsci.s_din.bfwt                                    32         Y           Y      result:rsci.s_din.bfwt                                
    result:rsci.s_dout.core                                   32         Y                  result:rsci.s_dout.core                               
    twiddle:rsci.s_din.bfwt                                   32         Y           Y      twiddle:rsci.s_din.bfwt                               
    twiddle_h:rsci.s_din.bfwt                                 32         Y           Y      twiddle_h:rsci.s_din.bfwt                             
    vec:rsci.s_din.bfwt                                       32         Y           Y      vec:rsci.s_din.bfwt                                   
    INNER_LOOP:k(13:0).sva.1                                  14         Y                  INNER_LOOP:k(13:0).sva.1                              
                                                                                            INNER_LOOP:j:slc(INNER_LOOP:j(9:0))(8-0).itm          
    INNER_LOOP:k:lshift.itm                                   14         Y           Y      INNER_LOOP:k:lshift.itm                               
    INNER_LOOP:idx1:mul:cmp.z.oreg                            13         Y                  INNER_LOOP:idx1:mul:cmp.z.oreg                        
    for:i(10:0).sva#1                                         11         Y                  for:i(10:0).sva#1                                     
    INNER_LOOP:idx1:mul:cmp.b                                 10         Y                  INNER_LOOP:idx1:mul:cmp.b                             
    INNER_LOOP:tf:mul:cmp.a                                   10         Y           Y      INNER_LOOP:tf:mul:cmp.a                               
    INNER_LOOP:tf:mul:cmp.b                                   10         Y           Y      INNER_LOOP:tf:mul:cmp.b                               
    INNER_LOOP:tf:mul:cmp.z.oreg                              10         Y                  INNER_LOOP:tf:mul:cmp.z.oreg                          
    butterFly:idx2(13:0).sva(9:0)                             10         Y                  butterFly:idx2(13:0).sva(9:0)                         
    butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1            10         Y           Y      butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1        
    butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2            10         Y           Y      butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2        
    butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3            10         Y           Y      butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3        
    butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4            10         Y           Y      butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4        
    butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5            10         Y           Y      butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5        
    operator<<<33,true>:return(9:0).sva                       10         Y           Y      operator<<<33,true>:return(9:0).sva                   
    operator>><20,false>:rshift.psp.sva                       10         Y           Y      operator>><20,false>:rshift.psp.sva                   
    reg(twiddle:rsci.s_raddr.core).cse                        10         Y           Y      reg(twiddle:rsci.s_raddr.core).cse                    
    vec:rsci.s_raddr.core                                     10         Y                  vec:rsci.s_raddr.core                                 
    INNER_LOOP:idx1:mul:cmp.a                                  9         Y           Y      INNER_LOOP:idx1:mul:cmp.a                             
    INNER_LOOP:j(9:0).sva(8:0)                                 9         Y           Y      INNER_LOOP:j(9:0).sva(8:0)                            
    butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1          9         Y           Y      butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1     
    butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2          9         Y           Y      butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2     
    butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3          9         Y           Y      butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3     
    butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4          9         Y           Y      butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4     
    butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5          9         Y                  butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5     
    result:rsci.s_raddr.core(9:1)                              9         Y                  result:rsci.s_raddr.core(9:1)                         
    result:rsci.s_waddr.core(9:1)                              9         Y                  result:rsci.s_waddr.core(9:1)                         
    STAGE_LOOP:i(3:0).sva                                      4         Y           Y      STAGE_LOOP:i(3:0).sva                                 
    butterFly:f2:acc.itm                                       4         Y           Y      butterFly:f2:acc.itm                                  
    operator+<20,false>#1:acc.itm                              4         Y           Y      operator+<20,false>#1:acc.itm                         
    operator+<20,false>#1:acc.itm.1                            4         Y           Y      operator+<20,false>#1:acc.itm.1                       
    operator+<20,false>#1:acc.itm.2                            4         Y           Y      operator+<20,false>#1:acc.itm.2                       
    operator+<20,false>#1:acc.itm.3                            4         Y           Y      operator+<20,false>#1:acc.itm.3                       
    operator+<20,false>#1:acc.itm.4                            4         Y           Y      operator+<20,false>#1:acc.itm.4                       
    operator+<20,false>#1:acc.itm.5                            4         Y           Y      operator+<20,false>#1:acc.itm.5                       
    operator+<20,false>:acc.itm                                4         Y                  operator+<20,false>:acc.itm                           
                                                                                            operator+<20,false>:acc.itm.5                         
    operator+<20,false>:acc.itm.1                              4         Y           Y      operator+<20,false>:acc.itm.1                         
    operator+<20,false>:acc.itm.2                              4         Y           Y      operator+<20,false>:acc.itm.2                         
    operator+<20,false>:acc.itm.3                              4         Y           Y      operator+<20,false>:acc.itm.3                         
    operator+<20,false>:acc.itm.4                              4         Y           Y      operator+<20,false>:acc.itm.4                         
    operator-<20,false>:acc.psp.sva                            4         Y           Y      operator-<20,false>:acc.psp.sva                       
    result:rsci.s_raddr.core(13:10)                            4         Y                  result:rsci.s_raddr.core(13:10)                       
    result:rsci.s_waddr.core(13:10)                            4         Y                  result:rsci.s_waddr.core(13:10)                       
    INNER_LOOP.stage_0                                         1         Y                  INNER_LOOP.stage_0                                    
    INNER_LOOP.stage_0.1                                       1         Y           Y      INNER_LOOP.stage_0.1                                  
    INNER_LOOP.stage_0.2                                       1         Y           Y      INNER_LOOP.stage_0.2                                  
    INNER_LOOP.stage_0.3                                       1         Y           Y      INNER_LOOP.stage_0.3                                  
    INNER_LOOP.stage_0.4                                       1         Y           Y      INNER_LOOP.stage_0.4                                  
    INNER_LOOP.stage_0.5                                       1         Y           Y      INNER_LOOP.stage_0.5                                  
    INNER_LOOP.stage_0.6                                       1         Y           Y      INNER_LOOP.stage_0.6                                  
    INNER_LOOP.stage_0.7                                       1         Y           Y      INNER_LOOP.stage_0.7                                  
    INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.1              1         Y           Y      INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.1         
    INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.2              1         Y           Y      INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.2         
    INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.3              1         Y           Y      INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.3         
    INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.4              1         Y           Y      INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.4         
    INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.5              1         Y                  INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.5         
    core.wten                                                  1                            core.wten                                             
    mult:slc()(32).svs                                         1         Y           Y      mult:slc()(32).svs                                    
    reg(ensig.cgo#1).cse                                       1         Y                  reg(ensig.cgo#1).cse                                  
    reg(ensig.cgo).cse                                         1         Y                  reg(ensig.cgo).cse                                    
    reg(result:rsci.oswt#1).cse                                1         Y                  reg(result:rsci.oswt#1).cse                           
    reg(result:rsci.oswt).cse                                  1         Y                  reg(result:rsci.oswt).cse                             
    reg(twiddle:rsci.oswt).cse                                 1         Y                  reg(twiddle:rsci.oswt).cse                            
    reg(vec:rsc.triosy:obj.iswt0).cse                          1         Y                  reg(vec:rsc.triosy:obj.iswt0).cse                     
    reg(vec:rsci.oswt).cse                                     1         Y                  reg(vec:rsci.oswt).cse                                
    result:rsci.bcwt                                           1                            result:rsci.bcwt                                      
    result:rsci.bcwt#1                                         1                            result:rsci.bcwt#1                                    
    result:rsci.s_raddr.core(0)                                1         Y                  result:rsci.s_raddr.core(0)                           
    result:rsci.s_waddr.core(0)                                1         Y                  result:rsci.s_waddr.core(0)                           
    twiddle:rsci.bcwt                                          1                            twiddle:rsci.bcwt                                     
    twiddle_h:rsci.bcwt                                        1                            twiddle_h:rsci.bcwt                                   
    vec:rsci.bcwt                                              1                            vec:rsci.bcwt                                         
                                                                                                                                                  
    Total:                                                   910            904         584 (Total Gating Ratio: 0.99, CG Opt Gating Ratio: 0.64) 
    
  Timing Report
    Critical Path
      Max Delay:  5.037387
      Slack:      -0.03738699999999984
      
      Path                                                                    Startpoint                                                Endpoint                                                  Delay  Slack   
      ----------------------------------------------------------------------- --------------------------------------------------------- --------------------------------------------------------- ------ -------
      1                                                                       ntt_flat:core/reg(INNER_LOOP:idx1:mul:cmp.a)              ntt_flat:core:wait_dp/reg(INNER_LOOP:idx1:mul:cmp.z.oreg) 5.0374 -0.0374 
                                                                                                                                                                                                                 
        Instance                                                              Component                                                                                                           Delta  Delay   
        --------                                                              ---------                                                                                                           -----  -----   
        ntt_flat:core/reg(INNER_LOOP:idx1:mul:cmp.a)                          mgc_reg_pos_9_0_0_0_0_1_1                                                                                           0.3900 0.3900  
        ntt_flat:core/INNER_LOOP:idx1:mul:cmp.a                                                                                                                                                   0.0000 0.3900  
        ntt_flat/INNER_LOOP:idx1:mul:cmp.a                                                                                                                                                        0.0000 0.3900  
        ntt_flat/INNER_LOOP:idx1:mul:cmp                                      mgc_mul_9_0_10_0_13                                                                                                 4.6474 5.0374  
        ntt_flat/INNER_LOOP:idx1:mul:cmp.z                                                                                                                                                        0.0000 5.0374  
        ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z                                                                                                                                                   0.0000 5.0374  
        ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z                                                                                                                                           0.0000 5.0374  
        ntt_flat:core:wait_dp/reg(INNER_LOOP:idx1:mul:cmp.z.oreg)             mgc_reg_pos_13_0_0_0_0_1_1                                                                                          0.0000 5.0374  
                                                                                                                                                                                                                 
      2                                                                       ntt_flat:core/reg(INNER_LOOP:idx1:mul:cmp.b)              ntt_flat:core:wait_dp/reg(INNER_LOOP:idx1:mul:cmp.z.oreg) 5.0374 -0.0374 
                                                                                                                                                                                                                 
        Instance                                                              Component                                                                                                           Delta  Delay   
        --------                                                              ---------                                                                                                           -----  -----   
        ntt_flat:core/reg(INNER_LOOP:idx1:mul:cmp.b)                          mgc_reg_pos_10_0_0_0_0_1_1                                                                                          0.3900 0.3900  
        ntt_flat:core/INNER_LOOP:idx1:mul:cmp.b                                                                                                                                                   0.0000 0.3900  
        ntt_flat/INNER_LOOP:idx1:mul:cmp.b                                                                                                                                                        0.0000 0.3900  
        ntt_flat/INNER_LOOP:idx1:mul:cmp                                      mgc_mul_9_0_10_0_13                                                                                                 4.6474 5.0374  
        ntt_flat/INNER_LOOP:idx1:mul:cmp.z                                                                                                                                                        0.0000 5.0374  
        ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z                                                                                                                                                   0.0000 5.0374  
        ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z                                                                                                                                           0.0000 5.0374  
        ntt_flat:core:wait_dp/reg(INNER_LOOP:idx1:mul:cmp.z.oreg)             mgc_reg_pos_13_0_0_0_0_1_1                                                                                          0.0000 5.0374  
                                                                                                                                                                                                                 
      3                                                                       ntt_flat:core/reg(INNER_LOOP:tf:mul:cmp.a)                ntt_flat:core:wait_dp/reg(INNER_LOOP:tf:mul:cmp.z.oreg)   4.8959 0.1041  
                                                                                                                                                                                                                 
        Instance                                                              Component                                                                                                           Delta  Delay   
        --------                                                              ---------                                                                                                           -----  -----   
        ntt_flat:core/reg(INNER_LOOP:tf:mul:cmp.a)                            mgc_reg_pos_10_0_0_0_0_1_1                                                                                          0.3900 0.3900  
        ntt_flat:core/INNER_LOOP:tf:mul:cmp.a                                                                                                                                                     0.0000 0.3900  
        ntt_flat/INNER_LOOP:tf:mul:cmp.a                                                                                                                                                          0.0000 0.3900  
        ntt_flat/INNER_LOOP:tf:mul:cmp                                        mgc_mul_10_0_10_0_10                                                                                                4.5059 4.8959  
        ntt_flat/INNER_LOOP:tf:mul:cmp.z                                                                                                                                                          0.0000 4.8959  
        ntt_flat:core/INNER_LOOP:tf:mul:cmp.z                                                                                                                                                     0.0000 4.8959  
        ntt_flat:core:wait_dp/INNER_LOOP:tf:mul:cmp.z                                                                                                                                             0.0000 4.8959  
        ntt_flat:core:wait_dp/reg(INNER_LOOP:tf:mul:cmp.z.oreg)               mgc_reg_pos_10_0_0_0_0_1_1                                                                                          0.0000 4.8959  
                                                                                                                                                                                                                 
      4                                                                       ntt_flat:core/reg(INNER_LOOP:tf:mul:cmp.b)                ntt_flat:core:wait_dp/reg(INNER_LOOP:tf:mul:cmp.z.oreg)   4.8959 0.1041  
                                                                                                                                                                                                                 
        Instance                                                              Component                                                                                                           Delta  Delay   
        --------                                                              ---------                                                                                                           -----  -----   
        ntt_flat:core/reg(INNER_LOOP:tf:mul:cmp.b)                            mgc_reg_pos_10_0_0_0_0_1_1                                                                                          0.3900 0.3900  
        ntt_flat:core/INNER_LOOP:tf:mul:cmp.b                                                                                                                                                     0.0000 0.3900  
        ntt_flat/INNER_LOOP:tf:mul:cmp.b                                                                                                                                                          0.0000 0.3900  
        ntt_flat/INNER_LOOP:tf:mul:cmp                                        mgc_mul_10_0_10_0_10                                                                                                4.5059 4.8959  
        ntt_flat/INNER_LOOP:tf:mul:cmp.z                                                                                                                                                          0.0000 4.8959  
        ntt_flat:core/INNER_LOOP:tf:mul:cmp.z                                                                                                                                                     0.0000 4.8959  
        ntt_flat:core:wait_dp/INNER_LOOP:tf:mul:cmp.z                                                                                                                                             0.0000 4.8959  
        ntt_flat:core:wait_dp/reg(INNER_LOOP:tf:mul:cmp.z.oreg)               mgc_reg_pos_10_0_0_0_0_1_1                                                                                          0.0000 4.8959  
                                                                                                                                                                                                                 
      5                                                                       ntt_flat:core/reg(INNER_LOOP:j(9:0).sva(8:0))             ntt_flat:core/reg(INNER_LOOP:k:lshift)                    3.9900 1.0100  
                                                                                                                                                                                                                 
        Instance                                                              Component                                                                                                           Delta  Delay   
        --------                                                              ---------                                                                                                           -----  -----   
        ntt_flat:core/reg(INNER_LOOP:j(9:0).sva(8:0))                         mgc_reg_pos_9_0_0_0_0_1_1                                                                                           0.3900 0.3900  
        ntt_flat:core/INNER_LOOP:j(9:0).sva(8:0)                                                                                                                                                  0.0000 0.3900  
        ntt_flat:core/operator>><20,false>:operator>><20,false>:and           mgc_and_9_2                                                                                                         0.5600 0.9500  
        ntt_flat:core/operator>><20,false>:operator>><20,false>:and.itm                                                                                                                           0.0000 0.9500  
        ntt_flat:core/operator>><20,false>:conc                                                                                                                                                   0.0000 0.9500  
        ntt_flat:core/operator>><20,false>:conc.itm                                                                                                                                               0.0000 0.9500  
        ntt_flat:core/INNER_LOOP:g:rshift:rg                                  mgc_shift_r_v5_11_0_4_10                                                                                            1.5200 2.4700  
        ntt_flat:core/z.out#1                                                                                                                                                                     0.0000 2.4700  
        ntt_flat:core/operator>><20,false>:slc(z.out#1)(8-0)#1                                                                                                                                    0.0000 2.4700  
        ntt_flat:core/operator>><20,false>:slc(z.out#1)(8-0)#1.itm                                                                                                                                0.0000 2.4700  
        ntt_flat:core/INNER_LOOP:k:lshift.rg                                  mgc_shift_l_v5_9_0_4_14                                                                                             1.5200 3.9900  
        ntt_flat:core/INNER_LOOP:k:lshift.itm#3                                                                                                                                                   0.0000 3.9900  
        ntt_flat:core/reg(INNER_LOOP:k:lshift)                                mgc_reg_pos_14_0_0_0_0_1_1                                                                                          0.0000 3.9900  
                                                                                                                                                                                                                 
      6                                                                       ntt_flat:core:wait_dp/reg(INNER_LOOP:idx1:mul:cmp.z.oreg) ntt_flat:core/reg(butterFly:f2:acc)                       3.7800 1.2200  
                                                                                                                                                                                                                 
        Instance                                                              Component                                                                                                           Delta  Delay   
        --------                                                              ---------                                                                                                           -----  -----   
        ntt_flat:core:wait_dp/reg(INNER_LOOP:idx1:mul:cmp.z.oreg)             mgc_reg_pos_13_0_0_0_0_1_1                                                                                          0.3900 0.3900  
        ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z.oreg                                                                                                                                      0.0000 0.3900  
        ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z.oreg                                                                                                                                              0.0000 0.3900  
        ntt_flat:core/INNER_LOOP:idx1:acc                                     mgc_addc_13_0_13_0_13                                                                                               1.1700 1.5600  
        ntt_flat:core/INNER_LOOP:idx1:acc.psp.sva#1                                                                                                                                               0.0000 1.5600  
        ntt_flat:core/INNER_LOOP:idx1:conc                                                                                                                                                        0.0000 1.5600  
        ntt_flat:core/INNER_LOOP:idx1:conc.itm                                                                                                                                                    0.0000 1.5600  
        ntt_flat:core/INNER_LOOP:idx2:acc                                     mgc_addc_14_0_10_0_14                                                                                               1.1850 2.7450  
        ntt_flat:core/butterFly:idx2(13:0).sva#1                                                                                                                                                  0.0000 2.7450  
        ntt_flat:core/INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(13-10)#1                                                                                                                         0.0000 2.7450  
        ntt_flat:core/INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(13-10)#1.itm                                                                                                                     0.0000 2.7450  
        ntt_flat:core/butterFly:f2:acc                                        mgc_addc_4_0_4_0_4                                                                                                  1.0350 3.7800  
        ntt_flat:core/butterFly:f2:acc.itm#4                                                                                                                                                      0.0000 3.7800  
        ntt_flat:core/reg(butterFly:f2:acc)                                   mgc_reg_pos_4_0_0_0_0_1_1                                                                                           0.0000 3.7800  
                                                                                                                                                                                                                 
      7                                                                       ntt_flat:core:wait_dp/reg(INNER_LOOP:idx1:mul:cmp.z.oreg) ntt_flat:core/reg(operator+<20,false>#1:acc)              3.7800 1.2200  
                                                                                                                                                                                                                 
        Instance                                                              Component                                                                                                           Delta  Delay   
        --------                                                              ---------                                                                                                           -----  -----   
        ntt_flat:core:wait_dp/reg(INNER_LOOP:idx1:mul:cmp.z.oreg)             mgc_reg_pos_13_0_0_0_0_1_1                                                                                          0.3900 0.3900  
        ntt_flat:core:wait_dp/INNER_LOOP:idx1:mul:cmp.z.oreg                                                                                                                                      0.0000 0.3900  
        ntt_flat:core/INNER_LOOP:idx1:mul:cmp.z.oreg                                                                                                                                              0.0000 0.3900  
        ntt_flat:core/INNER_LOOP:idx1:acc                                     mgc_addc_13_0_13_0_13                                                                                               1.1700 1.5600  
        ntt_flat:core/INNER_LOOP:idx1:acc.psp.sva#1                                                                                                                                               0.0000 1.5600  
        ntt_flat:core/INNER_LOOP:idx1:conc                                                                                                                                                        0.0000 1.5600  
        ntt_flat:core/INNER_LOOP:idx1:conc.itm                                                                                                                                                    0.0000 1.5600  
        ntt_flat:core/INNER_LOOP:idx2:acc                                     mgc_addc_14_0_10_0_14                                                                                               1.1850 2.7450  
        ntt_flat:core/butterFly:idx2(13:0).sva#1                                                                                                                                                  0.0000 2.7450  
        ntt_flat:core/INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(13-10)                                                                                                                           0.0000 2.7450  
        ntt_flat:core/INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(13-10).itm                                                                                                                       0.0000 2.7450  
        ntt_flat:core/operator+<20,false>#1:acc                               mgc_addc_4_0_4_0_4                                                                                                  1.0350 3.7800  
        ntt_flat:core/operator+<20,false>#1:acc.itm#4                                                                                                                                             0.0000 3.7800  
        ntt_flat:core/reg(operator+<20,false>#1:acc)                          mgc_reg_pos_4_0_0_0_0_1_1                                                                                           0.0000 3.7800  
                                                                                                                                                                                                                 
      8                                                                       ntt_flat:core/reg(INNER_LOOP:k(13:0).sva.1)               ntt_flat:core/reg(operator+<20,false>#1:acc)              3.7800 1.2200  
                                                                                                                                                                                                                 
        Instance                                                              Component                                                                                                           Delta  Delay   
        --------                                                              ---------                                                                                                           -----  -----   
        ntt_flat:core/reg(INNER_LOOP:k(13:0).sva.1)                           mgc_reg_pos_14_0_0_0_0_1_1                                                                                          0.3900 0.3900  
        ntt_flat:core/INNER_LOOP:k(13:0).sva.1                                                                                                                                                    0.0000 0.3900  
        ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1)                                                                                                                            0.0000 0.3900  
        ntt_flat:core/INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva.1)(13-1).itm                                                                                                                        0.0000 0.3900  
        ntt_flat:core/INNER_LOOP:idx1:acc                                     mgc_addc_13_0_13_0_13                                                                                               1.1700 1.5600  
        ntt_flat:core/INNER_LOOP:idx1:acc.psp.sva#1                                                                                                                                               0.0000 1.5600  
        ntt_flat:core/INNER_LOOP:idx1:conc                                                                                                                                                        0.0000 1.5600  
        ntt_flat:core/INNER_LOOP:idx1:conc.itm                                                                                                                                                    0.0000 1.5600  
        ntt_flat:core/INNER_LOOP:idx2:acc                                     mgc_addc_14_0_10_0_14                                                                                               1.1850 2.7450  
        ntt_flat:core/butterFly:idx2(13:0).sva#1                                                                                                                                                  0.0000 2.7450  
        ntt_flat:core/INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(13-10)                                                                                                                           0.0000 2.7450  
        ntt_flat:core/INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(13-10).itm                                                                                                                       0.0000 2.7450  
        ntt_flat:core/operator+<20,false>#1:acc                               mgc_addc_4_0_4_0_4                                                                                                  1.0350 3.7800  
        ntt_flat:core/operator+<20,false>#1:acc.itm#4                                                                                                                                             0.0000 3.7800  
        ntt_flat:core/reg(operator+<20,false>#1:acc)                          mgc_reg_pos_4_0_0_0_0_1_1                                                                                           0.0000 3.7800  
                                                                                                                                                                                                                 
      9                                                                       ntt_flat:core/ntt_flat:core_core:fsm:inst                 ntt_flat:core/reg(INNER_LOOP:k:lshift)                    3.6000 1.4000  
                                                                                                                                                                                                                 
        Instance                                                              Component                                                                                                           Delta  Delay   
        --------                                                              ---------                                                                                                           -----  -----   
        ntt_flat:core/ntt_flat:core_core:fsm:inst                             ntt_flat:core_core:fsm                                                                                              0.0000 0.0000  
        ntt_flat:core/fsm_output                                                                                                                                                                  0.0000 0.0000  
        ntt_flat:core/slc(fsm_output)(4)#14                                                                                                                                                       0.0000 0.0000  
        ntt_flat:core/slc(fsm_output)(4)#14.itm                                                                                                                                                   0.0000 0.0000  
        ntt_flat:core/operator>><20,false>:exs                                                                                                                                                    0.0000 0.0000  
        ntt_flat:core/operator>><20,false>:exs.itm                                                                                                                                                0.0000 0.0000  
        ntt_flat:core/operator>><20,false>:operator>><20,false>:and           mgc_and_9_2                                                                                                         0.5600 0.5600  
        ntt_flat:core/operator>><20,false>:operator>><20,false>:and.itm                                                                                                                           0.0000 0.5600  
        ntt_flat:core/operator>><20,false>:conc                                                                                                                                                   0.0000 0.5600  
        ntt_flat:core/operator>><20,false>:conc.itm                                                                                                                                               0.0000 0.5600  
        ntt_flat:core/INNER_LOOP:g:rshift:rg                                  mgc_shift_r_v5_11_0_4_10                                                                                            1.5200 2.0800  
        ntt_flat:core/z.out#1                                                                                                                                                                     0.0000 2.0800  
        ntt_flat:core/operator>><20,false>:slc(z.out#1)(8-0)#1                                                                                                                                    0.0000 2.0800  
        ntt_flat:core/operator>><20,false>:slc(z.out#1)(8-0)#1.itm                                                                                                                                0.0000 2.0800  
        ntt_flat:core/INNER_LOOP:k:lshift.rg                                  mgc_shift_l_v5_9_0_4_14                                                                                             1.5200 3.6000  
        ntt_flat:core/INNER_LOOP:k:lshift.itm#3                                                                                                                                                   0.0000 3.6000  
        ntt_flat:core/reg(INNER_LOOP:k:lshift)                                mgc_reg_pos_14_0_0_0_0_1_1                                                                                          0.0000 3.6000  
                                                                                                                                                                                                                 
      10                                                                      ntt_flat:core/reg(STAGE_LOOP:i(3:0))                      ntt_flat:core/reg(INNER_LOOP:k:lshift)                    3.5200 1.4800  
                                                                                                                                                                                                                 
        Instance                                                              Component                                                                                                           Delta  Delay   
        --------                                                              ---------                                                                                                           -----  -----   
        ntt_flat:core/reg(STAGE_LOOP:i(3:0))                                  mgc_reg_pos_4_0_0_0_0_1_1                                                                                           0.3900 0.3900  
        ntt_flat:core/STAGE_LOOP:i(3:0).sva                                                                                                                                                       0.0000 0.3900  
        ntt_flat:core/operator>><20,false>:mux#1                              mgc_mux_4_1_2                                                                                                       0.0900 0.4800  
        ntt_flat:core/operator>><20,false>:mux#1.itm                                                                                                                                              0.0000 0.4800  
        ntt_flat:core/INNER_LOOP:g:rshift:rg                                  mgc_shift_r_v5_11_0_4_10                                                                                            1.5200 2.0000  
        ntt_flat:core/z.out#1                                                                                                                                                                     0.0000 2.0000  
        ntt_flat:core/operator>><20,false>:slc(z.out#1)(8-0)#1                                                                                                                                    0.0000 2.0000  
        ntt_flat:core/operator>><20,false>:slc(z.out#1)(8-0)#1.itm                                                                                                                                0.0000 2.0000  
        ntt_flat:core/INNER_LOOP:k:lshift.rg                                  mgc_shift_l_v5_9_0_4_14                                                                                             1.5200 3.5200  
        ntt_flat:core/INNER_LOOP:k:lshift.itm#3                                                                                                                                                   0.0000 3.5200  
        ntt_flat:core/reg(INNER_LOOP:k:lshift)                                mgc_reg_pos_14_0_0_0_0_1_1                                                                                          0.0000 3.5200  
                                                                                                                                                                                                                 
      
    Register Input and Register-to-Output Slack
      Clock period or pin-to-reg delay constraint (clk): 5.0
      Clock uncertainty constraint (clk)               : 0.0
      
      Instance                                                                            Port                                                  Slack (Delay) Messages                
      ----------------------------------------------------------------------------------- --------------------------------------------------- ------- ------- -----------------------
      ntt_flat:core/reg(p)                                                                p:rsci.idat                                          5.0000  0.0000                         
      ntt_flat:core/reg(vec:rsci.oswt)                                                    for:for:nor.itm                                      4.0500  0.9500                         
      ntt_flat:core/reg(vec:rsci.s_raddr.core)                                            for:i:for:i:and.itm                                  4.0500  0.9500                         
      ntt_flat:core/reg(twiddle:rsci.oswt)                                                and#31.itm                                           4.0500  0.9500                         
      ntt_flat:core/reg(twiddle:rsci.s_raddr.core)                                        INNER_LOOP:tf:mul:cmp.z.oreg                         4.6100  0.3900                         
      ntt_flat:core/reg(result:rsci.oswt)                                                 and#33.itm                                           4.0500  0.9500                         
      ntt_flat:core/reg(result:rsci.oswt#1)                                               or#21.itm                                            4.0500  0.9500                         
      ntt_flat:core/reg(result:rsci.s_raddr.core(9:1))                                    for:mux#4.itm                                        3.3500  1.6500                         
      ntt_flat:core/reg(result:rsci.s_raddr.core(0))                                      for:mux#5.itm                                        4.5200  0.4800                         
      ntt_flat:core/reg(result:rsci.s_raddr.core(13:10))                                  for:mux#6.itm                                        2.3150  2.6850                         
      ntt_flat:core/reg(result:rsci.s_waddr.core(9:1))                                    for:mux1h#5.itm                                      4.0500  0.9500                         
      ntt_flat:core/reg(result:rsci.s_waddr.core(0))                                      for:mux1h#7.itm                                      4.0500  0.9500                         
      ntt_flat:core/reg(result:rsci.s_waddr.core(13:10))                                  operator+<20,false>:operator+<20,false>:and.itm      3.9600  1.0400                         
      ntt_flat:core/reg(result:rsci.s_dout.core)                                          for:mux1h#10.itm                                     1.5450  3.4550                         
      ntt_flat:core/reg(vec:rsc.triosy:obj.iswt0)                                         and#68.itm                                           1.9650  3.0350                         
      ntt_flat:core/reg(ensig.cgo)                                                        or#38.rmff                                           2.8180  2.1820                         
      ntt_flat:core/reg(ensig.cgo#1)                                                      or#39.rmff                                           2.8180  2.1820                         
      ntt_flat:core/reg(INNER_LOOP:tf:mul:cmp.a)                                          operator<<<33,true>:return(9:0).sva                  4.6100  0.3900                         
      ntt_flat:core/reg(INNER_LOOP:tf:mul:cmp.b)                                          INNER_LOOP:k:slc(INNER_LOOP:k(13:0).sva#1)(9-0).itm  3.2550  1.7450                         
      ntt_flat:core/reg(INNER_LOOP:idx1:mul:cmp.a)                                        operator>><20,false>:slc(z.out#1)(8-0).itm           2.5300  2.4700                         
      ntt_flat:core/reg(INNER_LOOP:idx1:mul:cmp.b)                                        operator>><20,false>:rshift.psp.sva                  2.3900  2.6100                         
      ntt_flat:core/reg(for:i(10:0))                                                      for:slc(z.out)(10-0).itm                             3.2550  1.7450                         
      ntt_flat:core/reg(STAGE_LOOP:i(3:0))                                                STAGE_LOOP:i:STAGE_LOOP:i:mux.itm                    3.4850  1.5150                         
      ntt_flat:core/reg(mult:z_:asn.itm.1)                                                mult:z_:mul:cmp.z                                    1.7450  3.2550                         
      ntt_flat:core/reg(modulo_add:mux.itm.4)                                             modulo_add:mux.itm.3                                 4.6100  0.3900                         
      ntt_flat:core/reg(INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.5)                    INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.4        4.6100  0.3900                         
      ntt_flat:core/reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.5)                butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4    4.6100  0.3900                         
      ntt_flat:core/reg(INNER_LOOP:tf:asn.itm.1)                                          INNER_LOOP:tf:mux#2.itm                              2.3250  2.6750                         
      ntt_flat:core/reg(butterFly:f1.sva.1)                                               butterFly:f1:mux.itm                                 2.4150  2.5850                         
      ntt_flat:core/reg(INNER_LOOP:k(13:0).sva.1)                                         INNER_LOOP:k:mux.itm                                 3.1650  1.8350                         
      ntt_flat:core/reg(INNER_LOOP.stage_0)                                               butterFly:butterFly:or.itm                           2.3800  2.6200                         
      ntt_flat:core/reg(INNER_LOOP:j(9:0).sva(8:0))                                       INNER_LOOP:j:INNER_LOOP:j:and.itm                    2.9400  2.0600                         
      ntt_flat:core/reg(operator>><20,false>:rshift.psp)                                  z.out#1                                              1.0100  3.9900                         
      ntt_flat:core/reg(operator-<20,false>:acc.psp)                                      operator-<20,false>:acc.itm                          3.5750  1.4250                         
      ntt_flat:core/reg(INNER_LOOP.stage_0.1)                                             butterFly:butterFly:or#1.itm                         4.0500  0.9500                         
      ntt_flat:core/reg(INNER_LOOP.stage_0.2)                                             INNER_LOOP:INNER_LOOP:and.itm                        4.0500  0.9500                         
      ntt_flat:core/reg(INNER_LOOP.stage_0.3)                                             INNER_LOOP:INNER_LOOP:and#1.itm                      4.0500  0.9500                         
      ntt_flat:core/reg(INNER_LOOP.stage_0.4)                                             INNER_LOOP:INNER_LOOP:and#2.itm                      4.0500  0.9500                         
      ntt_flat:core/reg(INNER_LOOP.stage_0.5)                                             INNER_LOOP:INNER_LOOP:and#3.itm                      4.0500  0.9500                         
      ntt_flat:core/reg(INNER_LOOP.stage_0.6)                                             INNER_LOOP:INNER_LOOP:and#4.itm                      4.0500  0.9500                         
      ntt_flat:core/reg(INNER_LOOP.stage_0.7)                                             INNER_LOOP:INNER_LOOP:and#5.itm                      4.0500  0.9500                         
      ntt_flat:core/reg(operator+<20,false>#1:acc.itm.5)                                  operator+<20,false>#1:acc.itm.4                      4.6100  0.3900                         
      ntt_flat:core/reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.5)                   butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4       4.6100  0.3900                         
      ntt_flat:core/reg(operator<<<33,true>:return(9:0))                                  operator<<<33,true>:lshift.itm                       3.0150  1.9850                         
      ntt_flat:core/reg(mult:z:slc(mult:z:mul:cmp.z)(31-0).itm.1)                         mult:z:slc(mult:z:mul:cmp.z)(31-0).itm               3.2147  1.7853                         
      ntt_flat:core/reg(INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.4)                    INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.3        4.6100  0.3900                         
      ntt_flat:core/reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.4)                butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3    4.6100  0.3900                         
      ntt_flat:core/reg(operator+<20,false>:acc.itm.4)                                    operator+<20,false>:acc.itm.3                        4.6100  0.3900                         
      ntt_flat:core/reg(modulo_add:mux.itm.3)                                             modulo_add:mux.itm.2                                 4.6100  0.3900                         
      ntt_flat:core/reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.4)                   butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3       4.6100  0.3900                         
      ntt_flat:core/reg(operator+<20,false>#1:acc.itm.4)                                  operator+<20,false>#1:acc.itm.3                      4.6100  0.3900                         
      ntt_flat:core/reg(INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.3)                    INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.2        4.6100  0.3900                         
      ntt_flat:core/reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.3)                butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2    4.6100  0.3900                         
      ntt_flat:core/reg(operator+<20,false>:acc.itm.3)                                    operator+<20,false>:acc.itm.2                        4.6100  0.3900                         
      ntt_flat:core/reg(modulo_add:mux.itm.2)                                             modulo_add:mux.itm.1                                 4.6100  0.3900                         
      ntt_flat:core/reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.3)                   butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2       4.6100  0.3900                         
      ntt_flat:core/reg(operator+<20,false>#1:acc.itm.3)                                  operator+<20,false>#1:acc.itm.2                      4.6100  0.3900                         
      ntt_flat:core/reg(INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.2)                    INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.1        4.6100  0.3900                         
      ntt_flat:core/reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.2)                butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1    4.6100  0.3900                         
      ntt_flat:core/reg(operator+<20,false>:acc.itm.2)                                    operator+<20,false>:acc.itm.1                        4.6100  0.3900                         
      ntt_flat:core/reg(modulo_add:mux.itm.1)                                             modulo_add:modulo_add:modulo_add:mux.itm             2.3250  2.6750                         
      ntt_flat:core/reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.2)                   butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1       4.6100  0.3900                         
      ntt_flat:core/reg(operator+<20,false>#1:acc.itm.2)                                  operator+<20,false>#1:acc.itm.1                      4.6100  0.3900                         
      ntt_flat:core/reg(INNER_LOOP:k:slc(INNER_LOOP:k(13:0))(0).itm.1)                    result:rsci.s_raddr.core(0)                          4.0500  0.9500                         
      ntt_flat:core/reg(butterFly:slc(INNER_LOOP:idx1:acc.psp)(8-0).itm.1)                result:rsci.s_raddr.core(9:1)                        4.0500  0.9500                         
      ntt_flat:core/reg(operator+<20,false>:acc.itm.1)                                    operator+<20,false>:acc.itm                          3.9600  1.0400                         
      ntt_flat:core/reg(butterFly:slc(butterFly:idx2(13:0))(9-0).itm.1)                   butterFly:idx2(13:0).sva(9:0)                        4.5200  0.4800                         
      ntt_flat:core/reg(operator+<20,false>#1:acc.itm.1)                                  operator+<20,false>#1:acc.itm                        4.6100  0.3900                         
      ntt_flat:core/reg(mult:res)                                                         mult:res:mux#1.itm                                   2.9750  2.0250                         
      ntt_flat:core/reg(INNER_LOOP:tf:asn)                                                INNER_LOOP:tf:mux#3.itm                              2.9750  2.0250                         
      ntt_flat:core/reg(operator+<20,false>:acc)                                          operator+<20,false>:mux#4.itm                        2.3150  2.6850                         
      ntt_flat:core/reg(mult:slc()(32).svs)                                               mult:if:slc(mult:if:acc#1)(32).itm                   1.5950  3.4050                         
      ntt_flat:core/reg(INNER_LOOP:tf_h:asn)                                              twiddle_h:rsci.s_din.mxwt                            3.9600  1.0400                         
      ntt_flat:core/reg(butterFly:f2:acc)                                                 butterFly:f2:acc.itm#4                               1.2200  3.7800                         
      ntt_flat:core/reg(butterFly:idx2(13:0))                                             INNER_LOOP:slc(butterFly:idx2(13:0).sva#1)(9-0).itm  2.2550  2.7450                         
      ntt_flat:core/reg(INNER_LOOP:k:lshift)                                              INNER_LOOP:k:lshift.itm#3                            1.0100  3.9900                         
      ntt_flat:core/reg(operator+<20,false>#1:acc)                                        operator+<20,false>#1:acc.itm#4                      1.2200  3.7800                         
      ntt_flat:core:wait_dp/reg(INNER_LOOP:tf:mul:cmp.z.oreg)                             INNER_LOOP:tf:mul:cmp.z                              0.1041  4.8959                         
      ntt_flat:core:wait_dp/reg(INNER_LOOP:idx1:mul:cmp.z.oreg)                           INNER_LOOP:idx1:mul:cmp.z                           -0.0374  5.0374 (clock period exceeded) 
      ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/reg(vec:rsci.bcwt)                         for:nor.itm                                          1.8100  3.1900                         
      ntt_flat:core:vec:rsci:vec:rsc.@:wait_dp/reg(vec:rsci.s_din.bfwt)                   vec:rsci.s_din                                       3.9600  1.0400                         
      ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.bcwt)             INNER_LOOP:tf:nor.itm                                1.8100  3.1900                         
      ntt_flat:core:twiddle:rsci:twiddle:rsc.@:wait_dp/reg(twiddle:rsci.s_din.bfwt)       twiddle:rsci.s_din                                   3.9600  1.0400                         
      ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.bcwt)       INNER_LOOP:tf_h:nor.itm                              1.8100  3.1900                         
      ntt_flat:core:twiddle_h:rsci:twiddle_h:rsc.@:wait_dp/reg(twiddle_h:rsci.s_din.bfwt) twiddle_h:rsci.s_din                                 3.9600  1.0400                         
      ntt_flat:core:result:rsci:result:rsc.@:wait_dp/reg(result:rsci.bcwt)                for:nor#7.itm                                        1.8100  3.1900                         
      ntt_flat:core:result:rsci:result:rsc.@:wait_dp/reg(result:rsci.bcwt#1)              for:nor#10.itm                                       1.8100  3.1900                         
      ntt_flat:core:result:rsci:result:rsc.@:wait_dp/reg(result:rsci.s_din.bfwt)          result:rsci.s_din                                    3.9600  1.0400                         
      ntt_flat:core:staller/reg(core.wten)                                                not.itm                                              2.9300  2.0700                         
      ntt_flat                                                                            vec:rsc.RVALID                                       4.0500  0.9500                         
      ntt_flat                                                                            vec:rsc.RUSER                                        4.0500  0.9500                         
      ntt_flat                                                                            vec:rsc.RLAST                                        4.0500  0.9500                         
      ntt_flat                                                                            vec:rsc.RRESP                                        4.0500  0.9500                         
      ntt_flat                                                                            vec:rsc.RDATA                                        4.0500  0.9500                         
      ntt_flat                                                                            vec:rsc.RID                                          4.0500  0.9500                         
      ntt_flat                                                                            vec:rsc.ARREADY                                      4.0500  0.9500                         
      ntt_flat                                                                            vec:rsc.BVALID                                       4.0500  0.9500                         
      ntt_flat                                                                            vec:rsc.BUSER                                        4.0500  0.9500                         
      ntt_flat                                                                            vec:rsc.BRESP                                        4.0500  0.9500                         
      ntt_flat                                                                            vec:rsc.BID                                          4.0500  0.9500                         
      ntt_flat                                                                            vec:rsc.WREADY                                       4.0500  0.9500                         
      ntt_flat                                                                            vec:rsc.AWREADY                                      4.0500  0.9500                         
      ntt_flat                                                                            vec:rsc.triosy.lz                                    4.0500  0.9500                         
      ntt_flat                                                                            p:rsc.triosy.lz                                      4.0500  0.9500                         
      ntt_flat                                                                            r:rsc.triosy.lz                                      4.0500  0.9500                         
      ntt_flat                                                                            twiddle:rsc.RVALID                                   4.0500  0.9500                         
      ntt_flat                                                                            twiddle:rsc.RUSER                                    4.0500  0.9500                         
      ntt_flat                                                                            twiddle:rsc.RLAST                                    4.0500  0.9500                         
      ntt_flat                                                                            twiddle:rsc.RRESP                                    4.0500  0.9500                         
      ntt_flat                                                                            twiddle:rsc.RDATA                                    4.0500  0.9500                         
      ntt_flat                                                                            twiddle:rsc.RID                                      4.0500  0.9500                         
      ntt_flat                                                                            twiddle:rsc.ARREADY                                  4.0500  0.9500                         
      ntt_flat                                                                            twiddle:rsc.BVALID                                   4.0500  0.9500                         
      ntt_flat                                                                            twiddle:rsc.BUSER                                    4.0500  0.9500                         
      ntt_flat                                                                            twiddle:rsc.BRESP                                    4.0500  0.9500                         
      ntt_flat                                                                            twiddle:rsc.BID                                      4.0500  0.9500                         
      ntt_flat                                                                            twiddle:rsc.WREADY                                   4.0500  0.9500                         
      ntt_flat                                                                            twiddle:rsc.AWREADY                                  4.0500  0.9500                         
      ntt_flat                                                                            twiddle:rsc.triosy.lz                                4.0500  0.9500                         
      ntt_flat                                                                            twiddle_h:rsc.RVALID                                 4.0500  0.9500                         
      ntt_flat                                                                            twiddle_h:rsc.RUSER                                  4.0500  0.9500                         
      ntt_flat                                                                            twiddle_h:rsc.RLAST                                  4.0500  0.9500                         
      ntt_flat                                                                            twiddle_h:rsc.RRESP                                  4.0500  0.9500                         
      ntt_flat                                                                            twiddle_h:rsc.RDATA                                  4.0500  0.9500                         
      ntt_flat                                                                            twiddle_h:rsc.RID                                    4.0500  0.9500                         
      ntt_flat                                                                            twiddle_h:rsc.ARREADY                                4.0500  0.9500                         
      ntt_flat                                                                            twiddle_h:rsc.BVALID                                 4.0500  0.9500                         
      ntt_flat                                                                            twiddle_h:rsc.BUSER                                  4.0500  0.9500                         
      ntt_flat                                                                            twiddle_h:rsc.BRESP                                  4.0500  0.9500                         
      ntt_flat                                                                            twiddle_h:rsc.BID                                    4.0500  0.9500                         
      ntt_flat                                                                            twiddle_h:rsc.WREADY                                 4.0500  0.9500                         
      ntt_flat                                                                            twiddle_h:rsc.AWREADY                                4.0500  0.9500                         
      ntt_flat                                                                            twiddle_h:rsc.triosy.lz                              4.0500  0.9500                         
      ntt_flat                                                                            result:rsc.RVALID                                    4.0500  0.9500                         
      ntt_flat                                                                            result:rsc.RUSER                                     4.0500  0.9500                         
      ntt_flat                                                                            result:rsc.RLAST                                     4.0500  0.9500                         
      ntt_flat                                                                            result:rsc.RRESP                                     4.0500  0.9500                         
      ntt_flat                                                                            result:rsc.RDATA                                     4.0500  0.9500                         
      ntt_flat                                                                            result:rsc.RID                                       4.0500  0.9500                         
      ntt_flat                                                                            result:rsc.ARREADY                                   4.0500  0.9500                         
      ntt_flat                                                                            result:rsc.BVALID                                    4.0500  0.9500                         
      ntt_flat                                                                            result:rsc.BUSER                                     4.0500  0.9500                         
      ntt_flat                                                                            result:rsc.BRESP                                     4.0500  0.9500                         
      ntt_flat                                                                            result:rsc.BID                                       4.0500  0.9500                         
      ntt_flat                                                                            result:rsc.WREADY                                    4.0500  0.9500                         
      ntt_flat                                                                            result:rsc.AWREADY                                   4.0500  0.9500                         
      ntt_flat                                                                            result:rsc.triosy.lz                                 4.0500  0.9500                         
      
  Operator Bitwidth Summary
    Operation Size (bits) Count 
    --------- ----------- -----
    add                         
    -                   5     1 
    -                   4     6 
    -                  33     2 
    -                  32     4 
    -                  14     2 
    -                  13     1 
    -                  10     1 
    and                         
    -                   9     2 
    -                   4     1 
    -                  32     1 
    -                  14     2 
    -                  10     4 
    -                   1    58 
    lshift                      
    -                  14     1 
    -                  10     1 
    mul                         
    -                  52     1 
    -                  32     1 
    -                  13     1 
    -                  10     1 
    mux                         
    -                   9     2 
    -                   4     5 
    -                  32    14 
    -                  14     2 
    -                   1     1 
    mux1h                       
    -                   9     1 
    -                  32     1 
    -                   1     1 
    nor                         
    -                   1    18 
    not                         
    -                   4     2 
    -                  32     6 
    -                  14     1 
    -                   1    32 
    or                          
    -                   1    22 
    read_port                   
    -                  32     1 
    read_ram                    
    -                  32     4 
    read_sync                   
    -                   0     6 
    reg                         
    -                   9     9 
    -                   4    16 
    -                  32    17 
    -                  14     2 
    -                  13     1 
    -                  11     1 
    -                  10    14 
    -                   1    29 
    rshift                      
    -                  10     1 
    
  End of Report
