
**Reduced Instruction Set Computer Architecture (RISC)** - its arithmetic and logic operations are performed on operands in the general purpose registers. The data is moved between the memory and these registers by means of Load and Store instructions.

32 Bit wordlength - all registers are 32 bits
It has 32 registers