#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Mon Apr  6 22:15:05 2020
# Process ID: 2956
# Current directory: E:/study/Digital logic experiment/Ex6/Dcabinet
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent14152 E:\study\Digital logic experiment\Ex6\Dcabinet\Dcabinet.xpr
# Log file: E:/study/Digital logic experiment/Ex6/Dcabinet/vivado.log
# Journal file: E:/study/Digital logic experiment/Ex6/Dcabinet\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.xpr}
INFO: [Project 1-313] Project file moved from 'D:/study/Digital logic experiment/Ex6/Dcabinet' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/vivoda/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:13 ; elapsed = 00:00:06 . Memory (MB): peak = 700.633 ; gain = 84.145
update_compile_order -fileset sources_1
launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in 'E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'main_sim' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj main_sim_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/Moore.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Moore
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/allocate_box.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allocate_box
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/allocate_code.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module allocate_code
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/box_counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module box_counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/box_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module box_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/cam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cam
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/clock_1khz.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clock_1khz
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/code_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module code_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/counter.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module counter
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/delay_1s.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module delay_1s
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/dignt.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dignt
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/dignt_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dignt_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/hextodec.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hextodec
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/led_ctrl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module led_ctrl
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/main.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sources_1/new/reg16.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module reg16
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.srcs/sim_1/new/main_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module main_sim
INFO: [VRFC 10-2263] Analyzing Verilog file "E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.sim/sim_1/behav/xsim'
Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: D:/vivoda/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 128abc6b88d34488b54876ece7d68f71 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot main_sim_behav xil_defaultlib.main_sim xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.clock_1khz
Compiling module xil_defaultlib.reg16
Compiling module xil_defaultlib.debounce
Compiling module xil_defaultlib.delay_1s
Compiling module xil_defaultlib.Moore
Compiling module xil_defaultlib.box_counter
Compiling module xil_defaultlib.allocate_box
Compiling module xil_defaultlib.box_ctrl
Compiling module xil_defaultlib.led_ctrl
Compiling module xil_defaultlib.counter
Compiling module xil_defaultlib.allocate_code
Compiling module xil_defaultlib.cam
Compiling module xil_defaultlib.code_ctrl
Compiling module xil_defaultlib.dignt
Compiling module xil_defaultlib.hextodec
Compiling module xil_defaultlib.dignt_ctrl
Compiling module xil_defaultlib.main
Compiling module xil_defaultlib.main_sim
Compiling module xil_defaultlib.glbl
Built simulation snapshot main_sim_behav

****** Webtalk v2018.3 (64-bit)
  **** SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
  **** IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source E:/study/Digital -notrace
couldn't read file "E:/study/Digital": permission denied
INFO: [Common 17-206] Exiting Webtalk at Mon Apr  6 22:15:32 2020...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'E:/study/Digital logic experiment/Ex6/Dcabinet/Dcabinet.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "main_sim_behav -key {Behavioral:sim_1:Functional:main_sim} -tclbatch {main_sim.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2018.3
Time resolution is 1 ps
source main_sim.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'main_sim_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 790.313 ; gain = 31.309
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Apr  6 22:23:57 2020...
