// Seed: 512293499
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  input wire id_6;
  inout wire id_5;
  inout wire id_4;
  inout wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_9 = id_4;
  wire id_10;
  tri id_11, id_12, id_13, id_14, id_15 = 1;
endmodule
module module_1 (
    input wor  id_0,
    input wire id_1,
    input tri1 id_2
);
  wor id_4;
  assign id_4 = 1'd0;
  module_0(
      id_4, id_4, id_4, id_4, id_4, id_4, id_4, id_4
  );
endmodule
