Copyright 1986-1999, 2001-2013 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2013.4 (win64) Build 353583 Mon Dec  9 17:49:19 MST 2013
| Date         : Wed Apr 15 12:45:35 2015
| Host         : Ian-Penn running 64-bit Service Pack 1  (build 7601)
| Command      : report_control_sets -verbose -file testFIFO_v1_0_control_sets_placed.rpt
| Design       : testFIFO_v1_0
| Device       : xc7z020
------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+-------------------------------------------------------------------+-------+
|                               Status                              | Count |
+-------------------------------------------------------------------+-------+
| Number of unique control sets                                     |     8 |
| Minimum Number of register sites lost to control set restrictions |     7 |
+-------------------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             160 |           69 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |               9 |            4 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              16 |            5 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+-------------------------+-----------------------------------------------------------+------------------------------------------------+------------------+----------------+
|       Clock Signal      |                       Enable Signal                       |                Set/Reset Signal                | Slice Load Count | Bel Load Count |
+-------------------------+-----------------------------------------------------------+------------------------------------------------+------------------+----------------+
|  s00_axi_aclk_IBUF_BUFG | testFIFO_v1_0_S00_AXI_inst/n_0_slv_reg2_reg[0]            | testFIFO_v1_0_S00_AXI_inst/n_0_readptr[7]_i_1  |                3 |              8 |
|  s00_axi_aclk_IBUF_BUFG | testFIFO_v1_0_S00_AXI_inst/p_0_in                         | testFIFO_v1_0_S00_AXI_inst/clear               |                2 |              8 |
|  s00_axi_aclk_IBUF_BUFG |                                                           | testFIFO_v1_0_S00_AXI_inst/n_0_axi_awready_i_1 |                4 |              9 |
|  s00_axi_aclk_IBUF_BUFG | testFIFO_v1_0_S00_AXI_inst/n_0_memory_reg_0_63_0_2_i_1    |                                                |               11 |             44 |
|  s00_axi_aclk_IBUF_BUFG | testFIFO_v1_0_S00_AXI_inst/n_0_memory_reg_64_127_0_2_i_1  |                                                |               11 |             44 |
|  s00_axi_aclk_IBUF_BUFG | testFIFO_v1_0_S00_AXI_inst/n_0_memory_reg_128_191_0_2_i_1 |                                                |               11 |             44 |
|  s00_axi_aclk_IBUF_BUFG | testFIFO_v1_0_S00_AXI_inst/n_0_memory_reg_192_255_0_2_i_1 |                                                |               11 |             44 |
|  s00_axi_aclk_IBUF_BUFG |                                                           |                                                |               69 |            160 |
+-------------------------+-----------------------------------------------------------+------------------------------------------------+------------------+----------------+


