<def f='llvm/llvm/lib/Target/AMDGPU/AMDGPURegisterInfo.h' l='26' ll='34'/>
<ovr f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='28' c='llvm::SIRegisterInfo'/>
<size>1</size>
<fun r='_ZN4llvm18AMDGPURegisterInfoC1Ev'/>
<fun r='_ZN4llvm18AMDGPURegisterInfo20getSubRegFromChannelEj'/>
<fun r='_ZNK4llvm18AMDGPURegisterInfo21reserveRegisterTuplesERNS_9BitVectorEj'/>
