============================================================
  Generated by:           Genus(TM) Synthesis Solution 21.16-s062_1
  Generated on:           Oct 15 2024  10:05:29 am
  Module:                 ibex_top
  Operating conditions:   PVT_0P63V_100C (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================


Path 1: MET (1107 ps) Late External Delay Assertion at pin core_sleep_o
           Mode: default_mode
          Group: C2O
     Startpoint: (R) core_busy_q_reg[0]/CLK
          Clock: (R) clk_i
       Endpoint: (R) core_sleep_o
          Clock: (R) clk_i

                     Capture       Launch     
        Clock Edge:+    2000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=    2000            0     
                                              
      Output Delay:-     600                  
       Uncertainty:-       5                  
     Required Time:=    1395                  
      Launch Clock:-       0                  
         Data Path:-     288                  
             Slack:=    1107                  

Exceptions/Constraints:
  output_delay             600             ibex_top.nangate.sdc_line_20_1027_1 

#---------------------------------------------------------------------------------------------------------------
#     Timing Point       Flags    Arc    Edge          Cell            Fanout Load Trans Delay Arrival Instance 
#                                                                             (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------------
  core_busy_q_reg[0]/CLK -       -       R     (arrival)                    2    -   200     0       0    (-,-) 
  core_busy_q_reg[0]/QN  -       CLK->QN F     DFFASRHQNx1_ASAP7_75t_R      1  0.5    32   122     122    (-,-) 
  p0642A/Y               -       D->Y    F     OR4x1_ASAP7_75t_R            2  0.4    19    59     181    (-,-) 
  Fp0658A/Y              -       A->Y    R     INVxp67_ASAP7_75t_R          1 10.0   215   107     288    (-,-) 
  core_sleep_o           -       -       R     (port)                       -    -     -     0     288    (-,-) 
#---------------------------------------------------------------------------------------------------------------


