$date
	Sat Jan 11 23:49:28 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module wave_right_tb $end
$scope module dut $end
$var wire 1 ! clk $end
$upscope $end
$upscope $end
$scope module wave_right_tb $end
$var reg 1 ! clk $end
$upscope $end
$scope module wave_right_tb $end
$scope module dut $end
$var reg 6 " LED [5:0] $end
$upscope $end
$upscope $end
$scope module wave_right_tb $end
$var wire 6 # LED [5:0] $end
$upscope $end
$scope module wave_right_tb $end
$scope module dut $end
$var wire 1 $ rst $end
$upscope $end
$upscope $end
$scope module wave_right_tb $end
$var reg 1 $ rst $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
0$
bx #
bx "
0!
$end
#2000
1!
#4000
0!
#6000
1!
1$
#8000
0!
#10000
b100000 "
b100000 #
1!
#12000
0!
#14000
b10000 "
b10000 #
1!
#16000
0!
#18000
b1000 "
b1000 #
1!
#20000
0!
#22000
b100 "
b100 #
1!
#24000
0!
#26000
b10 "
b10 #
1!
#28000
0!
#30000
b1 "
b1 #
1!
#32000
0!
#34000
b0 "
b0 #
1!
#36000
0!
#38000
1!
#40000
0!
#42000
1!
#44000
0!
#46000
1!
0$
#48000
0!
#50000
1!
#52000
0!
#54000
1!
#56000
0!
1$
#58000
b100000 "
b100000 #
1!
#60000
0!
#62000
b10000 "
b10000 #
1!
#64000
0!
#66000
b1000 "
b1000 #
1!
#68000
0!
#70000
b100 "
b100 #
1!
#72000
0!
#74000
b10 "
b10 #
1!
#76000
0!
0$
#78000
b1 "
b1 #
1!
#80000
0!
#82000
b0 "
b0 #
1!
#84000
0!
#86000
1!
#88000
0!
#90000
1!
#92000
0!
#94000
1!
#96000
0!
#98000
1!
#100000
0!
#102000
1!
#104000
0!
#106000
1!
#108000
0!
#110000
1!
#112000
0!
#114000
1!
#116000
0!
#118000
1!
#120000
0!
#122000
1!
#124000
0!
#126000
1!
#128000
0!
#130000
1!
#132000
0!
#134000
1!
#136000
0!
#138000
1!
#140000
0!
#142000
1!
#144000
0!
#146000
1!
