#-----------------------------------------------------------
# Vivado v2014.2 (64-bit)
# SW Build 932637 on Wed Jun 11 13:33:10 MDT 2014
# IP Build 924643 on Fri May 30 09:20:16 MDT 2014
# Start of session at: Wed Jan 14 19:11:11 2015
# Process ID: 828
# Log file: C:/Users/eleve/Desktop/project_final/vivado.log
# Journal file: C:/Users/eleve/Desktop/project_final\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {C:\Users\eleve\Desktop\project_final\project_final.xpr}
update_compile_order -fileset sim_1
launch_xsim -simset sim_1 -mode behavioral
launch_xsim -simset sim_1 -mode behavioral
import_files -norecurse F:/accelero/accelero.srcs/sources_1/new/state_type_pkg.vhd
update_compile_order -fileset sources_1
launch_xsim -simset sim_1 -mode behavioral
launch_xsim -simset sim_1 -mode behavioral
launch_xsim -simset sim_1 -mode behavioral
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1 -noclean_dir 
# Disabling source management mode.  This is to allow the top design properties to be set without GUI intervention.
set_property source_mgmt_mode None [current_project]
set_property top TOP [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
# Re-enabling previously disabled source management mode.
set_property source_mgmt_mode All [current_project]
update_compile_order -fileset sim_1
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
launch_runs synth_1
wait_on_run synth_1
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
reset_run synth_1
launch_runs impl_1
wait_on_run impl_1
open_run impl_1
set_property iostandard LVCMOS33 [get_ports [list Horloge]]
set_property iostandard LVCMOS33 [get_ports [list SCL]]
set_property iostandard LVCMOS33 [get_ports [list SDA]]
startgroup
set_property package_pin Y9 [get_ports Horloge]
endgroup
save_constraints
set_property is_loc_fixed true [get_ports [list  SCL]]
set_property is_loc_fixed true [get_ports [list  SDA]]
startgroup
set_property package_pin W5 [get_ports SDA]
endgroup
startgroup
set_property package_pin AA9 [get_ports SCL]
endgroup
startgroup
set_property package_pin Y10 [get_ports SDA]
endgroup
save_constraints -force
reset_run impl_1
launch_runs impl_1 -to_step write_bitstream
wait_on_run impl_1
open_hw
connect_hw_server -host localhost -port 60001 -url localhost:3121
current_hw_target [get_hw_targets */xilinx_tcf/Digilent/210248452337]
set_property PARAM.FREQUENCY 15000000 [get_hw_targets */xilinx_tcf/Digilent/210248452337]
open_hw_target
set_property PROGRAM.FILE {C:/Users/eleve/Desktop/project_final/project_final.runs/impl_1/TOP.bit} [lindex [get_hw_devices] 1]
set_property PROBES.FILE {C:/Users/eleve/Desktop/project_final/project_final.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 1]
current_hw_device [lindex [get_hw_devices] 1]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices] 1]
set_property PROBES.FILE {C:/Users/eleve/Desktop/project_final/project_final.runs/impl_1/debug_nets.ltx} [lindex [get_hw_devices] 1]
set_property PROGRAM.FILE {C:/Users/eleve/Desktop/project_final/project_final.runs/impl_1/TOP.bit} [lindex [get_hw_devices] 1]
program_hw_devices [lindex [get_hw_devices] 1]
refresh_hw_device [lindex [get_hw_devices] 1]
close_sim
