/dts-v1/;
/ {
 #address-cells = <1>;
 #size-cells = <1>;
 compatible = "litex,vexriscv", "litex-dev";
 model = "litex,vexriscv";
 chosen {
  zephyr,entropy = &prbs0;
 };
 cpus {
  #address-cells = <1>;
  #size-cells = <0>;
  cpu@0 {
   clock-frequency = <100000000>;
   compatible = "spinalhdl,vexriscv", "riscv";
   device_type = "cpu";
   reg = <0>;
   riscv,isa = "rv32imac";
   status = "okay";
   timebase-frequency = <32768>;
  };
 };
 soc {
  #address-cells = <1>;
  #size-cells = <1>;
  compatible = "litex,vexriscv";
  ranges;
  intc0: interrupt-controller@bc0 {
   #interrupt-cells = <2>;
   compatible = "vexriscv,intc0";
   interrupt-controller;
   reg = <0xbc0 0x4 0xfc0 0x4>;
   reg-names = "irq_mask", "irq_pending";
   riscv,max-priority = <7>;
  };
  uart0: serial@f0002000 {
   compatible = "litex,uart0";
   interrupt-parent = <&intc0>;
   interrupts = <8 0>;
   reg = <0xf0002000 0x18>;
   reg-names = "control";
   label = "uart0";
   status = "disabled";
  };
  timer0: timer@f0002800 {
   compatible = "litex,timer0";
   interrupt-parent = <&intc0>;
   interrupts = <7 0>;
   reg = <0xf0002800 0x40>;
   reg-names = "control";
   label = "timer0";
   status = "disabled";
  };
  prbs0: prbs@e0006800 {
   compatible = "litex,prbs";
   reg = <0xe0006800 0x4>;
   reg-names = "status";
   label = "prbs0";
   status = "disabled";
  };
  clock-outputs {
   #address-cells = <1>;
   #size-cells = <0>;
   clk0: clock-controller@0 {
    #clock-cells = <1>;
    reg = <0>;
    compatible = "litex,clkout";
    clock-output-names = "CLK_0";
    litex,clock-frequency = <100000000>;
    litex,clock-phase = <0>;
    litex,clock-duty-num = <1>;
    litex,clock-duty-den = <2>;
    litex,clock-margin = <1>;
    litex,clock-margin-exp = <2>;
    status = "disabled";
   };
   clk1: clock-controller@1 {
    #clock-cells = <1>;
    reg = <1>;
    compatible = "litex,clkout";
    clock-output-names = "CLK_1";
    litex,clock-frequency = <100000000>;
    litex,clock-phase = <0>;
    litex,clock-duty-num = <1>;
    litex,clock-duty-den = <2>;
    litex,clock-margin = <1>;
    litex,clock-margin-exp = <2>;
    status = "disabled";
   };
  };
  clock0: clock@82005000 {
   compatible = "litex,clk";
   label = "clock0";
   reg = <0x82005000 0x1
          0x82005004 0x1
          0x82005008 0x1
          0x8200500c 0x1
          0x82005010 0x1
          0x82005014 0x1
          0x82005018 0x2
          0x82005020 0x2>;
   reg-names = "drp_reset",
        "drp_locked",
        "drp_read",
        "drp_write",
        "drp_drdy",
        "drp_adr",
        "drp_dat_w",
        "drp_dat_r";
   #clock-cells = <1>;
   #address-cells = <1>;
   #size-cells = <1>;
   clocks = <&clk0 0>, <&clk1 1>;
   clock-output-names = "CLK_0", "CLK_1";
   litex,lock-timeout = <10>;
   litex,drdy-timeout = <10>;
   litex,sys-clock-frequency = <100000000>;
   litex,divclk-divide-min = <1>;
   litex,divclk-divide-max = <107>;
   litex,clkfbout-mult-min = <2>;
   litex,clkfbout-mult-max = <65>;
   litex,vco-freq-min = <600000000>;
   litex,vco-freq-max = <1200000000>;
   litex,clkout-divide-min = <1>;
   litex,clkout-divide-max = <126>;
   litex,vco-margin = <0>;
   status = "disabled";
  };
 };
};
/ {
 model = "LiteX VexRiscV";
 compatible = "litex,vexriscv";
 chosen {
  zephyr,console = &uart0;
  zephyr,shell-uart = &uart0;
  zephyr,sram = &ram0;
 };
 ram0: memory@40000000 {
  device_type = "memory";
  reg = <0x40000000 0x10000000>;
 };
};
&uart0 {
 status = "okay";
 current-speed = <115200>;
};
&timer0 {
 status = "okay";
};
&prbs0 {
 status = "okay";
};
&clk0 {
 status = "okay";
};
&clk1 {
 status = "okay";
};
&clock0 {
 status = "okay";
};
