{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sat Mar 02 15:50:39 2019 " "Info: Processing started: Sat Mar 02 15:50:39 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off RV32IM -c RV32IM --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off RV32IM -c RV32IM --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLK " "Info: Assuming node \"CLK\" is an undefined clock" {  } { { "REGISTER_FILETEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILETEST.bdf" { { 248 192 360 264 "CLK" "" } } } } { "d:/academic/software/quartuswebedition/quartus/bin/Assignment Editor.qase" "" { Assignment "d:/academic/software/quartuswebedition/quartus/bin/Assignment Editor.qase" 1 { { 0 "CLK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLK " "Info: No valid register-to-register data paths exist for clock \"CLK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "REGISTER_FILE:inst\|REG_32B_CASUAL:\\GEN:4:CASE1:CASUALS\|BUF\[15\] DATA_IN\[15\] CLK 6.634 ns register " "Info: tsu for register \"REGISTER_FILE:inst\|REG_32B_CASUAL:\\GEN:4:CASE1:CASUALS\|BUF\[15\]\" (data pin = \"DATA_IN\[15\]\", clock pin = \"CLK\") is 6.634 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.332 ns + Longest pin register " "Info: + Longest pin to register delay is 9.332 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.880 ns) 0.880 ns DATA_IN\[15\] 1 PIN PIN_J10 31 " "Info: 1: + IC(0.000 ns) + CELL(0.880 ns) = 0.880 ns; Loc. = PIN_J10; Fanout = 31; PIN Node = 'DATA_IN\[15\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_IN[15] } "NODE_NAME" } } { "REGISTER_FILETEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILETEST.bdf" { { 296 192 360 312 "DATA_IN\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(8.086 ns) + CELL(0.366 ns) 9.332 ns REGISTER_FILE:inst\|REG_32B_CASUAL:\\GEN:4:CASE1:CASUALS\|BUF\[15\] 2 REG LCFF_X35_Y22_N17 2 " "Info: 2: + IC(8.086 ns) + CELL(0.366 ns) = 9.332 ns; Loc. = LCFF_X35_Y22_N17; Fanout = 2; REG Node = 'REGISTER_FILE:inst\|REG_32B_CASUAL:\\GEN:4:CASE1:CASUALS\|BUF\[15\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "8.452 ns" { DATA_IN[15] REGISTER_FILE:inst|REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[15] } "NODE_NAME" } } { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.246 ns ( 13.35 % ) " "Info: Total cell delay = 1.246 ns ( 13.35 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.086 ns ( 86.65 % ) " "Info: Total interconnect delay = 8.086 ns ( 86.65 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "9.332 ns" { DATA_IN[15] REGISTER_FILE:inst|REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[15] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "9.332 ns" { DATA_IN[15] {} DATA_IN[15]~combout {} REGISTER_FILE:inst|REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[15] {} } { 0.000ns 0.000ns 8.086ns } { 0.000ns 0.880ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.662 ns - Shortest register " "Info: - Shortest clock path from clock \"CLK\" to destination register is 2.662 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "REGISTER_FILETEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILETEST.bdf" { { 248 192 360 264 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 992 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 992; COMB Node = 'CLK~clkctrl'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "REGISTER_FILETEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILETEST.bdf" { { 248 192 360 264 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.008 ns) + CELL(0.537 ns) 2.662 ns REGISTER_FILE:inst\|REG_32B_CASUAL:\\GEN:4:CASE1:CASUALS\|BUF\[15\] 3 REG LCFF_X35_Y22_N17 2 " "Info: 3: + IC(1.008 ns) + CELL(0.537 ns) = 2.662 ns; Loc. = LCFF_X35_Y22_N17; Fanout = 2; REG Node = 'REGISTER_FILE:inst\|REG_32B_CASUAL:\\GEN:4:CASE1:CASUALS\|BUF\[15\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.545 ns" { CLK~clkctrl REGISTER_FILE:inst|REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[15] } "NODE_NAME" } } { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.70 % ) " "Info: Total cell delay = 1.536 ns ( 57.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.126 ns ( 42.30 % ) " "Info: Total interconnect delay = 1.126 ns ( 42.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { CLK CLK~clkctrl REGISTER_FILE:inst|REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[15] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REGISTER_FILE:inst|REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[15] {} } { 0.000ns 0.000ns 0.118ns 1.008ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "9.332 ns" { DATA_IN[15] REGISTER_FILE:inst|REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[15] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "9.332 ns" { DATA_IN[15] {} DATA_IN[15]~combout {} REGISTER_FILE:inst|REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[15] {} } { 0.000ns 0.000ns 8.086ns } { 0.000ns 0.880ns 0.366ns } "" } } { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.662 ns" { CLK CLK~clkctrl REGISTER_FILE:inst|REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[15] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "2.662 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REGISTER_FILE:inst|REG_32B_CASUAL:\GEN:4:CASE1:CASUALS|BUF[15] {} } { 0.000ns 0.000ns 0.118ns 1.008ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLK RS1_DATA\[11\] REGISTER_FILE:inst\|REG_32B_CASUAL:\\GEN:28:CASE1:CASUALS\|BUF\[11\] 18.454 ns register " "Info: tco from clock \"CLK\" to destination pin \"RS1_DATA\[11\]\" through register \"REGISTER_FILE:inst\|REG_32B_CASUAL:\\GEN:28:CASE1:CASUALS\|BUF\[11\]\" is 18.454 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK source 2.686 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to source register is 2.686 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "REGISTER_FILETEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILETEST.bdf" { { 248 192 360 264 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 992 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 992; COMB Node = 'CLK~clkctrl'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "REGISTER_FILETEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILETEST.bdf" { { 248 192 360 264 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.032 ns) + CELL(0.537 ns) 2.686 ns REGISTER_FILE:inst\|REG_32B_CASUAL:\\GEN:28:CASE1:CASUALS\|BUF\[11\] 3 REG LCFF_X32_Y23_N31 2 " "Info: 3: + IC(1.032 ns) + CELL(0.537 ns) = 2.686 ns; Loc. = LCFF_X32_Y23_N31; Fanout = 2; REG Node = 'REGISTER_FILE:inst\|REG_32B_CASUAL:\\GEN:28:CASE1:CASUALS\|BUF\[11\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.569 ns" { CLK~clkctrl REGISTER_FILE:inst|REG_32B_CASUAL:\GEN:28:CASE1:CASUALS|BUF[11] } "NODE_NAME" } } { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.19 % ) " "Info: Total cell delay = 1.536 ns ( 57.19 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.150 ns ( 42.81 % ) " "Info: Total interconnect delay = 1.150 ns ( 42.81 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { CLK CLK~clkctrl REGISTER_FILE:inst|REG_32B_CASUAL:\GEN:28:CASE1:CASUALS|BUF[11] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REGISTER_FILE:inst|REG_32B_CASUAL:\GEN:28:CASE1:CASUALS|BUF[11] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.518 ns + Longest register pin " "Info: + Longest register to pin delay is 15.518 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns REGISTER_FILE:inst\|REG_32B_CASUAL:\\GEN:28:CASE1:CASUALS\|BUF\[11\] 1 REG LCFF_X32_Y23_N31 2 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X32_Y23_N31; Fanout = 2; REG Node = 'REGISTER_FILE:inst\|REG_32B_CASUAL:\\GEN:28:CASE1:CASUALS\|BUF\[11\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { REGISTER_FILE:inst|REG_32B_CASUAL:\GEN:28:CASE1:CASUALS|BUF[11] } "NODE_NAME" } } { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.967 ns) + CELL(0.150 ns) 1.117 ns REGISTER_FILE:inst\|MUX32X1:RS1_MUX\|Mux20~15 2 COMB LCCOMB_X32_Y20_N30 2 " "Info: 2: + IC(0.967 ns) + CELL(0.150 ns) = 1.117 ns; Loc. = LCCOMB_X32_Y20_N30; Fanout = 2; COMB Node = 'REGISTER_FILE:inst\|MUX32X1:RS1_MUX\|Mux20~15'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.117 ns" { REGISTER_FILE:inst|REG_32B_CASUAL:\GEN:28:CASE1:CASUALS|BUF[11] REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~15 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.048 ns) + CELL(0.413 ns) 3.578 ns REGISTER_FILE:inst\|MUX32X1:RS1_MUX\|Mux20~16 3 COMB LCCOMB_X31_Y20_N12 1 " "Info: 3: + IC(2.048 ns) + CELL(0.413 ns) = 3.578 ns; Loc. = LCCOMB_X31_Y20_N12; Fanout = 1; COMB Node = 'REGISTER_FILE:inst\|MUX32X1:RS1_MUX\|Mux20~16'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~15 REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~16 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.945 ns) + CELL(0.438 ns) 5.961 ns REGISTER_FILE:inst\|MUX32X1:RS1_MUX\|Mux20~17 4 COMB LCCOMB_X32_Y23_N28 1 " "Info: 4: + IC(1.945 ns) + CELL(0.438 ns) = 5.961 ns; Loc. = LCCOMB_X32_Y23_N28; Fanout = 1; COMB Node = 'REGISTER_FILE:inst\|MUX32X1:RS1_MUX\|Mux20~17'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.383 ns" { REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~16 REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~17 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.820 ns) + CELL(0.438 ns) 8.219 ns REGISTER_FILE:inst\|MUX32X1:RS1_MUX\|Mux20~18 5 COMB LCCOMB_X36_Y22_N0 1 " "Info: 5: + IC(1.820 ns) + CELL(0.438 ns) = 8.219 ns; Loc. = LCCOMB_X36_Y22_N0; Fanout = 1; COMB Node = 'REGISTER_FILE:inst\|MUX32X1:RS1_MUX\|Mux20~18'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.258 ns" { REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~17 REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~18 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.150 ns) 8.656 ns REGISTER_FILE:inst\|MUX32X1:RS1_MUX\|Mux20~22 6 COMB LCCOMB_X36_Y22_N12 1 " "Info: 6: + IC(0.287 ns) + CELL(0.150 ns) = 8.656 ns; Loc. = LCCOMB_X36_Y22_N12; Fanout = 1; COMB Node = 'REGISTER_FILE:inst\|MUX32X1:RS1_MUX\|Mux20~22'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.437 ns" { REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~18 REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~22 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.420 ns) 10.551 ns REGISTER_FILE:inst\|MUX32X1:RS1_MUX\|Mux20~25 7 COMB LCCOMB_X29_Y23_N12 1 " "Info: 7: + IC(1.475 ns) + CELL(0.420 ns) = 10.551 ns; Loc. = LCCOMB_X29_Y23_N12; Fanout = 1; COMB Node = 'REGISTER_FILE:inst\|MUX32X1:RS1_MUX\|Mux20~25'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~22 REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~25 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.209 ns) + CELL(2.758 ns) 15.518 ns RS1_DATA\[11\] 8 PIN PIN_Y12 0 " "Info: 8: + IC(2.209 ns) + CELL(2.758 ns) = 15.518 ns; Loc. = PIN_Y12; Fanout = 0; PIN Node = 'RS1_DATA\[11\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "4.967 ns" { REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~25 RS1_DATA[11] } "NODE_NAME" } } { "REGISTER_FILETEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILETEST.bdf" { { 248 808 990 264 "RS1_DATA\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.767 ns ( 30.72 % ) " "Info: Total cell delay = 4.767 ns ( 30.72 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.751 ns ( 69.28 % ) " "Info: Total interconnect delay = 10.751 ns ( 69.28 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "15.518 ns" { REGISTER_FILE:inst|REG_32B_CASUAL:\GEN:28:CASE1:CASUALS|BUF[11] REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~15 REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~16 REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~17 REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~18 REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~22 REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~25 RS1_DATA[11] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "15.518 ns" { REGISTER_FILE:inst|REG_32B_CASUAL:\GEN:28:CASE1:CASUALS|BUF[11] {} REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~15 {} REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~16 {} REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~17 {} REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~18 {} REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~22 {} REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~25 {} RS1_DATA[11] {} } { 0.000ns 0.967ns 2.048ns 1.945ns 1.820ns 0.287ns 1.475ns 2.209ns } { 0.000ns 0.150ns 0.413ns 0.438ns 0.438ns 0.150ns 0.420ns 2.758ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.686 ns" { CLK CLK~clkctrl REGISTER_FILE:inst|REG_32B_CASUAL:\GEN:28:CASE1:CASUALS|BUF[11] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "2.686 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REGISTER_FILE:inst|REG_32B_CASUAL:\GEN:28:CASE1:CASUALS|BUF[11] {} } { 0.000ns 0.000ns 0.118ns 1.032ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "15.518 ns" { REGISTER_FILE:inst|REG_32B_CASUAL:\GEN:28:CASE1:CASUALS|BUF[11] REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~15 REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~16 REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~17 REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~18 REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~22 REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~25 RS1_DATA[11] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "15.518 ns" { REGISTER_FILE:inst|REG_32B_CASUAL:\GEN:28:CASE1:CASUALS|BUF[11] {} REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~15 {} REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~16 {} REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~17 {} REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~18 {} REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~22 {} REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~25 {} RS1_DATA[11] {} } { 0.000ns 0.967ns 2.048ns 1.945ns 1.820ns 0.287ns 1.475ns 2.209ns } { 0.000ns 0.150ns 0.413ns 0.438ns 0.438ns 0.150ns 0.420ns 2.758ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TPD_RESULT" "ADR_RS1\[4\] RS1_DATA\[11\] 22.156 ns Longest " "Info: Longest tpd from source pin \"ADR_RS1\[4\]\" to destination pin \"RS1_DATA\[11\]\" is 22.156 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.820 ns) 0.820 ns ADR_RS1\[4\] 1 PIN PIN_AA14 194 " "Info: 1: + IC(0.000 ns) + CELL(0.820 ns) = 0.820 ns; Loc. = PIN_AA14; Fanout = 194; PIN Node = 'ADR_RS1\[4\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { ADR_RS1[4] } "NODE_NAME" } } { "REGISTER_FILETEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILETEST.bdf" { { 312 192 360 328 "ADR_RS1\[4..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.497 ns) + CELL(0.438 ns) 7.755 ns REGISTER_FILE:inst\|MUX32X1:RS1_MUX\|Mux20~15 2 COMB LCCOMB_X32_Y20_N30 2 " "Info: 2: + IC(6.497 ns) + CELL(0.438 ns) = 7.755 ns; Loc. = LCCOMB_X32_Y20_N30; Fanout = 2; COMB Node = 'REGISTER_FILE:inst\|MUX32X1:RS1_MUX\|Mux20~15'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "6.935 ns" { ADR_RS1[4] REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~15 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.048 ns) + CELL(0.413 ns) 10.216 ns REGISTER_FILE:inst\|MUX32X1:RS1_MUX\|Mux20~16 3 COMB LCCOMB_X31_Y20_N12 1 " "Info: 3: + IC(2.048 ns) + CELL(0.413 ns) = 10.216 ns; Loc. = LCCOMB_X31_Y20_N12; Fanout = 1; COMB Node = 'REGISTER_FILE:inst\|MUX32X1:RS1_MUX\|Mux20~16'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.461 ns" { REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~15 REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~16 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.945 ns) + CELL(0.438 ns) 12.599 ns REGISTER_FILE:inst\|MUX32X1:RS1_MUX\|Mux20~17 4 COMB LCCOMB_X32_Y23_N28 1 " "Info: 4: + IC(1.945 ns) + CELL(0.438 ns) = 12.599 ns; Loc. = LCCOMB_X32_Y23_N28; Fanout = 1; COMB Node = 'REGISTER_FILE:inst\|MUX32X1:RS1_MUX\|Mux20~17'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.383 ns" { REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~16 REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~17 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.820 ns) + CELL(0.438 ns) 14.857 ns REGISTER_FILE:inst\|MUX32X1:RS1_MUX\|Mux20~18 5 COMB LCCOMB_X36_Y22_N0 1 " "Info: 5: + IC(1.820 ns) + CELL(0.438 ns) = 14.857 ns; Loc. = LCCOMB_X36_Y22_N0; Fanout = 1; COMB Node = 'REGISTER_FILE:inst\|MUX32X1:RS1_MUX\|Mux20~18'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.258 ns" { REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~17 REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~18 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.287 ns) + CELL(0.150 ns) 15.294 ns REGISTER_FILE:inst\|MUX32X1:RS1_MUX\|Mux20~22 6 COMB LCCOMB_X36_Y22_N12 1 " "Info: 6: + IC(0.287 ns) + CELL(0.150 ns) = 15.294 ns; Loc. = LCCOMB_X36_Y22_N12; Fanout = 1; COMB Node = 'REGISTER_FILE:inst\|MUX32X1:RS1_MUX\|Mux20~22'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.437 ns" { REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~18 REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~22 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.475 ns) + CELL(0.420 ns) 17.189 ns REGISTER_FILE:inst\|MUX32X1:RS1_MUX\|Mux20~25 7 COMB LCCOMB_X29_Y23_N12 1 " "Info: 7: + IC(1.475 ns) + CELL(0.420 ns) = 17.189 ns; Loc. = LCCOMB_X29_Y23_N12; Fanout = 1; COMB Node = 'REGISTER_FILE:inst\|MUX32X1:RS1_MUX\|Mux20~25'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.895 ns" { REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~22 REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~25 } "NODE_NAME" } } { "MUX32X1.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/MUX32X1.vhd" 59 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.209 ns) + CELL(2.758 ns) 22.156 ns RS1_DATA\[11\] 8 PIN PIN_Y12 0 " "Info: 8: + IC(2.209 ns) + CELL(2.758 ns) = 22.156 ns; Loc. = PIN_Y12; Fanout = 0; PIN Node = 'RS1_DATA\[11\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "4.967 ns" { REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~25 RS1_DATA[11] } "NODE_NAME" } } { "REGISTER_FILETEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILETEST.bdf" { { 248 808 990 264 "RS1_DATA\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.875 ns ( 26.52 % ) " "Info: Total cell delay = 5.875 ns ( 26.52 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "16.281 ns ( 73.48 % ) " "Info: Total interconnect delay = 16.281 ns ( 73.48 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "22.156 ns" { ADR_RS1[4] REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~15 REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~16 REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~17 REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~18 REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~22 REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~25 RS1_DATA[11] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "22.156 ns" { ADR_RS1[4] {} ADR_RS1[4]~combout {} REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~15 {} REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~16 {} REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~17 {} REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~18 {} REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~22 {} REGISTER_FILE:inst|MUX32X1:RS1_MUX|Mux20~25 {} RS1_DATA[11] {} } { 0.000ns 0.000ns 6.497ns 2.048ns 1.945ns 1.820ns 0.287ns 1.475ns 2.209ns } { 0.000ns 0.820ns 0.438ns 0.413ns 0.438ns 0.438ns 0.150ns 0.420ns 2.758ns } "" } }  } 0 0 "%4!s! tpd from source pin \"%1!s!\" to destination pin \"%2!s!\" is %3!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "REGISTER_FILE:inst\|REG_32B_CASUAL:\\GEN:19:CASE1:CASUALS\|BUF\[10\] DATA_IN\[10\] CLK -3.495 ns register " "Info: th for register \"REGISTER_FILE:inst\|REG_32B_CASUAL:\\GEN:19:CASE1:CASUALS\|BUF\[10\]\" (data pin = \"DATA_IN\[10\]\", clock pin = \"CLK\") is -3.495 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLK destination 2.674 ns + Longest register " "Info: + Longest clock path from clock \"CLK\" to destination register is 2.674 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns CLK 1 CLK PIN_P2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P2; Fanout = 1; CLK Node = 'CLK'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "REGISTER_FILETEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILETEST.bdf" { { 248 192 360 264 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.118 ns) + CELL(0.000 ns) 1.117 ns CLK~clkctrl 2 COMB CLKCTRL_G3 992 " "Info: 2: + IC(0.118 ns) + CELL(0.000 ns) = 1.117 ns; Loc. = CLKCTRL_G3; Fanout = 992; COMB Node = 'CLK~clkctrl'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "0.118 ns" { CLK CLK~clkctrl } "NODE_NAME" } } { "REGISTER_FILETEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILETEST.bdf" { { 248 192 360 264 "CLK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.020 ns) + CELL(0.537 ns) 2.674 ns REGISTER_FILE:inst\|REG_32B_CASUAL:\\GEN:19:CASE1:CASUALS\|BUF\[10\] 3 REG LCFF_X31_Y25_N29 2 " "Info: 3: + IC(1.020 ns) + CELL(0.537 ns) = 2.674 ns; Loc. = LCFF_X31_Y25_N29; Fanout = 2; REG Node = 'REGISTER_FILE:inst\|REG_32B_CASUAL:\\GEN:19:CASE1:CASUALS\|BUF\[10\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "1.557 ns" { CLK~clkctrl REGISTER_FILE:inst|REG_32B_CASUAL:\GEN:19:CASE1:CASUALS|BUF[10] } "NODE_NAME" } } { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.536 ns ( 57.44 % ) " "Info: Total cell delay = 1.536 ns ( 57.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.138 ns ( 42.56 % ) " "Info: Total interconnect delay = 1.138 ns ( 42.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { CLK CLK~clkctrl REGISTER_FILE:inst|REG_32B_CASUAL:\GEN:19:CASE1:CASUALS|BUF[10] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REGISTER_FILE:inst|REG_32B_CASUAL:\GEN:19:CASE1:CASUALS|BUF[10] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 27 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "6.435 ns - Shortest pin register " "Info: - Shortest pin to register delay is 6.435 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.810 ns) 0.810 ns DATA_IN\[10\] 1 PIN PIN_G12 31 " "Info: 1: + IC(0.000 ns) + CELL(0.810 ns) = 0.810 ns; Loc. = PIN_G12; Fanout = 31; PIN Node = 'DATA_IN\[10\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "" { DATA_IN[10] } "NODE_NAME" } } { "REGISTER_FILETEST.bdf" "" { Schematic "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REGISTER_FILETEST.bdf" { { 296 192 360 312 "DATA_IN\[31..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.259 ns) + CELL(0.366 ns) 6.435 ns REGISTER_FILE:inst\|REG_32B_CASUAL:\\GEN:19:CASE1:CASUALS\|BUF\[10\] 2 REG LCFF_X31_Y25_N29 2 " "Info: 2: + IC(5.259 ns) + CELL(0.366 ns) = 6.435 ns; Loc. = LCFF_X31_Y25_N29; Fanout = 2; REG Node = 'REGISTER_FILE:inst\|REG_32B_CASUAL:\\GEN:19:CASE1:CASUALS\|BUF\[10\]'" {  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "5.625 ns" { DATA_IN[10] REGISTER_FILE:inst|REG_32B_CASUAL:\GEN:19:CASE1:CASUALS|BUF[10] } "NODE_NAME" } } { "REG_32B_CASUAL.vhd" "" { Text "D:/Academic/Software/QuartusWebEdition/quartus/RISCV/REG_32B_CASUAL.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.176 ns ( 18.28 % ) " "Info: Total cell delay = 1.176 ns ( 18.28 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.259 ns ( 81.72 % ) " "Info: Total interconnect delay = 5.259 ns ( 81.72 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "6.435 ns" { DATA_IN[10] REGISTER_FILE:inst|REG_32B_CASUAL:\GEN:19:CASE1:CASUALS|BUF[10] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "6.435 ns" { DATA_IN[10] {} DATA_IN[10]~combout {} REGISTER_FILE:inst|REG_32B_CASUAL:\GEN:19:CASE1:CASUALS|BUF[10] {} } { 0.000ns 0.000ns 5.259ns } { 0.000ns 0.810ns 0.366ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "2.674 ns" { CLK CLK~clkctrl REGISTER_FILE:inst|REG_32B_CASUAL:\GEN:19:CASE1:CASUALS|BUF[10] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "2.674 ns" { CLK {} CLK~combout {} CLK~clkctrl {} REGISTER_FILE:inst|REG_32B_CASUAL:\GEN:19:CASE1:CASUALS|BUF[10] {} } { 0.000ns 0.000ns 0.118ns 1.020ns } { 0.000ns 0.999ns 0.000ns 0.537ns } "" } } { "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "d:/academic/software/quartuswebedition/quartus/bin/TimingClosureFloorplan.fld" "" "6.435 ns" { DATA_IN[10] REGISTER_FILE:inst|REG_32B_CASUAL:\GEN:19:CASE1:CASUALS|BUF[10] } "NODE_NAME" } } { "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "d:/academic/software/quartuswebedition/quartus/bin/Technology_Viewer.qrui" "6.435 ns" { DATA_IN[10] {} DATA_IN[10]~combout {} REGISTER_FILE:inst|REG_32B_CASUAL:\GEN:19:CASE1:CASUALS|BUF[10] {} } { 0.000ns 0.000ns 5.259ns } { 0.000ns 0.810ns 0.366ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "204 " "Info: Peak virtual memory: 204 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sat Mar 02 15:50:39 2019 " "Info: Processing ended: Sat Mar 02 15:50:39 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
