// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
// Version: 2019.2
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _bnn_xcel_HH_
#define _bnn_xcel_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "conv_16_32_10_s.h"
#include "conv_1_16_18_s.h"
#include "max_pool_16_16_s.h"
#include "max_pool_32_8_s.h"
#include "pad_16_8_s.h"
#include "flatten.h"
#include "initialize_padded_me.h"
#include "bnn_xcel_w_fc1.h"
#include "bnn_xcel_w_fc2.h"
#include "bnn_xcel_input_pafYi.h"
#include "bnn_xcel_conv1.h"
#include "bnn_xcel_conv1_pog8j.h"
#include "bnn_xcel_conv1_pohbi.h"
#include "bnn_xcel_conv2.h"
#include "bnn_xcel_conv2_poibs.h"
#include "bnn_xcel_dense1_V.h"
#include "bnn_xcel_signed1.h"
#include "bnn_xcel_dense2_V.h"

namespace ap_rtl {

struct bnn_xcel : public sc_module {
    // Port declarations 10
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst;
    sc_in< sc_logic > ap_start;
    sc_out< sc_logic > ap_done;
    sc_out< sc_logic > ap_idle;
    sc_out< sc_logic > ap_ready;
    sc_out< sc_lv<8> > input_0_address0;
    sc_out< sc_logic > input_0_ce0;
    sc_in< sc_lv<1> > input_0_q0;
    sc_out< sc_lv<4> > ap_return;


    // Module declarations
    bnn_xcel(sc_module_name name);
    SC_HAS_PROCESS(bnn_xcel);

    ~bnn_xcel();

    sc_trace_file* mVcdFile;

    bnn_xcel_w_fc1* w_fc1_U;
    bnn_xcel_w_fc2* w_fc2_U;
    bnn_xcel_input_pafYi* input_padded_0_U;
    bnn_xcel_conv1* conv1_U;
    bnn_xcel_conv1_pog8j* conv1_pooled_U;
    bnn_xcel_conv1_pohbi* conv1_pooled_padded_U;
    bnn_xcel_conv2* conv2_U;
    bnn_xcel_conv2_poibs* conv2_pooled_U;
    bnn_xcel_conv2_poibs* reshaped_U;
    bnn_xcel_dense1_V* dense1_V_U;
    bnn_xcel_signed1* signed1_U;
    bnn_xcel_dense2_V* dense2_V_U;
    conv_16_32_10_s* grp_conv_16_32_10_s_fu_432;
    conv_1_16_18_s* grp_conv_1_16_18_s_fu_442;
    max_pool_16_16_s* grp_max_pool_16_16_s_fu_452;
    max_pool_32_8_s* grp_max_pool_32_8_s_fu_458;
    pad_16_8_s* grp_pad_16_8_s_fu_464;
    flatten* grp_flatten_fu_470;
    initialize_padded_me* grp_initialize_padded_me_fu_476;
    sc_signal< sc_lv<29> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_lv<17> > w_fc1_address0;
    sc_signal< sc_logic > w_fc1_ce0;
    sc_signal< sc_lv<1> > w_fc1_q0;
    sc_signal< sc_lv<12> > w_fc2_address0;
    sc_signal< sc_logic > w_fc2_ce0;
    sc_signal< sc_lv<1> > w_fc2_q0;
    sc_signal< sc_lv<5> > add_ln39_fu_487_p2;
    sc_signal< sc_lv<5> > add_ln39_reg_926;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<10> > add_ln41_fu_517_p2;
    sc_signal< sc_lv<10> > add_ln41_reg_931;
    sc_signal< sc_lv<1> > icmp_ln39_fu_481_p2;
    sc_signal< sc_lv<5> > add_ln40_fu_529_p2;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<5> > add_ln25_fu_555_p2;
    sc_signal< sc_lv<5> > add_ln25_reg_947;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_lv<10> > zext_ln25_fu_561_p1;
    sc_signal< sc_lv<10> > zext_ln25_reg_952;
    sc_signal< sc_lv<1> > icmp_ln23_fu_549_p2;
    sc_signal< sc_lv<10> > zext_ln24_fu_565_p1;
    sc_signal< sc_lv<10> > zext_ln24_reg_957;
    sc_signal< sc_lv<5> > add_ln25_1_fu_575_p2;
    sc_signal< sc_lv<5> > add_ln25_1_reg_965;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_lv<1> > icmp_ln24_fu_569_p2;
    sc_signal< sc_lv<10> > add_ln25_10_fu_633_p2;
    sc_signal< sc_lv<10> > add_ln25_10_reg_975;
    sc_signal< sc_lv<9> > n_fu_648_p2;
    sc_signal< sc_lv<9> > n_reg_983;
    sc_signal< sc_logic > ap_CS_fsm_state19;
    sc_signal< sc_lv<64> > zext_ln168_fu_654_p1;
    sc_signal< sc_lv<64> > zext_ln168_reg_988;
    sc_signal< sc_lv<1> > icmp_ln164_fu_642_p2;
    sc_signal< sc_lv<19> > zext_ln166_fu_658_p1;
    sc_signal< sc_lv<19> > zext_ln166_reg_993;
    sc_signal< sc_lv<10> > m_1_fu_668_p2;
    sc_signal< sc_lv<10> > m_1_reg_1001;
    sc_signal< sc_logic > ap_CS_fsm_state20;
    sc_signal< sc_lv<1> > icmp_ln166_fu_662_p2;
    sc_signal< sc_lv<10> > accum_V_fu_732_p2;
    sc_signal< sc_logic > ap_CS_fsm_state21;
    sc_signal< sc_lv<9> > m_fu_744_p2;
    sc_signal< sc_lv<9> > m_reg_1024;
    sc_signal< sc_logic > ap_CS_fsm_state22;
    sc_signal< sc_lv<64> > zext_ln131_fu_750_p1;
    sc_signal< sc_lv<64> > zext_ln131_reg_1029;
    sc_signal< sc_lv<1> > icmp_ln130_fu_738_p2;
    sc_signal< sc_lv<4> > n_1_fu_768_p2;
    sc_signal< sc_lv<4> > n_1_reg_1042;
    sc_signal< sc_logic > ap_CS_fsm_state24;
    sc_signal< sc_lv<64> > zext_ln168_2_fu_774_p1;
    sc_signal< sc_lv<64> > zext_ln168_2_reg_1047;
    sc_signal< sc_lv<1> > icmp_ln164_1_fu_762_p2;
    sc_signal< sc_lv<13> > zext_ln166_1_fu_778_p1;
    sc_signal< sc_lv<13> > zext_ln166_1_reg_1052;
    sc_signal< sc_lv<9> > m_2_fu_788_p2;
    sc_signal< sc_lv<9> > m_2_reg_1065;
    sc_signal< sc_logic > ap_CS_fsm_state25;
    sc_signal< sc_lv<1> > icmp_ln166_1_fu_782_p2;
    sc_signal< sc_lv<9> > accum_V_2_fu_870_p2;
    sc_signal< sc_logic > ap_CS_fsm_state26;
    sc_signal< sc_lv<16> > max_V_fu_876_p1;
    sc_signal< sc_logic > ap_CS_fsm_state27;
    sc_signal< sc_logic > ap_CS_fsm_state28;
    sc_signal< sc_lv<1> > icmp_ln144_fu_880_p2;
    sc_signal< sc_lv<4> > select_ln145_fu_901_p3;
    sc_signal< sc_logic > ap_CS_fsm_state29;
    sc_signal< sc_lv<16> > select_ln145_1_fu_909_p3;
    sc_signal< sc_lv<4> > i_fu_917_p2;
    sc_signal< sc_lv<9> > input_padded_0_address0;
    sc_signal< sc_logic > input_padded_0_ce0;
    sc_signal< sc_logic > input_padded_0_we0;
    sc_signal< sc_lv<1> > input_padded_0_d0;
    sc_signal< sc_lv<1> > input_padded_0_q0;
    sc_signal< sc_lv<12> > conv1_address0;
    sc_signal< sc_logic > conv1_ce0;
    sc_signal< sc_logic > conv1_we0;
    sc_signal< sc_lv<1> > conv1_q0;
    sc_signal< sc_lv<10> > conv1_pooled_address0;
    sc_signal< sc_logic > conv1_pooled_ce0;
    sc_signal< sc_logic > conv1_pooled_we0;
    sc_signal< sc_lv<1> > conv1_pooled_q0;
    sc_signal< sc_lv<11> > conv1_pooled_padded_address0;
    sc_signal< sc_logic > conv1_pooled_padded_ce0;
    sc_signal< sc_logic > conv1_pooled_padded_we0;
    sc_signal< sc_lv<1> > conv1_pooled_padded_d0;
    sc_signal< sc_lv<1> > conv1_pooled_padded_q0;
    sc_signal< sc_lv<11> > conv2_address0;
    sc_signal< sc_logic > conv2_ce0;
    sc_signal< sc_logic > conv2_we0;
    sc_signal< sc_lv<1> > conv2_q0;
    sc_signal< sc_lv<9> > conv2_pooled_address0;
    sc_signal< sc_logic > conv2_pooled_ce0;
    sc_signal< sc_logic > conv2_pooled_we0;
    sc_signal< sc_lv<1> > conv2_pooled_q0;
    sc_signal< sc_lv<9> > reshaped_address0;
    sc_signal< sc_logic > reshaped_ce0;
    sc_signal< sc_logic > reshaped_we0;
    sc_signal< sc_lv<1> > reshaped_q0;
    sc_signal< sc_lv<8> > dense1_V_address0;
    sc_signal< sc_logic > dense1_V_ce0;
    sc_signal< sc_logic > dense1_V_we0;
    sc_signal< sc_lv<11> > dense1_V_d0;
    sc_signal< sc_lv<11> > dense1_V_q0;
    sc_signal< sc_lv<8> > signed1_address0;
    sc_signal< sc_logic > signed1_ce0;
    sc_signal< sc_logic > signed1_we0;
    sc_signal< sc_lv<1> > signed1_d0;
    sc_signal< sc_lv<1> > signed1_q0;
    sc_signal< sc_lv<4> > dense2_V_address0;
    sc_signal< sc_logic > dense2_V_ce0;
    sc_signal< sc_logic > dense2_V_we0;
    sc_signal< sc_lv<10> > dense2_V_d0;
    sc_signal< sc_lv<10> > dense2_V_q0;
    sc_signal< sc_logic > grp_conv_16_32_10_s_fu_432_ap_start;
    sc_signal< sc_logic > grp_conv_16_32_10_s_fu_432_ap_done;
    sc_signal< sc_logic > grp_conv_16_32_10_s_fu_432_ap_idle;
    sc_signal< sc_logic > grp_conv_16_32_10_s_fu_432_ap_ready;
    sc_signal< sc_lv<11> > grp_conv_16_32_10_s_fu_432_input_r_address0;
    sc_signal< sc_logic > grp_conv_16_32_10_s_fu_432_input_r_ce0;
    sc_signal< sc_lv<11> > grp_conv_16_32_10_s_fu_432_output_r_address0;
    sc_signal< sc_logic > grp_conv_16_32_10_s_fu_432_output_r_ce0;
    sc_signal< sc_logic > grp_conv_16_32_10_s_fu_432_output_r_we0;
    sc_signal< sc_lv<1> > grp_conv_16_32_10_s_fu_432_output_r_d0;
    sc_signal< sc_logic > grp_conv_1_16_18_s_fu_442_ap_start;
    sc_signal< sc_logic > grp_conv_1_16_18_s_fu_442_ap_done;
    sc_signal< sc_logic > grp_conv_1_16_18_s_fu_442_ap_idle;
    sc_signal< sc_logic > grp_conv_1_16_18_s_fu_442_ap_ready;
    sc_signal< sc_lv<9> > grp_conv_1_16_18_s_fu_442_input_0_address0;
    sc_signal< sc_logic > grp_conv_1_16_18_s_fu_442_input_0_ce0;
    sc_signal< sc_lv<12> > grp_conv_1_16_18_s_fu_442_output_r_address0;
    sc_signal< sc_logic > grp_conv_1_16_18_s_fu_442_output_r_ce0;
    sc_signal< sc_logic > grp_conv_1_16_18_s_fu_442_output_r_we0;
    sc_signal< sc_lv<1> > grp_conv_1_16_18_s_fu_442_output_r_d0;
    sc_signal< sc_logic > grp_max_pool_16_16_s_fu_452_ap_start;
    sc_signal< sc_logic > grp_max_pool_16_16_s_fu_452_ap_done;
    sc_signal< sc_logic > grp_max_pool_16_16_s_fu_452_ap_idle;
    sc_signal< sc_logic > grp_max_pool_16_16_s_fu_452_ap_ready;
    sc_signal< sc_lv<12> > grp_max_pool_16_16_s_fu_452_input_r_address0;
    sc_signal< sc_logic > grp_max_pool_16_16_s_fu_452_input_r_ce0;
    sc_signal< sc_lv<10> > grp_max_pool_16_16_s_fu_452_output_r_address0;
    sc_signal< sc_logic > grp_max_pool_16_16_s_fu_452_output_r_ce0;
    sc_signal< sc_logic > grp_max_pool_16_16_s_fu_452_output_r_we0;
    sc_signal< sc_lv<1> > grp_max_pool_16_16_s_fu_452_output_r_d0;
    sc_signal< sc_logic > grp_max_pool_32_8_s_fu_458_ap_start;
    sc_signal< sc_logic > grp_max_pool_32_8_s_fu_458_ap_done;
    sc_signal< sc_logic > grp_max_pool_32_8_s_fu_458_ap_idle;
    sc_signal< sc_logic > grp_max_pool_32_8_s_fu_458_ap_ready;
    sc_signal< sc_lv<11> > grp_max_pool_32_8_s_fu_458_input_r_address0;
    sc_signal< sc_logic > grp_max_pool_32_8_s_fu_458_input_r_ce0;
    sc_signal< sc_lv<9> > grp_max_pool_32_8_s_fu_458_output_r_address0;
    sc_signal< sc_logic > grp_max_pool_32_8_s_fu_458_output_r_ce0;
    sc_signal< sc_logic > grp_max_pool_32_8_s_fu_458_output_r_we0;
    sc_signal< sc_lv<1> > grp_max_pool_32_8_s_fu_458_output_r_d0;
    sc_signal< sc_logic > grp_pad_16_8_s_fu_464_ap_start;
    sc_signal< sc_logic > grp_pad_16_8_s_fu_464_ap_done;
    sc_signal< sc_logic > grp_pad_16_8_s_fu_464_ap_idle;
    sc_signal< sc_logic > grp_pad_16_8_s_fu_464_ap_ready;
    sc_signal< sc_lv<10> > grp_pad_16_8_s_fu_464_input_r_address0;
    sc_signal< sc_logic > grp_pad_16_8_s_fu_464_input_r_ce0;
    sc_signal< sc_lv<11> > grp_pad_16_8_s_fu_464_output_r_address0;
    sc_signal< sc_logic > grp_pad_16_8_s_fu_464_output_r_ce0;
    sc_signal< sc_logic > grp_pad_16_8_s_fu_464_output_r_we0;
    sc_signal< sc_lv<1> > grp_pad_16_8_s_fu_464_output_r_d0;
    sc_signal< sc_logic > grp_flatten_fu_470_ap_start;
    sc_signal< sc_logic > grp_flatten_fu_470_ap_done;
    sc_signal< sc_logic > grp_flatten_fu_470_ap_idle;
    sc_signal< sc_logic > grp_flatten_fu_470_ap_ready;
    sc_signal< sc_lv<9> > grp_flatten_fu_470_input_r_address0;
    sc_signal< sc_logic > grp_flatten_fu_470_input_r_ce0;
    sc_signal< sc_lv<9> > grp_flatten_fu_470_output_r_address0;
    sc_signal< sc_logic > grp_flatten_fu_470_output_r_ce0;
    sc_signal< sc_logic > grp_flatten_fu_470_output_r_we0;
    sc_signal< sc_lv<1> > grp_flatten_fu_470_output_r_d0;
    sc_signal< sc_logic > grp_initialize_padded_me_fu_476_ap_start;
    sc_signal< sc_logic > grp_initialize_padded_me_fu_476_ap_done;
    sc_signal< sc_logic > grp_initialize_padded_me_fu_476_ap_idle;
    sc_signal< sc_logic > grp_initialize_padded_me_fu_476_ap_ready;
    sc_signal< sc_lv<11> > grp_initialize_padded_me_fu_476_input_r_address0;
    sc_signal< sc_logic > grp_initialize_padded_me_fu_476_input_r_ce0;
    sc_signal< sc_logic > grp_initialize_padded_me_fu_476_input_r_we0;
    sc_signal< sc_lv<1> > grp_initialize_padded_me_fu_476_input_r_d0;
    sc_signal< sc_lv<5> > x_0_0_i_reg_275;
    sc_signal< sc_lv<1> > icmp_ln40_fu_523_p2;
    sc_signal< sc_lv<5> > y_0_0_i_reg_286;
    sc_signal< sc_lv<5> > x_0_0_i1_reg_297;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<5> > y_0_0_i3_reg_308;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_lv<9> > n_0_i_reg_319;
    sc_signal< sc_logic > ap_CS_fsm_state18;
    sc_signal< sc_lv<10> > p_04_0_i_reg_330;
    sc_signal< sc_lv<10> > m_0_i_reg_342;
    sc_signal< sc_lv<9> > m_0_i7_reg_353;
    sc_signal< sc_logic > ap_CS_fsm_state23;
    sc_signal< sc_lv<4> > n_0_i9_reg_364;
    sc_signal< sc_lv<9> > p_04_0_i13_reg_375;
    sc_signal< sc_lv<9> > m_0_i14_reg_387;
    sc_signal< sc_lv<4> > agg_result_V_0_i_reg_398;
    sc_signal< sc_lv<16> > p_012_0_i_reg_410;
    sc_signal< sc_lv<4> > max_id_V_reg_420;
    sc_signal< sc_logic > grp_conv_16_32_10_s_fu_432_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > grp_conv_1_16_18_s_fu_442_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > grp_max_pool_16_16_s_fu_452_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > grp_max_pool_32_8_s_fu_458_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > ap_CS_fsm_state16;
    sc_signal< sc_logic > grp_pad_16_8_s_fu_464_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > grp_flatten_fu_470_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state17;
    sc_signal< sc_logic > grp_initialize_padded_me_fu_476_ap_start_reg;
    sc_signal< sc_lv<64> > zext_ln41_8_fu_544_p1;
    sc_signal< sc_lv<64> > zext_ln25_8_fu_598_p1;
    sc_signal< sc_lv<64> > zext_ln25_11_fu_638_p1;
    sc_signal< sc_lv<64> > zext_ln168_5_fu_696_p1;
    sc_signal< sc_lv<64> > zext_ln168_1_fu_674_p1;
    sc_signal< sc_lv<64> > zext_ln168_8_fu_834_p1;
    sc_signal< sc_lv<64> > zext_ln168_3_fu_794_p1;
    sc_signal< sc_lv<64> > zext_ln145_fu_886_p1;
    sc_signal< sc_lv<9> > tmp_fu_493_p3;
    sc_signal< sc_lv<6> > tmp_s_fu_505_p3;
    sc_signal< sc_lv<10> > zext_ln41_6_fu_513_p1;
    sc_signal< sc_lv<10> > zext_ln41_fu_501_p1;
    sc_signal< sc_lv<10> > zext_ln41_7_fu_535_p1;
    sc_signal< sc_lv<10> > add_ln41_4_fu_539_p2;
    sc_signal< sc_lv<9> > tmp_5_fu_581_p3;
    sc_signal< sc_lv<10> > zext_ln25_7_fu_589_p1;
    sc_signal< sc_lv<10> > add_ln25_8_fu_593_p2;
    sc_signal< sc_lv<9> > tmp_6_fu_603_p3;
    sc_signal< sc_lv<6> > tmp_7_fu_615_p3;
    sc_signal< sc_lv<10> > zext_ln25_10_fu_623_p1;
    sc_signal< sc_lv<10> > zext_ln25_9_fu_611_p1;
    sc_signal< sc_lv<10> > add_ln25_9_fu_627_p2;
    sc_signal< sc_lv<18> > tmp_8_fu_679_p3;
    sc_signal< sc_lv<19> > zext_ln168_4_fu_687_p1;
    sc_signal< sc_lv<19> > add_ln168_fu_691_p2;
    sc_signal< sc_lv<11> > shl_ln_fu_701_p3;
    sc_signal< sc_lv<1> > xor_ln168_fu_716_p2;
    sc_signal< sc_lv<1> > xor_ln168_1_fu_722_p2;
    sc_signal< sc_lv<10> > zext_ln700_fu_728_p1;
    sc_signal< sc_lv<12> > tmp_9_fu_799_p3;
    sc_signal< sc_lv<10> > tmp_10_fu_811_p3;
    sc_signal< sc_lv<13> > zext_ln168_7_fu_819_p1;
    sc_signal< sc_lv<13> > zext_ln168_6_fu_807_p1;
    sc_signal< sc_lv<13> > add_ln168_1_fu_823_p2;
    sc_signal< sc_lv<13> > add_ln168_2_fu_829_p2;
    sc_signal< sc_lv<10> > shl_ln1503_1_fu_839_p3;
    sc_signal< sc_lv<1> > xor_ln168_2_fu_854_p2;
    sc_signal< sc_lv<1> > xor_ln168_3_fu_860_p2;
    sc_signal< sc_lv<9> > zext_ln700_1_fu_866_p1;
    sc_signal< sc_lv<16> > max_V_1_fu_891_p1;
    sc_signal< sc_lv<1> > icmp_ln895_1_fu_895_p2;
    sc_signal< sc_lv<4> > ap_return_preg;
    sc_signal< sc_lv<29> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<29> ap_ST_fsm_state1;
    static const sc_lv<29> ap_ST_fsm_state2;
    static const sc_lv<29> ap_ST_fsm_state3;
    static const sc_lv<29> ap_ST_fsm_state4;
    static const sc_lv<29> ap_ST_fsm_state5;
    static const sc_lv<29> ap_ST_fsm_state6;
    static const sc_lv<29> ap_ST_fsm_state7;
    static const sc_lv<29> ap_ST_fsm_state8;
    static const sc_lv<29> ap_ST_fsm_state9;
    static const sc_lv<29> ap_ST_fsm_state10;
    static const sc_lv<29> ap_ST_fsm_state11;
    static const sc_lv<29> ap_ST_fsm_state12;
    static const sc_lv<29> ap_ST_fsm_state13;
    static const sc_lv<29> ap_ST_fsm_state14;
    static const sc_lv<29> ap_ST_fsm_state15;
    static const sc_lv<29> ap_ST_fsm_state16;
    static const sc_lv<29> ap_ST_fsm_state17;
    static const sc_lv<29> ap_ST_fsm_state18;
    static const sc_lv<29> ap_ST_fsm_state19;
    static const sc_lv<29> ap_ST_fsm_state20;
    static const sc_lv<29> ap_ST_fsm_state21;
    static const sc_lv<29> ap_ST_fsm_state22;
    static const sc_lv<29> ap_ST_fsm_state23;
    static const sc_lv<29> ap_ST_fsm_state24;
    static const sc_lv<29> ap_ST_fsm_state25;
    static const sc_lv<29> ap_ST_fsm_state26;
    static const sc_lv<29> ap_ST_fsm_state27;
    static const sc_lv<29> ap_ST_fsm_state28;
    static const sc_lv<29> ap_ST_fsm_state29;
    static const sc_lv<32> ap_const_lv32_0;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_12;
    static const sc_lv<32> ap_const_lv32_13;
    static const sc_lv<32> ap_const_lv32_14;
    static const sc_lv<32> ap_const_lv32_15;
    static const sc_lv<32> ap_const_lv32_17;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<32> ap_const_lv32_18;
    static const sc_lv<32> ap_const_lv32_19;
    static const sc_lv<32> ap_const_lv32_1A;
    static const sc_lv<32> ap_const_lv32_1B;
    static const sc_lv<32> ap_const_lv32_1C;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<9> ap_const_lv9_0;
    static const sc_lv<32> ap_const_lv32_11;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_16;
    static const sc_lv<4> ap_const_lv4_0;
    static const sc_lv<4> ap_const_lv4_1;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_F;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_10;
    static const sc_lv<64> ap_const_lv64_0;
    static const sc_lv<5> ap_const_lv5_12;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<5> ap_const_lv5_10;
    static const sc_lv<9> ap_const_lv9_100;
    static const sc_lv<9> ap_const_lv9_1;
    static const sc_lv<10> ap_const_lv10_200;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<8> ap_const_lv8_0;
    static const sc_lv<11> ap_const_lv11_600;
    static const sc_lv<11> ap_const_lv11_0;
    static const sc_lv<4> ap_const_lv4_A;
    static const sc_lv<3> ap_const_lv3_0;
    static const sc_lv<10> ap_const_lv10_300;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_clk_no_reset_();
    void thread_accum_V_2_fu_870_p2();
    void thread_accum_V_fu_732_p2();
    void thread_add_ln168_1_fu_823_p2();
    void thread_add_ln168_2_fu_829_p2();
    void thread_add_ln168_fu_691_p2();
    void thread_add_ln25_10_fu_633_p2();
    void thread_add_ln25_1_fu_575_p2();
    void thread_add_ln25_8_fu_593_p2();
    void thread_add_ln25_9_fu_627_p2();
    void thread_add_ln25_fu_555_p2();
    void thread_add_ln39_fu_487_p2();
    void thread_add_ln40_fu_529_p2();
    void thread_add_ln41_4_fu_539_p2();
    void thread_add_ln41_fu_517_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state16();
    void thread_ap_CS_fsm_state17();
    void thread_ap_CS_fsm_state18();
    void thread_ap_CS_fsm_state19();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state20();
    void thread_ap_CS_fsm_state21();
    void thread_ap_CS_fsm_state22();
    void thread_ap_CS_fsm_state23();
    void thread_ap_CS_fsm_state24();
    void thread_ap_CS_fsm_state25();
    void thread_ap_CS_fsm_state26();
    void thread_ap_CS_fsm_state27();
    void thread_ap_CS_fsm_state28();
    void thread_ap_CS_fsm_state29();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_return();
    void thread_conv1_address0();
    void thread_conv1_ce0();
    void thread_conv1_pooled_address0();
    void thread_conv1_pooled_ce0();
    void thread_conv1_pooled_padded_address0();
    void thread_conv1_pooled_padded_ce0();
    void thread_conv1_pooled_padded_d0();
    void thread_conv1_pooled_padded_we0();
    void thread_conv1_pooled_we0();
    void thread_conv1_we0();
    void thread_conv2_address0();
    void thread_conv2_ce0();
    void thread_conv2_pooled_address0();
    void thread_conv2_pooled_ce0();
    void thread_conv2_pooled_we0();
    void thread_conv2_we0();
    void thread_dense1_V_address0();
    void thread_dense1_V_ce0();
    void thread_dense1_V_d0();
    void thread_dense1_V_we0();
    void thread_dense2_V_address0();
    void thread_dense2_V_ce0();
    void thread_dense2_V_d0();
    void thread_dense2_V_we0();
    void thread_grp_conv_16_32_10_s_fu_432_ap_start();
    void thread_grp_conv_1_16_18_s_fu_442_ap_start();
    void thread_grp_flatten_fu_470_ap_start();
    void thread_grp_initialize_padded_me_fu_476_ap_start();
    void thread_grp_max_pool_16_16_s_fu_452_ap_start();
    void thread_grp_max_pool_32_8_s_fu_458_ap_start();
    void thread_grp_pad_16_8_s_fu_464_ap_start();
    void thread_i_fu_917_p2();
    void thread_icmp_ln130_fu_738_p2();
    void thread_icmp_ln144_fu_880_p2();
    void thread_icmp_ln164_1_fu_762_p2();
    void thread_icmp_ln164_fu_642_p2();
    void thread_icmp_ln166_1_fu_782_p2();
    void thread_icmp_ln166_fu_662_p2();
    void thread_icmp_ln23_fu_549_p2();
    void thread_icmp_ln24_fu_569_p2();
    void thread_icmp_ln39_fu_481_p2();
    void thread_icmp_ln40_fu_523_p2();
    void thread_icmp_ln895_1_fu_895_p2();
    void thread_input_0_address0();
    void thread_input_0_ce0();
    void thread_input_padded_0_address0();
    void thread_input_padded_0_ce0();
    void thread_input_padded_0_d0();
    void thread_input_padded_0_we0();
    void thread_m_1_fu_668_p2();
    void thread_m_2_fu_788_p2();
    void thread_m_fu_744_p2();
    void thread_max_V_1_fu_891_p1();
    void thread_max_V_fu_876_p1();
    void thread_n_1_fu_768_p2();
    void thread_n_fu_648_p2();
    void thread_reshaped_address0();
    void thread_reshaped_ce0();
    void thread_reshaped_we0();
    void thread_select_ln145_1_fu_909_p3();
    void thread_select_ln145_fu_901_p3();
    void thread_shl_ln1503_1_fu_839_p3();
    void thread_shl_ln_fu_701_p3();
    void thread_signed1_address0();
    void thread_signed1_ce0();
    void thread_signed1_d0();
    void thread_signed1_we0();
    void thread_tmp_10_fu_811_p3();
    void thread_tmp_5_fu_581_p3();
    void thread_tmp_6_fu_603_p3();
    void thread_tmp_7_fu_615_p3();
    void thread_tmp_8_fu_679_p3();
    void thread_tmp_9_fu_799_p3();
    void thread_tmp_fu_493_p3();
    void thread_tmp_s_fu_505_p3();
    void thread_w_fc1_address0();
    void thread_w_fc1_ce0();
    void thread_w_fc2_address0();
    void thread_w_fc2_ce0();
    void thread_xor_ln168_1_fu_722_p2();
    void thread_xor_ln168_2_fu_854_p2();
    void thread_xor_ln168_3_fu_860_p2();
    void thread_xor_ln168_fu_716_p2();
    void thread_zext_ln131_fu_750_p1();
    void thread_zext_ln145_fu_886_p1();
    void thread_zext_ln166_1_fu_778_p1();
    void thread_zext_ln166_fu_658_p1();
    void thread_zext_ln168_1_fu_674_p1();
    void thread_zext_ln168_2_fu_774_p1();
    void thread_zext_ln168_3_fu_794_p1();
    void thread_zext_ln168_4_fu_687_p1();
    void thread_zext_ln168_5_fu_696_p1();
    void thread_zext_ln168_6_fu_807_p1();
    void thread_zext_ln168_7_fu_819_p1();
    void thread_zext_ln168_8_fu_834_p1();
    void thread_zext_ln168_fu_654_p1();
    void thread_zext_ln24_fu_565_p1();
    void thread_zext_ln25_10_fu_623_p1();
    void thread_zext_ln25_11_fu_638_p1();
    void thread_zext_ln25_7_fu_589_p1();
    void thread_zext_ln25_8_fu_598_p1();
    void thread_zext_ln25_9_fu_611_p1();
    void thread_zext_ln25_fu_561_p1();
    void thread_zext_ln41_6_fu_513_p1();
    void thread_zext_ln41_7_fu_535_p1();
    void thread_zext_ln41_8_fu_544_p1();
    void thread_zext_ln41_fu_501_p1();
    void thread_zext_ln700_1_fu_866_p1();
    void thread_zext_ln700_fu_728_p1();
    void thread_ap_NS_fsm();
};

}

using namespace ap_rtl;

#endif
