
Copyright (C) 1994-2020 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify (R)
Build: Q-2020.03
Install: /export/SoftWare/Synopsys/fpga/Q-2020.03
OS: CentOS Linux 7 (Core)
Hostname: icpc
max virtual memory: unlimited (bytes)
max user processes: 4096
max stack size: 10485760 (bytes)


Implementation : wujian100_open_200t_3b_rev

# Written on Tue Nov 19 10:13:39 2024

##### FILES SYNTAX CHECKED ##############################################
Constraint File(s):      "/home/master/xuantie/wujian100_open/fpga/synplify/FDC_constraints/wujian100_open_200t_3b_rev/wujian100_open_200t_3b_translated.fdc"

#Run constraint checker to find more issues with constraints.
#########################################################################



No issues found in constraint syntax.



Clock Summary
*************

          Start                                Requested     Requested     Clock        Clock                   Clock
Level     Clock                                Frequency     Period        Type         Group                   Load 
---------------------------------------------------------------------------------------------------------------------
0 -       PIN_EHS                              20.0 MHz      50.000        declared     clkgroup_2              14037
                                                                                                                     
0 -       CLKDIV                               5.0 MHz       200.000       declared     clkgroup_2              1176 
                                                                                                                     
0 -       PAD_JTAG_TCLK                        2.0 MHz       500.000       declared     clkgroup_3              61   
                                                                                                                     
0 -       RTC_CLK_DIV                          0.5 MHz       2000.000      declared     clkgroup_4              34   
                                                                                                                     
0 -       I_RTC_EXT_CLK                        1.0 MHz       1000.000      declared     clkgroup_4              20   
                                                                                                                     
0 -       wujian100_open_top|PAD_JTAG_TCLK     1.0 MHz       1000.000      inferred     Inferred_clkgroup_0     0    
=====================================================================================================================


Clock Load Summary
******************

                                     Clock     Source                  Clock Pin                                                              Non-clock Pin                                                      Non-clock Pin                                                                         
Clock                                Load      Pin                     Seq Example                                                            Seq Example                                                        Comb Example                                                                          
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
PIN_EHS                              14037     PIN_EHS(port)           x_retu_top.x_smu_top.x_sms_top.x_isram_top.wr_deny_resp.C              x_cpu_top.CPU.x_cr_tcipif_top.x_cr_coretim_top.refclk_ff1.D[0]     x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.x_pwm_clkmux.clk_out.A[0](mux)
                                                                                                                                                                                                                                                                                                       
CLKDIV                               1176      PIN_EHS(port)           x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.pwm0en_d.C     -                                                                  x_pdu_top.x_sub_apb0_top.x_pwm_sec_top.x_pwm.x_pwm_ctrl.x_pwm_clkmux.clk_out.B[0](mux)
                                                                                                                                                                                                                                                                                                       
PAD_JTAG_TCLK                        61        PAD_JTAG_TCLK(port)     x_cpu_top.CPU.x_cr_had_top.A15d.A18649.C                               -                                                                  x_cpu_top.CPU.x_cr_had_top.A15d.un1_tclk.I[0](inv)                                    
                                                                                                                                                                                                                                                                                                       
RTC_CLK_DIV                          34        PIN_EHS(port)           x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_cnt.cnt[31:0].C           -                                                                  -                                                                                     
                                                                                                                                                                                                                                                                                                       
I_RTC_EXT_CLK                        20        PIN_EHS(port)           x_aou_top.x_rtc0_sec_top.x_rtc_aou_top.x_rtc_clk_div.cnt[19:0].C       -                                                                  -                                                                                     
                                                                                                                                                                                                                                                                                                       
wujian100_open_top|PAD_JTAG_TCLK     0         PAD_JTAG_TCLK(port)     -                                                                      -                                                                  -                                                                                     
=======================================================================================================================================================================================================================================================================================================
