DIV_ROUND_UP,FUNC_0
DRM_ERROR,FUNC_1
ERR_PTR,FUNC_2
PACKET3,FUNC_3
PACKET3_CP_DMA,VAR_0
PACKET3_CP_DMA_CP_SYNC,VAR_1
PACKET3_SET_CONFIG_REG,VAR_2
PACKET3_SET_CONFIG_REG_OFFSET,VAR_3
RADEON_GPU_PAGE_SHIFT,VAR_4
WAIT_3D_IDLE_bit,VAR_5
WAIT_CP_DMA_IDLE_bit,VAR_6
WAIT_UNTIL,VAR_7
lower_32_bits,FUNC_4
radeon_fence_emit,FUNC_5
radeon_ring_lock,FUNC_6
radeon_ring_unlock_commit,FUNC_7
radeon_ring_unlock_undo,FUNC_8
radeon_ring_write,FUNC_9
radeon_sync_create,FUNC_10
radeon_sync_free,FUNC_11
radeon_sync_resv,FUNC_12
radeon_sync_rings,FUNC_13
upper_32_bits,FUNC_14
r600_copy_cpdma,FUNC_15
rdev,VAR_8
src_offset,VAR_9
dst_offset,VAR_10
num_gpu_pages,VAR_11
resv,VAR_12
fence,VAR_13
sync,VAR_14
ring_index,VAR_15
ring,VAR_16
size_in_bytes,VAR_17
cur_size_in_bytes,VAR_18
tmp,VAR_19
i,VAR_20
num_loops,VAR_21
r,VAR_22
