{
 "cells": [
  {
   "cell_type": "code",
   "execution_count": 8,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "no errors found\n"
     ]
    }
   ],
   "source": [
    "module NestQuant3;\n",
    "    input Vector#(8, Bit#(4)) coords;\n",
    "    Reg#(Vector#(8, Bit#(6))) v(replicate(0));\n",
    "    Reg#(Bit#(1)) flip1(0);\n",
    "    Reg#(Bit#(1)) flip2(0);\n",
    "    Reg#(Bit#(8)) dist0(0);\n",
    "    Reg#(Bit#(8)) dsum(0);\n",
    "    Reg#(Vector#(8, Bit#(6))) v1(replicate(0));\n",
    "    Reg#(Vector#(8, Bit#(6))) out(replicate(0));\n",
    "\n",
    "    rule do_work;\n",
    "        Vector#(8, Bit#(6)) p;\n",
    "        p[0] = {coords[0], 2'b00};\n",
    "        for (Integer i = 1; i < 7; i = i + 1)\n",
    "            p[i] = {1'b0, coords[i], 1'b0};\n",
    "        p[7] = {2'b00, coords[7]};\n",
    "\n",
    "        Vector#(8, Bit#(6)) _v;\n",
    "        _v[0] = ((p[0] + p[1]) + (p[2] + p[3])) + ((p[4] + p[5]) + (p[6] + p[7]));\n",
    "        for (Integer i = 1; i < 7; i = i + 1)\n",
    "            _v[i] = p[i] + p[7];\n",
    "        _v[7] = p[7];\n",
    "        v <= _v;\n",
    "\n",
    "\n",
    "        Vector#(8, Bit#(5)) anti;\n",
    "        for (Integer i = 0; i < 8; i = i + 1)\n",
    "            anti[i] = 5'b10000 - ({1'b0, v[i][3:0]});\n",
    "\n",
    "        Vector#(8, Bit#(8)) ddist;\n",
    "        for (Integer i = 0; i < 8; i = i + 1)\n",
    "            ddist[i] = {3'b000, unpack(v[i][4]) ? {1'b0, v[i][3:0]} : anti[i]};\n",
    "\n",
    "        Bit#(1) _flip2 = ((v[0][5] ^ v[1][5]) ^ (v[2][5] ^ v[3][5])) ^ ((v[4][5] ^ v[5][5]) ^ (v[6][5] ^ v[7][5]));\n",
    "        Bit#(1) xor4 = ((v[0][4] ^ v[1][4]) ^ (v[2][4] ^ v[3][4])) ^ ((v[4][4] ^ v[5][4]) ^ (v[6][4] ^ v[7][4]));\n",
    "\n",
    "        dsum <= ((ddist[0] + ddist[1]) + (ddist[2] + ddist[3])) + ((ddist[4] + ddist[5]) + (ddist[6] + ddist[7]));\n",
    "        flip1 <= (xor4 ^ _flip2);\n",
    "        flip2 <= _flip2;\n",
    "        dist0 <= ddist[0];\n",
    "        v1 <= v;\n",
    "\n",
    "        Bit#(8) fsum = dsum - (unpack(flip1) ? (dist0 << 1) : 0);\n",
    "        fsum = fsum + (unpack(flip2) ? 32 - (dist0 << 1) : 0);\n",
    "        Bit#(1) use_x2 = pack(fsum >= 64);\n",
    "\n",
    "        Bit#(1) flip = unpack(use_x2) ? flip2 : flip1;\n",
    "        Vector#(8, Bit#(6)) _out;\n",
    "        Vector#(8, Bit#(1)) sw;\n",
    "\n",
    "        for (Integer i = 1; i < 8; i = i + 1) begin\n",
    "            sw[i] = v1[i][4] ^ use_x2;\n",
    "            _out[i] = {\n",
    "                sw[i],\n",
    "                sw[i],\n",
    "                v1[i][3:0]\n",
    "            };\n",
    "        end\n",
    "\n",
    "        sw[0] = v1[0][4] ^ use_x2;\n",
    "        _out[0] = {\n",
    "            sw[0] ^ flip,\n",
    "            sw[0],\n",
    "            v1[0][3:0]\n",
    "        };\n",
    "\n",
    "        out <= _out;\n",
    "    endrule\n",
    "\n",
    "    method Vector#(8, Bit#(6)) get = out;\n",
    "endmodule\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 11,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "no errors found\n"
     ]
    }
   ],
   "source": [
    "module NestQuant2;\n",
    "    input Vector#(8, Bit#(4)) coords;\n",
    "    Reg#(Vector#(8, Bit#(6))) v(replicate(0));\n",
    "    Reg#(Vector#(8, Bit#(6))) out(replicate(0));\n",
    "\n",
    "    rule do_work;\n",
    "        Vector#(8, Bit#(6)) p;\n",
    "        p[0] = {coords[0], 2'b00};\n",
    "        for (Integer i = 1; i < 7; i = i + 1)\n",
    "            p[i] = {1'b0, coords[i], 1'b0};\n",
    "        p[7] = {2'b00, coords[7]};\n",
    "\n",
    "        Vector#(8, Bit#(6)) _v;\n",
    "        _v[0] = ((p[0] + p[1]) + (p[2] + p[3])) + ((p[4] + p[5]) + (p[6] + p[7]));\n",
    "        for (Integer i = 1; i < 7; i = i + 1)\n",
    "            _v[i] = p[i] + p[7];\n",
    "        _v[7] = p[7];\n",
    "        v <= _v;\n",
    "\n",
    "\n",
    "        Vector#(8, Bit#(5)) anti;\n",
    "        for (Integer i = 0; i < 8; i = i + 1)\n",
    "            anti[i] = 5'b10000 - ({1'b0, v[i][3:0]});\n",
    "\n",
    "        Vector#(8, Bit#(8)) ddist;\n",
    "        for (Integer i = 0; i < 8; i = i + 1)\n",
    "            ddist[i] = {3'b000, unpack(v[i][4]) ? {1'b0, v[i][3:0]} : anti[i]};\n",
    "\n",
    "        Bit#(1) flip2 = ((v[0][5] ^ v[1][5]) ^ (v[2][5] ^ v[3][5])) ^ ((v[4][5] ^ v[5][5]) ^ (v[6][5] ^ v[7][5]));\n",
    "        Bit#(1) xor4 = ((v[0][4] ^ v[1][4]) ^ (v[2][4] ^ v[3][4])) ^ ((v[4][4] ^ v[5][4]) ^ (v[6][4] ^ v[7][4]));\n",
    "        Bit#(1) flip1 = flip2 ^ xor4;\n",
    "        Bit#(8) dsum = ((ddist[0] + ddist[1]) + (ddist[2] + ddist[3])) + ((ddist[4] + ddist[5]) + (ddist[6] + ddist[7]));\n",
    "\n",
    "        Bit#(8) fsum = dsum - (unpack(flip1) ? (ddist[0] << 1) : 0);\n",
    "        fsum = fsum + (unpack(flip2) ? 32 - (ddist[0] << 1) : 0);\n",
    "        Bit#(1) use_x2 = pack(fsum >= 64);\n",
    "\n",
    "        Bit#(1) flip = unpack(use_x2) ? flip2 : flip1;\n",
    "        Vector#(8, Bit#(6)) _out;\n",
    "        Vector#(8, Bit#(1)) sw;\n",
    "\n",
    "        for (Integer i = 1; i < 8; i = i + 1) begin\n",
    "            sw[i] = v[i][4] ^ use_x2;\n",
    "            _out[i] = {\n",
    "                sw[i],\n",
    "                sw[i],\n",
    "                v[i][3:0]\n",
    "            };\n",
    "        end\n",
    "\n",
    "        sw[0] = v[0][4] ^ use_x2;\n",
    "        _out[0] = {\n",
    "            sw[0] ^ flip,\n",
    "            sw[0],\n",
    "            v[0][3:0]\n",
    "        };\n",
    "\n",
    "        out <= _out;\n",
    "    endrule\n",
    "\n",
    "    method Vector#(8, Bit#(6)) get = out;\n",
    "endmodule\n"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 9,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Compiling module NestQuant3 \n",
      "Synthesizing circuit with std cell library = extended, O1, target delay = 1 ps\n",
      "\n",
      "Gates: 963\n",
      "Area: 1350.48 um^2\n",
      "Critical-path delay: 354.59 ps (not including setup time of endpoint flip-flop)\n",
      "\n",
      "Critical path: ~v[42] -> dsum[7:0][5](DFF_in)\n",
      "               Gate/port   Fanout        Gate delay (ps)  Cumulative delay (ps) \n",
      "               ---------   ------        ---------------  --------------------- \n",
      "                  ~v[42]        4                    7.0                    7.0 \n",
      "                     BUF        8                   25.5                   32.5 \n",
      "                     BUF        5                   25.9                   58.4 \n",
      "                   NAND3        3                   19.7                   78.1 \n",
      "                   NAND3        1                   13.5                   91.6 \n",
      "                   NAND2        3                   15.7                  107.3 \n",
      "                    XOR2        1                   29.5                  136.8 \n",
      "                   NAND2        3                   14.4                  151.2 \n",
      "                   NAND4        4                   32.7                  183.9 \n",
      "                   NAND3        4                   23.4                  207.3 \n",
      "                   NAND2        1                   10.1                  217.4 \n",
      "                   NAND3        3                   13.7                  231.1 \n",
      "                   NAND4        4                   32.8                  263.9 \n",
      "                   NAND2        1                   31.0                  294.9 \n",
      "                   NAND3        2                   10.2                  305.1 \n",
      "                   NAND2        2                   10.7                  315.8 \n",
      "                     OR2        1                   22.6                  338.4 \n",
      "                    AND3        1                   16.2                  354.6 \n",
      "    dsum[7:0][5](DFF_in)        0                    0.0                  354.6 \n",
      "\n",
      "Area breakdown:\n",
      "               Gate type    Gates       Area/gate (um^2)       Area/type (um^2)\n",
      "               ---------    -----       ----------------       ----------------\n",
      "                    AND2       64                  1.064                 68.096\n",
      "                    AND3       18                  1.330                 23.940\n",
      "                     BUF       36                  0.798                 28.728\n",
      "                     DFF      120                  4.522                542.640\n",
      "                     INV       85                  0.532                 45.220\n",
      "                   NAND2      267                  0.798                213.066\n",
      "                   NAND3       82                  1.064                 87.248\n",
      "                   NAND4       15                  1.330                 19.950\n",
      "                    NOR2       97                  0.798                 77.406\n",
      "                    NOR3       28                  1.064                 29.792\n",
      "                     OR2       47                  1.064                 50.008\n",
      "                     OR3        6                  1.330                  7.980\n",
      "                     OR4        1                  1.596                  1.596\n",
      "                   XNOR2       55                  1.596                 87.780\n",
      "                    XOR2       42                  1.596                 67.032\n",
      "                   Total      963                                      1350.482\n",
      "\n",
      "Synthesis complete\n"
     ]
    }
   ],
   "source": [
    "%%synth NestQuant3 -l extended"
   ]
  },
  {
   "cell_type": "code",
   "execution_count": 12,
   "metadata": {},
   "outputs": [
    {
     "name": "stdout",
     "output_type": "stream",
     "text": [
      "Compiling module NestQuant2 \n",
      "Synthesizing circuit with std cell library = extended, O1, target delay = 1 ps\n",
      "\n",
      "Gates: 903\n",
      "Area: 1117.47 um^2\n",
      "Critical-path delay: 549.62 ps (not including setup time of endpoint flip-flop)\n",
      "\n",
      "Critical path: ~v[42] -> out._0[5](DFF_in)\n",
      "               Gate/port   Fanout        Gate delay (ps)  Cumulative delay (ps) \n",
      "               ---------   ------        ---------------  --------------------- \n",
      "                  ~v[42]        6                    8.7                    8.7 \n",
      "                     BUF        8                   27.0                   35.7 \n",
      "                     INV        5                   14.1                   49.8 \n",
      "                   NAND2        1                   10.5                   60.3 \n",
      "                   NAND2        6                   21.8                   82.1 \n",
      "                   NAND2        2                   14.2                   96.3 \n",
      "                     INV        1                    5.1                  101.4 \n",
      "                   NAND3        4                   22.7                  124.1 \n",
      "                   NAND4        4                   26.3                  150.4 \n",
      "                   NAND3        4                   23.5                  173.9 \n",
      "                   NAND2        1                   10.0                  183.9 \n",
      "                   NAND3        4                   22.0                  205.9 \n",
      "                   NAND2        2                   15.2                  221.1 \n",
      "                   NAND2        4                   17.5                  238.6 \n",
      "                   NAND4        3                   21.2                  259.8 \n",
      "                   NAND4        3                   21.3                  281.1 \n",
      "                   NAND2        1                   11.2                  292.3 \n",
      "                   NAND3        4                   22.4                  314.7 \n",
      "                   NAND3        4                   21.3                  336.0 \n",
      "                   NAND3        4                   24.2                  360.2 \n",
      "                   NAND2        1                   11.0                  371.2 \n",
      "                   NAND3        4                   22.3                  393.5 \n",
      "                   NAND3        4                   21.3                  414.8 \n",
      "                    XOR2        2                   31.9                  446.7 \n",
      "                   NAND2        1                    9.9                  456.6 \n",
      "                   NAND2        3                   13.6                  470.2 \n",
      "                   NAND2       10                   24.2                  494.4 \n",
      "                   NAND2        2                   14.1                  508.5 \n",
      "                   NAND2        2                   10.5                  519.0 \n",
      "                   NAND2        1                    6.9                  525.9 \n",
      "                    AND3        1                   23.7                  549.6 \n",
      "       out._0[5](DFF_in)        0                    0.0                  549.6 \n",
      "\n",
      "Area breakdown:\n",
      "               Gate type    Gates       Area/gate (um^2)       Area/type (um^2)\n",
      "               ---------    -----       ----------------       ----------------\n",
      "                    AND2       44                  1.064                 46.816\n",
      "                    AND3       13                  1.330                 17.290\n",
      "                     BUF       28                  0.798                 22.344\n",
      "                     DFF       73                  4.522                330.106\n",
      "                     INV       86                  0.532                 45.752\n",
      "                   NAND2      316                  0.798                252.168\n",
      "                   NAND3       84                  1.064                 89.376\n",
      "                   NAND4       18                  1.330                 23.940\n",
      "                    NOR2       81                  0.798                 64.638\n",
      "                    NOR3       32                  1.064                 34.048\n",
      "                     OR2       23                  1.064                 24.472\n",
      "                     OR3        4                  1.330                  5.320\n",
      "                   XNOR2       51                  1.596                 81.396\n",
      "                    XOR2       50                  1.596                 79.800\n",
      "                   Total      903                                      1117.466\n",
      "\n",
      "Synthesis complete\n"
     ]
    }
   ],
   "source": [
    "%%synth NestQuant2 -l extended"
   ]
  }
 ],
 "metadata": {
  "kernelspec": {
   "display_name": "Minispec",
   "language": "",
   "name": "minispec"
  },
  "language_info": {
   "file_extension": ".ms",
   "mimetype": "text/x-minispec",
   "name": "minispec"
  }
 },
 "nbformat": 4,
 "nbformat_minor": 2
}
