// Copyright (C) 1991-2013 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition"

// DATE "11/07/2016 19:22:44"

// 
// Device: Altera 5CEBA4F23C7 Package FBGA484
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module Project2 (
	SW,
	KEY,
	LEDR,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	CLOCK_50,
	reset_sim);
input 	[9:0] SW;
input 	[3:0] KEY;
output 	[9:0] LEDR;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
input 	CLOCK_50;
input 	reset_sim;

// Design Ports Information
// LEDR[0]	=>  Location: PIN_AA2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[1]	=>  Location: PIN_AA1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[2]	=>  Location: PIN_W2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[3]	=>  Location: PIN_Y3,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[4]	=>  Location: PIN_N2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[5]	=>  Location: PIN_N1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[6]	=>  Location: PIN_U2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[7]	=>  Location: PIN_U1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[8]	=>  Location: PIN_L2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// LEDR[9]	=>  Location: PIN_L1,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[0]	=>  Location: PIN_U21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[1]	=>  Location: PIN_V21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[2]	=>  Location: PIN_W22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[3]	=>  Location: PIN_W21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[4]	=>  Location: PIN_Y22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[5]	=>  Location: PIN_Y21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX0[6]	=>  Location: PIN_AA22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[0]	=>  Location: PIN_AA20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[1]	=>  Location: PIN_AB20,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[2]	=>  Location: PIN_AA19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[3]	=>  Location: PIN_AA18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[4]	=>  Location: PIN_AB18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[5]	=>  Location: PIN_AA17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX1[6]	=>  Location: PIN_U22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[0]	=>  Location: PIN_Y19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[1]	=>  Location: PIN_AB17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[2]	=>  Location: PIN_AA10,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[3]	=>  Location: PIN_Y14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[4]	=>  Location: PIN_V14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[5]	=>  Location: PIN_AB22,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX2[6]	=>  Location: PIN_AB21,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[0]	=>  Location: PIN_Y16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[1]	=>  Location: PIN_W16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[2]	=>  Location: PIN_Y17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[3]	=>  Location: PIN_V16,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[4]	=>  Location: PIN_U17,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[5]	=>  Location: PIN_V18,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// HEX3[6]	=>  Location: PIN_V19,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 16mA
// reset_sim	=>  Location: PIN_K22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_U7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// CLOCK_50	=>  Location: PIN_M9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[0]	=>  Location: PIN_U13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_M7,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[2]	=>  Location: PIN_T13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_W9,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[1]	=>  Location: PIN_V13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_M6,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[3]	=>  Location: PIN_T12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AA15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[5]	=>  Location: PIN_AB15,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AA14,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AA13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AB13,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AB12,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \alu|Add0~5_sumout ;
wire \alu|Add0~9_sumout ;
wire \alu|Add1~13_sumout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a0~portadataout ;
wire \alu|Add0~17_sumout ;
wire \alu|Add1~21_sumout ;
wire \alu|Add0~29_sumout ;
wire \alu|Add0~33_sumout ;
wire \pc_plus_4_plus_imm_adder|Add0~25_sumout ;
wire \pc_plus_4_plus_imm_adder|Add0~37_sumout ;
wire \alu|Add0~49_sumout ;
wire \alu|Add1~53_sumout ;
wire \alu|Add1~61_sumout ;
wire \alu|Add0~61_sumout ;
wire \alu|Add0~65_sumout ;
wire \alu|Add1~77_sumout ;
wire \alu|Add0~73_sumout ;
wire \alu|Add0~77_sumout ;
wire \alu|Add1~85_sumout ;
wire \alu|Add1~89_sumout ;
wire \alu|Add0~85_sumout ;
wire \alu|Add1~93_sumout ;
wire \alu|Add1~101_sumout ;
wire \alu|Add1~105_sumout ;
wire \alu|Add0~105_sumout ;
wire \alu|Add0~109_sumout ;
wire \alu|Add1~125_sumout ;
wire \alu|Add1~129_sumout ;
wire \alu|Add0~126 ;
wire \clk_divider|Add0~1_sumout ;
wire \clk_divider|Add0~2 ;
wire \clk_divider|Add0~5_sumout ;
wire \clk_divider|Add0~6 ;
wire \clk_divider|Add0~9_sumout ;
wire \clk_divider|Add0~10 ;
wire \clk_divider|Add0~13_sumout ;
wire \clk_divider|Add0~14 ;
wire \clk_divider|Add0~17_sumout ;
wire \clk_divider|Add0~18 ;
wire \clk_divider|Add0~21_sumout ;
wire \clk_divider|Add0~22 ;
wire \clk_divider|Add0~25_sumout ;
wire \clk_divider|Add0~26 ;
wire \clk_divider|Add0~29_sumout ;
wire \clk_divider|Add0~30 ;
wire \clk_divider|Add0~33_sumout ;
wire \clk_divider|Add0~34 ;
wire \clk_divider|Add0~37_sumout ;
wire \clk_divider|Add0~38 ;
wire \clk_divider|Add0~41_sumout ;
wire \clk_divider|Add0~42 ;
wire \clk_divider|Add0~45_sumout ;
wire \clk_divider|Add0~46 ;
wire \clk_divider|Add0~49_sumout ;
wire \clk_divider|Add0~50 ;
wire \clk_divider|Add0~53_sumout ;
wire \clk_divider|Add0~54 ;
wire \clk_divider|Add0~57_sumout ;
wire \clk_divider|Add0~58 ;
wire \clk_divider|Add0~61_sumout ;
wire \clk_divider|Add0~62 ;
wire \clk_divider|Add0~65_sumout ;
wire \clk_divider|Add0~66 ;
wire \clk_divider|Add0~69_sumout ;
wire \clk_divider|Add0~70 ;
wire \clk_divider|Add0~73_sumout ;
wire \clk_divider|Add0~74 ;
wire \clk_divider|Add0~77_sumout ;
wire \clk_divider|Add0~78 ;
wire \clk_divider|Add0~81_sumout ;
wire \clk_divider|Add0~82 ;
wire \clk_divider|Add0~85_sumout ;
wire \clk_divider|Add0~86 ;
wire \clk_divider|Add0~89_sumout ;
wire \clk_divider|Add0~90 ;
wire \clk_divider|Add0~93_sumout ;
wire \clk_divider|Add0~94 ;
wire \clk_divider|Add0~97_sumout ;
wire \clk_divider|Add0~98 ;
wire \clk_divider|Add0~101_sumout ;
wire \clk_divider|Add0~102 ;
wire \clk_divider|Add0~105_sumout ;
wire \clk_divider|Add0~106 ;
wire \clk_divider|Add0~109_sumout ;
wire \clk_divider|Add0~110 ;
wire \clk_divider|Add0~113_sumout ;
wire \clk_divider|Add0~117_sumout ;
wire \clk_divider|Add0~118 ;
wire \clk_divider|Add0~121_sumout ;
wire \clk_divider|Add0~122 ;
wire \clk_divider|Add0~125_sumout ;
wire \clk_divider|Add0~126 ;
wire \pc_plus_4_plus_imm_adder|Add0~46 ;
wire \pc_plus_4_plus_imm_adder|Add0~49_sumout ;
wire \pc_plus_4_plus_imm_adder|Add0~53_sumout ;
wire \pc_plus_4_plus_imm_adder|Add0~61_sumout ;
wire \pc_plus_4_plus_imm_adder|Add0~81_sumout ;
wire \pc_plus_4_plus_imm_adder|Add0~85_sumout ;
wire \pc_plus_4_plus_imm_adder|Add0~89_sumout ;
wire \pc_plus_4_plus_imm_adder|Add0~101_sumout ;
wire \pc_plus_4_plus_imm_adder|Add0~109_sumout ;
wire \pc_plus_4_plus_imm_adder|Add0~113_sumout ;
wire \pc_plus_4_plus_imm_adder|Add0~117_sumout ;
wire \pc_plus_4_plus_imm_adder|Add0~118 ;
wire \reg_file|data[4][0]~q ;
wire \instMem|data~13_combout ;
wire \instMem|data~30_combout ;
wire \reg_file|data[5][0]~q ;
wire \reg_file|Mux63~1_combout ;
wire \instMem|data~38_combout ;
wire \clk_divider|c0~q ;
wire \instMem|data~53_combout ;
wire \instMem|data~60_combout ;
wire \instMem|data~72_combout ;
wire \reg_file|Mux2~3_combout ;
wire \controller|WideOr5~2_combout ;
wire \instMem|data~73_combout ;
wire \instMem|data~74_combout ;
wire \instMem|data~75_combout ;
wire \controller|WideOr3~0_combout ;
wire \controller|WideOr1~1_combout ;
wire \reg_file|Mux29~1_combout ;
wire \instMem|data~83_combout ;
wire \reg_file|Mux62~2_combout ;
wire \reg_file|data[4][3]~q ;
wire \reg_file|data[5][3]~q ;
wire \reg_file|data[6][3]~q ;
wire \reg_file|data[7][3]~q ;
wire \reg_file|Mux60~1_combout ;
wire \reg_file|data[12][3]~q ;
wire \reg_file|data[5][4]~q ;
wire \reg_file|data[10][4]~q ;
wire \reg_file|data[4][5]~q ;
wire \reg_file|data[5][5]~q ;
wire \reg_file|data[6][5]~q ;
wire \reg_file|data[7][5]~q ;
wire \reg_file|Mux58~1_combout ;
wire \reg_file|data[1][6]~q ;
wire \reg_file|data[15][6]~q ;
wire \reg_file|Mux57~3_combout ;
wire \reg_file|data[5][7]~q ;
wire \reg_file|Mux56~1_combout ;
wire \reg_file|data[10][8]~q ;
wire \reg_file|data[0][9]~q ;
wire \reg_file|Mux54~0_combout ;
wire \reg_file|data[10][9]~q ;
wire \reg_file|data[12][9]~q ;
wire \reg_file|Mux28~1_combout ;
wire \reg_file|Mux31~0_combout ;
wire \reg_file|data[4][31]~q ;
wire \reg_file|data[5][31]~q ;
wire \reg_file|Mux0~1_combout ;
wire \reg_file|data[12][31]~q ;
wire \reg_file|Mux26~1_combout ;
wire \reg_file|Mux27~2_combout ;
wire \reg_file|Mux25~1_combout ;
wire \reg_file|Mux24~0_combout ;
wire \reg_file|Mux23~2_combout ;
wire \reg_file|Mux22~3_combout ;
wire \reg_file|data[8][10]~q ;
wire \reg_file|Mux21~0_combout ;
wire \reg_file|data[0][12]~q ;
wire \reg_file|Mux18~1_combout ;
wire \reg_file|data[1][15]~q ;
wire \reg_file|data[9][15]~q ;
wire \reg_file|data[14][17]~q ;
wire \reg_file|data[5][18]~q ;
wire \reg_file|Mux13~1_combout ;
wire \reg_file|data[12][20]~q ;
wire \reg_file|Mux11~0_combout ;
wire \reg_file|data[14][20]~q ;
wire \reg_file|data[15][20]~q ;
wire \reg_file|data[8][21]~q ;
wire \reg_file|data[0][23]~q ;
wire \reg_file|Mux8~0_combout ;
wire \reg_file|data[0][22]~q ;
wire \reg_file|Mux9~0_combout ;
wire \reg_file|data[1][28]~q ;
wire \reg_file|data[5][28]~q ;
wire \reg_file|data[13][28]~q ;
wire \reg_file|Mux3~1_combout ;
wire \reg_file|Mux7~0_combout ;
wire \reg_file|data[2][27]~q ;
wire \reg_file|Mux4~0_combout ;
wire \reg_file|data[9][27]~q ;
wire \reg_file|Mux1~0_combout ;
wire \reg_file|Mux32~0_combout ;
wire \reg_file|Mux43~3_combout ;
wire \reg_file|Mux42~0_combout ;
wire \reg_file|Mux45~1_combout ;
wire \reg_file|Mux44~1_combout ;
wire \reg_file|Mux48~1_combout ;
wire \reg_file|Mux51~0_combout ;
wire \reg_file|Mux53~3_combout ;
wire \instMem|data~96_combout ;
wire \reg_file|Mux41~0_combout ;
wire \reg_file|Mux36~2_combout ;
wire \instMem|data~102_combout ;
wire \alu|Equal0~13_combout ;
wire \alu|LessThan1~7_combout ;
wire \alu|LessThan1~14_combout ;
wire \alu|LessThan0~4_combout ;
wire \alu|LessThan0~15_combout ;
wire \alu|LessThan0~16_combout ;
wire \alu|LessThan0~21_combout ;
wire \alu|Mux31~12_combout ;
wire \alu|Mux31~17_combout ;
wire \rf_wrt_data_mux|out[0]~0_combout ;
wire \alu|Mux27~1_combout ;
wire \clk_divider|LessThan0~0_combout ;
wire \clk_divider|LessThan0~1_combout ;
wire \clk_divider|LessThan0~2_combout ;
wire \clk_divider|LessThan0~3_combout ;
wire \clk_divider|LessThan0~4_combout ;
wire \clk_divider|LessThan0~5_combout ;
wire \clk_divider|LessThan0~6_combout ;
wire \clk_divider|c0~0_combout ;
wire \alu|Mux30~0_combout ;
wire \rf_wrt_data_mux|out[3]~19_combout ;
wire \pc_mux|out[6]~11_combout ;
wire \pc_mux|out[0]~12_combout ;
wire \alu|Mux16~0_combout ;
wire \alu|Mux16~1_combout ;
wire \alu|Mux13~0_combout ;
wire \alu|Mux9~1_combout ;
wire \dataMem|key_reg[3]~0_combout ;
wire \clk_divider|LessThan0~7_combout ;
wire \pc_mux|out[13]~16_combout ;
wire \pc_mux|out[31]~17_combout ;
wire \pc_mux|out[31]~18_combout ;
wire \pc_mux|out[15]~20_combout ;
wire \pc_mux|out[21]~26_combout ;
wire \pc_mux|out[23]~27_combout ;
wire \pc_mux|out[23]~28_combout ;
wire \pc_mux|out[24]~33_combout ;
wire \pc_mux|out[26]~37_combout ;
wire \pc_mux|out[27]~39_combout ;
wire \pc_mux|out[27]~40_combout ;
wire \instMem|data~113_combout ;
wire \instMem|data~128_combout ;
wire \dataMem|key_reg[3]~5_combout ;
wire \reset_sim~input_o ;
wire \CLOCK_50~input_o ;
wire \SW[2]~input_o ;
wire \KEY[3]~input_o ;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \CLOCK_50~inputCLKENA0_outclk ;
wire \reg_file|data[2][27]~feeder_combout ;
wire \reg_file|data[9][27]~feeder_combout ;
wire \reg_file|data[1][28]~feeder_combout ;
wire \reg_file|data[0][22]~feeder_combout ;
wire \clk_divider|c0~feeder_combout ;
wire \reg_file|data[10][4]~feeder_combout ;
wire \reg_file|data[7][5]~feeder_combout ;
wire \reg_file|data[15][6]~feeder_combout ;
wire \reg_file|data[10][8]~feeder_combout ;
wire \reg_file|data[0][9]~feeder_combout ;
wire \reg_file|data[12][9]~feeder_combout ;
wire \reg_file|data[8][10]~feeder_combout ;
wire \reg_file|data[0][12]~feeder_combout ;
wire \reg_file|data[8][21]~feeder_combout ;
wire \dataMem|sw_reg[2]~feeder_combout ;
wire \clk_divider|c0~CLKENA0_outclk ;
wire \pc_plus_4_adder|Add0~29_sumout ;
wire \instMem|data~7_combout ;
wire \pc_plus_4_adder|Add0~6 ;
wire \pc_plus_4_adder|Add0~34 ;
wire \pc_plus_4_adder|Add0~17_sumout ;
wire \instMem|data~82_combout ;
wire \instMem|data~81_combout ;
wire \instMem|data~137_combout ;
wire \pc_plus_4_adder|Add0~33_sumout ;
wire \instMem|data~134_combout ;
wire \instMem|data~135_combout ;
wire \instMem|data~136_combout ;
wire \instMem|data~109_combout ;
wire \pc_plus_4_adder|Add0~5_sumout ;
wire \pc_plus_4_plus_imm_adder|Add0~6 ;
wire \pc_plus_4_plus_imm_adder|Add0~34 ;
wire \pc_plus_4_plus_imm_adder|Add0~17_sumout ;
wire \instMem|data~12_combout ;
wire \instMem|data~14_combout ;
wire \controller|WideOr0~0_combout ;
wire \instMem|data~112_combout ;
wire \instMem|data~8_combout ;
wire \controller|Equal0~0_combout ;
wire \instMem|data~5_combout ;
wire \instMem|data~2_combout ;
wire \instMem|data~3_combout ;
wire \instMem|data~1_combout ;
wire \instMem|data~0_combout ;
wire \instMem|data~4_combout ;
wire \instMem|data~6_combout ;
wire \instMem|data~69_combout ;
wire \instMem|data~67_combout ;
wire \instMem|data~70_combout ;
wire \instMem|data~68_combout ;
wire \instMem|data~71_combout ;
wire \instMem|data~76_combout ;
wire \instMem|data~58_combout ;
wire \instMem|data~57_combout ;
wire \instMem|data~59_combout ;
wire \instMem|data~61_combout ;
wire \instMem|data~62_combout ;
wire \instMem|data~52_combout ;
wire \instMem|data~51_combout ;
wire \instMem|data~54_combout ;
wire \instMem|data~55_combout ;
wire \instMem|data~56_combout ;
wire \controller|WideOr3~1_combout ;
wire \controller|WideOr3~2_combout ;
wire \controller|alu_op[4]~0_combout ;
wire \controller|alu_op[4]~1_combout ;
wire \instMem|data~77_combout ;
wire \controller|WideOr1~0_combout ;
wire \controller|WideOr1~2_combout ;
wire \controller|WideOr2~1_combout ;
wire \controller|WideOr2~0_combout ;
wire \controller|WideOr2~2_combout ;
wire \alu|Mux19~1_combout ;
wire \controller|mem_wrt_en~1_combout ;
wire \rf_wrt_data_mux|out[0]~2_combout ;
wire \SW[4]~input_o ;
wire \dataMem|sw_reg[4]~feeder_combout ;
wire \controller|rf_wrt_data_sel[0]~0_combout ;
wire \instMem|data~20_combout ;
wire \instMem|data~18_combout ;
wire \instMem|data~19_combout ;
wire \instMem|data~21_combout ;
wire \instMem|data~16_combout ;
wire \instMem|data~15_combout ;
wire \instMem|data~17_combout ;
wire \controller|rs1[2]~3_combout ;
wire \KEY[0]~inputCLKENA0_outclk ;
wire \instMem|data~43_combout ;
wire \instMem|data~42_combout ;
wire \instMem|data~108_combout ;
wire \controller|mem_wrt_en~3_combout ;
wire \controller|WideOr6~0_combout ;
wire \controller|WideOr6~2_combout ;
wire \controller|WideOr6~1_combout ;
wire \instMem|data~107_combout ;
wire \instMem|data~149_combout ;
wire \instMem|data~150_combout ;
wire \instMem|data~151_combout ;
wire \instMem|data~34_combout ;
wire \reg_file|data[6][31]~9_combout ;
wire \reg_file|data[6][2]~q ;
wire \instMem|data~26_combout ;
wire \controller|rs1[3]~0_combout ;
wire \instMem|data~27_combout ;
wire \reg_file|data[10][31]~10_combout ;
wire \reg_file|data[10][2]~q ;
wire \reg_file|data[14][31]~11_combout ;
wire \reg_file|data[14][2]~q ;
wire \reg_file|Mux29~2_combout ;
wire \reg_file|data[15][31]~13_combout ;
wire \reg_file|data[7][31]~14_combout ;
wire \reg_file|data[7][2]~q ;
wire \reg_file|data[3][2]~feeder_combout ;
wire \reg_file|data[3][31]~12_combout ;
wire \reg_file|data[3][2]~q ;
wire \reg_file|data[11][31]~15_combout ;
wire \reg_file|data[11][2]~q ;
wire \instMem|data~29_combout ;
wire \instMem|data~28_combout ;
wire \instMem|data~152_combout ;
wire \controller|rs1[3]~4_combout ;
wire \reg_file|Mux29~3_combout ;
wire \instMem|data~36_combout ;
wire \instMem|data~37_combout ;
wire \instMem|data~35_combout ;
wire \instMem|data~145_combout ;
wire \controller|rs1[0]~1_combout ;
wire \reg_file|data[0][31]~0_combout ;
wire \reg_file|data[0][2]~q ;
wire \reg_file|data[8][31]~2_combout ;
wire \reg_file|data[8][2]~q ;
wire \reg_file|data[4][31]~1_combout ;
wire \reg_file|data[4][2]~q ;
wire \reg_file|data[12][31]~3_combout ;
wire \reg_file|data[12][2]~q ;
wire \reg_file|Mux29~0_combout ;
wire \reg_file|Mux29~4_combout ;
wire \alu|Mux29~2_combout ;
wire \rf_wrt_data_mux|out[2]~12_combout ;
wire \alu|Mux12~1_combout ;
wire \alu|Mux12~0_combout ;
wire \alu|Mux2~1_combout ;
wire \instMem|data~32_combout ;
wire \instMem|data~31_combout ;
wire \instMem|data~33_combout ;
wire \alu_in2_mux|out[29]~1_combout ;
wire \reg_file|data[1][31]~4_combout ;
wire \reg_file|data[1][29]~q ;
wire \reg_file|data[2][31]~8_combout ;
wire \reg_file|data[2][29]~q ;
wire \reg_file|data[3][29]~q ;
wire \reg_file|Mux2~0_combout ;
wire \reg_file|data[7][29]~q ;
wire \reg_file|data[4][29]~q ;
wire \reg_file|data[5][31]~5_combout ;
wire \reg_file|data[5][29]~q ;
wire \reg_file|data[6][29]~q ;
wire \reg_file|Mux2~1_combout ;
wire \reg_file|data[9][29]~feeder_combout ;
wire \reg_file|data[9][31]~6_combout ;
wire \reg_file|data[9][29]~q ;
wire \reg_file|data[8][29]~q ;
wire \reg_file|data[10][29]~feeder_combout ;
wire \reg_file|data[10][29]~q ;
wire \reg_file|Mux2~2_combout ;
wire \reg_file|Mux2~4_combout ;
wire \alu|Mux2~2_combout ;
wire \alu|Mux2~4_combout ;
wire \instMem|data~111_combout ;
wire \instMem|data~92_combout ;
wire \instMem|data~93_combout ;
wire \instMem|data~94_combout ;
wire \controller|WideOr5~0_combout ;
wire \controller|WideOr5~1_combout ;
wire \controller|WideOr5~3_combout ;
wire \controller|WideOr5~4_combout ;
wire \alu|Mux19~5_combout ;
wire \reg_file|data[8][12]~feeder_combout ;
wire \reg_file|data[8][12]~q ;
wire \reg_file|data[4][12]~q ;
wire \reg_file|data[12][12]~q ;
wire \reg_file|Mux19~0_combout ;
wire \reg_file|data[2][12]~q ;
wire \reg_file|data[14][12]~q ;
wire \reg_file|Mux19~2_combout ;
wire \reg_file|data[13][31]~7_combout ;
wire \reg_file|data[13][12]~q ;
wire \reg_file|data[9][12]~feeder_combout ;
wire \reg_file|data[9][12]~q ;
wire \reg_file|data[5][12]~q ;
wire \reg_file|data[1][12]~q ;
wire \reg_file|Mux19~1_combout ;
wire \reg_file|data[11][12]~q ;
wire \reg_file|data[3][12]~feeder_combout ;
wire \reg_file|data[3][12]~q ;
wire \KEY[0]~input_o ;
wire \reg_file|data[15][31]~16_combout ;
wire \reg_file|data[15][31]~17_combout ;
wire \reg_file|data[15][12]~q ;
wire \reg_file|Mux19~3_combout ;
wire \reg_file|Mux19~4_combout ;
wire \instMem|data~44_combout ;
wire \instMem|data~114_combout ;
wire \instMem|data~115_combout ;
wire \instMem|data~50_combout ;
wire \controller|rs2[1]~3_combout ;
wire \reg_file|data[13][8]~q ;
wire \reg_file|data[1][8]~q ;
wire \reg_file|data[5][8]~q ;
wire \reg_file|Mux23~1_combout ;
wire \reg_file|data[7][8]~q ;
wire \reg_file|data[3][8]~feeder_combout ;
wire \reg_file|data[3][8]~q ;
wire \reg_file|data[15][8]~q ;
wire \reg_file|data[11][8]~q ;
wire \reg_file|Mux23~3_combout ;
wire \reg_file|data[0][8]~q ;
wire \reg_file|data[12][8]~feeder_combout ;
wire \reg_file|data[12][8]~q ;
wire \reg_file|Mux23~0_combout ;
wire \reg_file|Mux23~4_combout ;
wire \instMem|data~97_combout ;
wire \instMem|data~98_combout ;
wire \instMem|data~95_combout ;
wire \instMem|data~130_combout ;
wire \instMem|data~125_combout ;
wire \instMem|data~126_combout ;
wire \instMem|data~127_combout ;
wire \instMem|data~129_combout ;
wire \alu_in2_mux|out[8]~17_combout ;
wire \alu|Mux23~2_combout ;
wire \SW[7]~input_o ;
wire \instMem|data~23_combout ;
wire \instMem|data~22_combout ;
wire \instMem|data~24_combout ;
wire \instMem|data~25_combout ;
wire \controller|rs2[2]~0_combout ;
wire \SW[3]~input_o ;
wire \dataMem|sw_reg[3]~feeder_combout ;
wire \reg_file|data[2][3]~q ;
wire \reg_file|data[0][3]~q ;
wire \reg_file|data[3][3]~q ;
wire \reg_file|data[1][3]~q ;
wire \reg_file|Mux28~0_combout ;
wire \reg_file|data[13][3]~q ;
wire \reg_file|data[15][3]~q ;
wire \reg_file|Mux28~3_combout ;
wire \reg_file|data[10][3]~q ;
wire \reg_file|data[9][3]~feeder_combout ;
wire \reg_file|data[9][3]~q ;
wire \reg_file|data[8][3]~feeder_combout ;
wire \reg_file|data[8][3]~q ;
wire \reg_file|Mux28~2_combout ;
wire \reg_file|Mux28~4_combout ;
wire \instMem|data~87_combout ;
wire \instMem|data~88_combout ;
wire \instMem|data~86_combout ;
wire \instMem|data~89_combout ;
wire \alu_in2_mux|out[3]~6_combout ;
wire \alu|Mux30~1_combout ;
wire \alu|Mux30~2_combout ;
wire \pc_mux|out[1]~13_combout ;
wire \rf_wrt_data_mux|out[1]~16_combout ;
wire \SW[1]~input_o ;
wire \instMem|data~78_combout ;
wire \instMem|data~79_combout ;
wire \instMem|data~80_combout ;
wire \alu_in2_mux|out[13]~3_combout ;
wire \alu_in2_mux|out[0]~0_combout ;
wire \reg_file|data[2][13]~q ;
wire \reg_file|data[3][13]~q ;
wire \reg_file|data[0][13]~q ;
wire \reg_file|Mux18~0_combout ;
wire \reg_file|data[10][13]~q ;
wire \reg_file|data[9][13]~feeder_combout ;
wire \reg_file|data[9][13]~q ;
wire \reg_file|data[11][13]~q ;
wire \reg_file|data[8][13]~q ;
wire \reg_file|Mux18~2_combout ;
wire \reg_file|data[12][13]~q ;
wire \reg_file|data[13][13]~q ;
wire \reg_file|data[14][13]~q ;
wire \reg_file|Mux18~3_combout ;
wire \reg_file|Mux18~4_combout ;
wire \alu|Add1~18 ;
wire \alu|Add1~57_sumout ;
wire \alu|Mux18~0_combout ;
wire \alu|Mux28~1_combout ;
wire \alu|Mux28~2_combout ;
wire \instMem|data~104_combout ;
wire \instMem|data~105_combout ;
wire \instMem|data~106_combout ;
wire \instMem|data~116_combout ;
wire \SW[5]~input_o ;
wire \pc_plus_4_adder|Add0~21_sumout ;
wire \controller|rs2[3]~1_combout ;
wire \SW[6]~input_o ;
wire \instMem|data~100_combout ;
wire \instMem|data~99_combout ;
wire \instMem|data~101_combout ;
wire \reg_file|data[11][10]~q ;
wire \reg_file|data[3][10]~q ;
wire \reg_file|data[7][10]~feeder_combout ;
wire \reg_file|data[7][10]~q ;
wire \reg_file|data[15][10]~q ;
wire \reg_file|Mux21~3_combout ;
wire \reg_file|data[2][10]~q ;
wire \reg_file|data[14][10]~q ;
wire \reg_file|data[10][10]~q ;
wire \reg_file|data[6][10]~q ;
wire \reg_file|Mux21~2_combout ;
wire \reg_file|data[1][10]~q ;
wire \reg_file|data[9][10]~q ;
wire \reg_file|Mux21~1_combout ;
wire \reg_file|Mux21~4_combout ;
wire \reg_file|data[4][9]~q ;
wire \reg_file|data[5][9]~q ;
wire \reg_file|data[7][9]~q ;
wire \reg_file|Mux22~1_combout ;
wire \reg_file|data[3][9]~q ;
wire \reg_file|data[1][9]~q ;
wire \reg_file|data[2][9]~q ;
wire \reg_file|Mux22~0_combout ;
wire \reg_file|data[9][9]~feeder_combout ;
wire \reg_file|data[9][9]~q ;
wire \reg_file|data[11][9]~q ;
wire \reg_file|Mux22~2_combout ;
wire \reg_file|Mux22~4_combout ;
wire \alu|Add1~38 ;
wire \alu|Add1~42 ;
wire \alu|Add1~45_sumout ;
wire \reg_file|data[3][7]~q ;
wire \reg_file|data[2][7]~feeder_combout ;
wire \reg_file|data[2][7]~q ;
wire \reg_file|data[0][7]~q ;
wire \reg_file|data[1][7]~q ;
wire \reg_file|Mux56~0_combout ;
wire \reg_file|data[11][7]~q ;
wire \reg_file|data[8][7]~feeder_combout ;
wire \reg_file|data[8][7]~q ;
wire \reg_file|Mux56~2_combout ;
wire \reg_file|data[15][7]~q ;
wire \reg_file|data[13][7]~q ;
wire \reg_file|data[14][7]~feeder_combout ;
wire \reg_file|data[14][7]~q ;
wire \reg_file|Mux56~3_combout ;
wire \reg_file|Mux56~4_combout ;
wire \alu_in2_mux|out[7]~20_combout ;
wire \reg_file|data[11][6]~q ;
wire \reg_file|data[7][6]~q ;
wire \reg_file|data[3][6]~feeder_combout ;
wire \reg_file|data[3][6]~q ;
wire \reg_file|Mux25~3_combout ;
wire \reg_file|data[12][6]~q ;
wire \reg_file|data[4][6]~q ;
wire \reg_file|data[8][6]~q ;
wire \reg_file|data[0][6]~q ;
wire \reg_file|Mux25~0_combout ;
wire \reg_file|data[2][6]~feeder_combout ;
wire \reg_file|data[2][6]~q ;
wire \reg_file|data[10][6]~feeder_combout ;
wire \reg_file|data[10][6]~q ;
wire \reg_file|data[14][6]~q ;
wire \reg_file|Mux25~2_combout ;
wire \reg_file|Mux25~4_combout ;
wire \reg_file|data[9][5]~q ;
wire \reg_file|data[8][5]~q ;
wire \reg_file|data[11][5]~q ;
wire \reg_file|data[10][5]~q ;
wire \reg_file|Mux26~2_combout ;
wire \reg_file|data[0][5]~q ;
wire \reg_file|data[2][5]~q ;
wire \reg_file|data[3][5]~feeder_combout ;
wire \reg_file|data[3][5]~q ;
wire \reg_file|Mux26~0_combout ;
wire \reg_file|data[14][5]~q ;
wire \reg_file|data[12][5]~q ;
wire \reg_file|data[15][5]~q ;
wire \reg_file|data[13][5]~q ;
wire \reg_file|Mux26~3_combout ;
wire \reg_file|Mux26~4_combout ;
wire \instMem|data~124_combout ;
wire \instMem|data~103_combout ;
wire \instMem|data~120_combout ;
wire \reg_file|data[8][4]~q ;
wire \reg_file|data[4][4]~feeder_combout ;
wire \reg_file|data[4][4]~q ;
wire \reg_file|data[0][4]~q ;
wire \reg_file|Mux59~0_combout ;
wire \reg_file|data[2][4]~q ;
wire \reg_file|data[6][4]~q ;
wire \reg_file|data[14][4]~q ;
wire \reg_file|Mux59~2_combout ;
wire \reg_file|data[9][4]~q ;
wire \reg_file|data[13][4]~q ;
wire \reg_file|data[1][4]~q ;
wire \reg_file|Mux59~1_combout ;
wire \reg_file|data[7][4]~q ;
wire \reg_file|data[3][4]~feeder_combout ;
wire \reg_file|data[3][4]~q ;
wire \reg_file|data[15][4]~q ;
wire \reg_file|Mux59~3_combout ;
wire \reg_file|Mux59~4_combout ;
wire \alu_in2_mux|out[4]~21_combout ;
wire \reg_file|data[7][1]~feeder_combout ;
wire \reg_file|data[7][1]~q ;
wire \reg_file|data[4][1]~q ;
wire \reg_file|data[5][1]~q ;
wire \reg_file|data[6][1]~q ;
wire \reg_file|Mux62~1_combout ;
wire \reg_file|data[1][1]~q ;
wire \reg_file|data[0][1]~q ;
wire \reg_file|data[2][1]~q ;
wire \reg_file|Mux62~0_combout ;
wire \reg_file|data[14][1]~q ;
wire \reg_file|data[15][1]~feeder_combout ;
wire \reg_file|data[15][1]~q ;
wire \reg_file|data[12][1]~feeder_combout ;
wire \reg_file|data[12][1]~q ;
wire \reg_file|Mux62~3_combout ;
wire \reg_file|Mux62~4_combout ;
wire \instMem|data~90_combout ;
wire \SW[0]~input_o ;
wire \rf_wrt_data_mux|out[0]~3_combout ;
wire \rf_wrt_data_mux|out[0]~5_combout ;
wire \dataMem|key_reg[0]~2_combout ;
wire \controller|mem_wrt_en~2_combout ;
wire \dataMem|key_reg[3]~1_combout ;
wire \rf_wrt_data_mux|out[0]~4_combout ;
wire \rf_wrt_data_mux|out[0]~6_combout ;
wire \reg_file|data[14][0]~q ;
wire \reg_file|data[6][0]~feeder_combout ;
wire \reg_file|data[6][0]~q ;
wire \reg_file|data[2][0]~feeder_combout ;
wire \reg_file|data[2][0]~q ;
wire \reg_file|Mux31~2_combout ;
wire \reg_file|data[1][0]~q ;
wire \reg_file|data[13][0]~q ;
wire \reg_file|data[9][0]~q ;
wire \reg_file|Mux31~1_combout ;
wire \reg_file|data[3][0]~q ;
wire \reg_file|data[7][0]~q ;
wire \reg_file|data[15][0]~q ;
wire \reg_file|data[11][0]~feeder_combout ;
wire \reg_file|data[11][0]~q ;
wire \reg_file|Mux31~3_combout ;
wire \reg_file|Mux31~4_combout ;
wire \instMem|data~91_combout ;
wire \alu|Add0~14 ;
wire \alu|Add0~62 ;
wire \alu|Add0~6 ;
wire \alu|Add0~10 ;
wire \alu|Add0~30 ;
wire \alu|Add0~34 ;
wire \alu|Add0~22 ;
wire \alu|Add0~26 ;
wire \alu|Add0~38 ;
wire \alu|Add0~42 ;
wire \alu|Add0~45_sumout ;
wire \alu|Mux21~0_combout ;
wire \alu|Mux21~1_combout ;
wire \alu|Mux21~3_combout ;
wire \alu_in2_mux|out[11]~16_combout ;
wire \alu|Mux20~2_combout ;
wire \alu|Mux20~3_combout ;
wire \reg_file|data[11][31]~q ;
wire \reg_file|data[8][31]~q ;
wire \reg_file|Mux0~2_combout ;
wire \reg_file|data[15][31]~q ;
wire \reg_file|data[13][31]~q ;
wire \reg_file|data[14][31]~feeder_combout ;
wire \reg_file|data[14][31]~q ;
wire \reg_file|Mux0~3_combout ;
wire \reg_file|data[2][31]~q ;
wire \reg_file|data[3][31]~q ;
wire \reg_file|data[0][31]~feeder_combout ;
wire \reg_file|data[0][31]~q ;
wire \reg_file|Mux0~0_combout ;
wire \reg_file|Mux0~4_combout ;
wire \reg_file|data[5][30]~feeder_combout ;
wire \reg_file|data[5][30]~q ;
wire \reg_file|data[13][30]~q ;
wire \reg_file|data[9][30]~q ;
wire \reg_file|Mux1~1_combout ;
wire \reg_file|data[10][30]~feeder_combout ;
wire \reg_file|data[10][30]~q ;
wire \reg_file|data[14][30]~q ;
wire \reg_file|data[6][30]~q ;
wire \reg_file|Mux1~2_combout ;
wire \reg_file|data[3][30]~q ;
wire \reg_file|data[11][30]~feeder_combout ;
wire \reg_file|data[11][30]~q ;
wire \reg_file|data[7][30]~feeder_combout ;
wire \reg_file|data[7][30]~q ;
wire \reg_file|Mux1~3_combout ;
wire \reg_file|Mux1~4_combout ;
wire \reg_file|data[3][28]~feeder_combout ;
wire \reg_file|data[3][28]~q ;
wire \reg_file|data[7][28]~q ;
wire \reg_file|data[11][28]~q ;
wire \reg_file|Mux3~3_combout ;
wire \reg_file|data[2][28]~q ;
wire \reg_file|data[10][28]~feeder_combout ;
wire \reg_file|data[10][28]~q ;
wire \reg_file|data[6][28]~q ;
wire \reg_file|data[14][28]~q ;
wire \reg_file|Mux3~2_combout ;
wire \reg_file|data[12][28]~q ;
wire \reg_file|data[8][28]~q ;
wire \reg_file|Mux3~0_combout ;
wire \reg_file|Mux3~4_combout ;
wire \reg_file|data[14][27]~q ;
wire \reg_file|data[15][27]~q ;
wire \reg_file|data[12][27]~q ;
wire \reg_file|Mux4~3_combout ;
wire \reg_file|data[8][27]~feeder_combout ;
wire \reg_file|data[8][27]~q ;
wire \reg_file|data[11][27]~feeder_combout ;
wire \reg_file|data[11][27]~q ;
wire \reg_file|data[10][27]~q ;
wire \reg_file|Mux4~2_combout ;
wire \reg_file|data[4][27]~q ;
wire \reg_file|data[6][27]~feeder_combout ;
wire \reg_file|data[6][27]~q ;
wire \reg_file|Mux4~1_combout ;
wire \reg_file|Mux4~4_combout ;
wire \alu_in2_mux|out[27]~29_combout ;
wire \alu|Mux4~1_combout ;
wire \alu|Mux4~2_combout ;
wire \reg_file|data[8][26]~feeder_combout ;
wire \reg_file|data[8][26]~q ;
wire \reg_file|data[12][26]~q ;
wire \reg_file|Mux5~0_combout ;
wire \reg_file|data[11][26]~q ;
wire \reg_file|data[15][26]~q ;
wire \reg_file|data[3][26]~q ;
wire \reg_file|Mux5~3_combout ;
wire \reg_file|data[6][26]~q ;
wire \reg_file|data[10][26]~q ;
wire \reg_file|data[2][26]~q ;
wire \reg_file|Mux5~2_combout ;
wire \reg_file|data[9][26]~feeder_combout ;
wire \reg_file|data[9][26]~q ;
wire \reg_file|data[1][26]~q ;
wire \reg_file|data[5][26]~q ;
wire \reg_file|data[13][26]~q ;
wire \reg_file|Mux5~1_combout ;
wire \reg_file|Mux5~4_combout ;
wire \alu|Mux5~1_combout ;
wire \alu|Mux5~2_combout ;
wire \alu|Mux9~2_combout ;
wire \rf_wrt_data_mux|out[12]~8_combout ;
wire \reg_file|data[3][14]~q ;
wire \reg_file|data[7][14]~q ;
wire \reg_file|data[15][14]~feeder_combout ;
wire \reg_file|data[15][14]~q ;
wire \reg_file|Mux17~3_combout ;
wire \reg_file|data[5][14]~feeder_combout ;
wire \reg_file|data[5][14]~q ;
wire \reg_file|data[13][14]~q ;
wire \reg_file|data[9][14]~q ;
wire \reg_file|Mux17~1_combout ;
wire \reg_file|data[12][14]~q ;
wire \reg_file|data[4][14]~q ;
wire \reg_file|data[0][14]~feeder_combout ;
wire \reg_file|data[0][14]~q ;
wire \reg_file|data[8][14]~feeder_combout ;
wire \reg_file|data[8][14]~q ;
wire \reg_file|Mux17~0_combout ;
wire \reg_file|data[14][14]~q ;
wire \reg_file|data[2][14]~feeder_combout ;
wire \reg_file|data[2][14]~q ;
wire \reg_file|data[6][14]~q ;
wire \reg_file|Mux17~2_combout ;
wire \reg_file|Mux17~4_combout ;
wire \alu_in2_mux|out[14]~12_combout ;
wire \alu|Mux17~0_combout ;
wire \alu|Add0~58 ;
wire \alu|Add0~69_sumout ;
wire \alu|Add1~58 ;
wire \alu|Add1~73_sumout ;
wire \alu|Mux17~1_combout ;
wire \alu_in2_mux|out[15]~13_combout ;
wire \reg_file|data[2][15]~q ;
wire \reg_file|data[0][15]~q ;
wire \reg_file|data[3][15]~feeder_combout ;
wire \reg_file|data[3][15]~q ;
wire \reg_file|Mux16~0_combout ;
wire \reg_file|data[13][15]~q ;
wire \reg_file|data[15][15]~q ;
wire \reg_file|Mux16~3_combout ;
wire \reg_file|data[5][15]~q ;
wire \reg_file|data[7][15]~q ;
wire \reg_file|data[6][15]~q ;
wire \reg_file|Mux16~1_combout ;
wire \reg_file|data[10][15]~q ;
wire \reg_file|data[8][15]~q ;
wire \reg_file|data[11][15]~q ;
wire \reg_file|Mux16~2_combout ;
wire \reg_file|Mux16~4_combout ;
wire \alu|Mux16~2_combout ;
wire \alu|Mux17~2_combout ;
wire \pc_plus_4_adder|Add0~2 ;
wire \pc_plus_4_adder|Add0~50 ;
wire \pc_plus_4_adder|Add0~57_sumout ;
wire \pc_plus_4_adder|Add0~49_sumout ;
wire \instMem|data~110_combout ;
wire \pc_plus_4_adder|Add0~41_sumout ;
wire \pc_plus_4_adder|Add0~10 ;
wire \pc_plus_4_adder|Add0~13_sumout ;
wire \pc_plus_4_plus_imm_adder|Add0~18 ;
wire \pc_plus_4_plus_imm_adder|Add0~22 ;
wire \pc_plus_4_plus_imm_adder|Add0~10 ;
wire \pc_plus_4_plus_imm_adder|Add0~14 ;
wire \pc_plus_4_plus_imm_adder|Add0~26 ;
wire \pc_plus_4_plus_imm_adder|Add0~30 ;
wire \pc_plus_4_plus_imm_adder|Add0~38 ;
wire \pc_plus_4_plus_imm_adder|Add0~42 ;
wire \pc_plus_4_plus_imm_adder|Add0~2 ;
wire \pc_plus_4_plus_imm_adder|Add0~50 ;
wire \pc_plus_4_plus_imm_adder|Add0~57_sumout ;
wire \pc_mux|out[14]~19_combout ;
wire \alu|WideOr2~0_combout ;
wire \alu|Selector1~0_combout ;
wire \alu|Mux31~1_combout ;
wire \alu|Mux31~2_combout ;
wire \reg_file|data[5][20]~q ;
wire \reg_file|data[7][20]~feeder_combout ;
wire \reg_file|data[7][20]~q ;
wire \reg_file|data[4][20]~q ;
wire \reg_file|data[6][20]~feeder_combout ;
wire \reg_file|data[6][20]~q ;
wire \reg_file|Mux43~1_combout ;
wire \reg_file|data[8][20]~feeder_combout ;
wire \reg_file|data[8][20]~q ;
wire \reg_file|data[9][20]~feeder_combout ;
wire \reg_file|data[9][20]~q ;
wire \reg_file|data[10][20]~q ;
wire \reg_file|data[11][20]~q ;
wire \reg_file|Mux43~2_combout ;
wire \reg_file|data[3][20]~q ;
wire \reg_file|data[0][20]~q ;
wire \reg_file|data[2][20]~feeder_combout ;
wire \reg_file|data[2][20]~q ;
wire \reg_file|Mux43~0_combout ;
wire \reg_file|Mux43~4_combout ;
wire \pc_plus_4_adder|Add0~85_sumout ;
wire \alu_in2_mux|out[21]~25_combout ;
wire \alu|Mux10~1_combout ;
wire \reg_file|data[3][21]~feeder_combout ;
wire \reg_file|data[3][21]~q ;
wire \reg_file|data[1][21]~q ;
wire \reg_file|data[0][21]~q ;
wire \reg_file|Mux10~0_combout ;
wire \reg_file|data[9][21]~q ;
wire \reg_file|data[10][21]~q ;
wire \reg_file|data[11][21]~q ;
wire \reg_file|Mux10~2_combout ;
wire \reg_file|data[14][21]~q ;
wire \reg_file|data[12][21]~q ;
wire \reg_file|data[13][21]~q ;
wire \reg_file|Mux10~3_combout ;
wire \reg_file|data[5][21]~q ;
wire \reg_file|data[4][21]~q ;
wire \reg_file|data[6][21]~q ;
wire \reg_file|Mux10~1_combout ;
wire \reg_file|Mux10~4_combout ;
wire \reg_file|data[15][19]~q ;
wire \reg_file|data[13][19]~q ;
wire \reg_file|Mux12~3_combout ;
wire \reg_file|data[5][19]~feeder_combout ;
wire \reg_file|data[5][19]~q ;
wire \reg_file|data[7][19]~q ;
wire \reg_file|data[6][19]~q ;
wire \reg_file|data[4][19]~q ;
wire \reg_file|Mux12~1_combout ;
wire \reg_file|data[2][19]~q ;
wire \reg_file|data[3][19]~q ;
wire \reg_file|data[1][19]~q ;
wire \reg_file|Mux12~0_combout ;
wire \reg_file|data[8][19]~feeder_combout ;
wire \reg_file|data[8][19]~q ;
wire \reg_file|data[9][19]~feeder_combout ;
wire \reg_file|data[9][19]~q ;
wire \reg_file|data[10][19]~feeder_combout ;
wire \reg_file|data[10][19]~q ;
wire \reg_file|data[11][19]~q ;
wire \reg_file|Mux12~2_combout ;
wire \reg_file|Mux12~4_combout ;
wire \reg_file|data[12][18]~q ;
wire \reg_file|data[4][18]~q ;
wire \reg_file|data[8][18]~q ;
wire \reg_file|Mux13~0_combout ;
wire \reg_file|data[11][18]~q ;
wire \reg_file|data[3][18]~q ;
wire \reg_file|data[15][18]~q ;
wire \reg_file|data[7][18]~feeder_combout ;
wire \reg_file|data[7][18]~q ;
wire \reg_file|Mux13~3_combout ;
wire \reg_file|data[2][18]~feeder_combout ;
wire \reg_file|data[2][18]~q ;
wire \reg_file|data[6][18]~q ;
wire \reg_file|data[14][18]~q ;
wire \reg_file|Mux13~2_combout ;
wire \reg_file|Mux13~4_combout ;
wire \reg_file|data[13][17]~q ;
wire \reg_file|data[1][17]~q ;
wire \reg_file|data[9][17]~q ;
wire \reg_file|Mux46~1_combout ;
wire \reg_file|data[4][17]~q ;
wire \reg_file|data[0][17]~q ;
wire \reg_file|data[12][17]~feeder_combout ;
wire \reg_file|data[12][17]~q ;
wire \reg_file|Mux46~0_combout ;
wire \reg_file|data[10][17]~q ;
wire \reg_file|data[2][17]~feeder_combout ;
wire \reg_file|data[2][17]~q ;
wire \reg_file|data[6][17]~q ;
wire \reg_file|Mux46~2_combout ;
wire \reg_file|data[3][17]~q ;
wire \reg_file|data[7][17]~q ;
wire \reg_file|data[15][17]~q ;
wire \reg_file|Mux46~3_combout ;
wire \reg_file|Mux46~4_combout ;
wire \reg_file|data[8][16]~feeder_combout ;
wire \reg_file|data[8][16]~q ;
wire \alu_in2_mux|out[0]~7_combout ;
wire \reg_file|data[1][16]~feeder_combout ;
wire \reg_file|data[1][16]~q ;
wire \reg_file|data[0][16]~q ;
wire \reg_file|data[2][16]~q ;
wire \reg_file|Mux47~0_combout ;
wire \reg_file|data[6][16]~q ;
wire \reg_file|data[5][16]~q ;
wire \reg_file|Mux47~1_combout ;
wire \reg_file|data[9][16]~feeder_combout ;
wire \reg_file|data[9][16]~q ;
wire \reg_file|data[11][16]~q ;
wire \reg_file|Mux47~2_combout ;
wire \reg_file|data[12][16]~q ;
wire \reg_file|data[13][16]~feeder_combout ;
wire \reg_file|data[13][16]~q ;
wire \reg_file|data[15][16]~q ;
wire \reg_file|Mux47~3_combout ;
wire \reg_file|Mux47~4_combout ;
wire \alu_in2_mux|out[16]~10_combout ;
wire \alu|Add0~70 ;
wire \alu|Add0~74 ;
wire \alu|Add0~81_sumout ;
wire \alu|Mux15~0_combout ;
wire \alu|Mux15~1_combout ;
wire \alu|Mux15~2_combout ;
wire \pc_plus_4_plus_imm_adder|Add0~58 ;
wire \pc_plus_4_plus_imm_adder|Add0~62 ;
wire \pc_plus_4_plus_imm_adder|Add0~69_sumout ;
wire \pc_mux|out[16]~22_combout ;
wire \pc_plus_4_adder|Add0~62 ;
wire \pc_plus_4_adder|Add0~69_sumout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a16 ;
wire \rf_wrt_data_mux|out[16]~40_combout ;
wire \reg_file|data[4][16]~q ;
wire \reg_file|Mux15~0_combout ;
wire \reg_file|data[7][16]~q ;
wire \reg_file|data[3][16]~q ;
wire \reg_file|Mux15~3_combout ;
wire \reg_file|Mux15~1_combout ;
wire \reg_file|data[14][16]~q ;
wire \reg_file|data[10][16]~q ;
wire \reg_file|Mux15~2_combout ;
wire \reg_file|Mux15~4_combout ;
wire \alu|Add0~82 ;
wire \alu|Add0~78 ;
wire \alu|Add0~86 ;
wire \alu|Add0~90 ;
wire \alu|Add0~94 ;
wire \alu|Add0~97_sumout ;
wire \alu|Mux10~0_combout ;
wire \alu|Mux10~2_combout ;
wire \reg_file|data[5][23]~q ;
wire \reg_file|data[6][23]~q ;
wire \reg_file|data[7][23]~q ;
wire \reg_file|Mux8~1_combout ;
wire \reg_file|data[11][23]~q ;
wire \reg_file|data[10][23]~feeder_combout ;
wire \reg_file|data[10][23]~q ;
wire \reg_file|data[9][23]~feeder_combout ;
wire \reg_file|data[9][23]~q ;
wire \reg_file|Mux8~2_combout ;
wire \reg_file|data[12][23]~q ;
wire \reg_file|data[13][23]~q ;
wire \reg_file|Mux8~3_combout ;
wire \reg_file|Mux8~4_combout ;
wire \reg_file|data[12][22]~q ;
wire \reg_file|data[13][22]~feeder_combout ;
wire \reg_file|data[13][22]~q ;
wire \reg_file|data[14][22]~q ;
wire \reg_file|data[15][22]~q ;
wire \reg_file|Mux41~3_combout ;
wire \reg_file|data[8][22]~q ;
wire \reg_file|data[9][22]~feeder_combout ;
wire \reg_file|data[9][22]~q ;
wire \reg_file|data[10][22]~q ;
wire \reg_file|Mux41~2_combout ;
wire \reg_file|data[7][22]~feeder_combout ;
wire \reg_file|data[7][22]~q ;
wire \reg_file|data[4][22]~feeder_combout ;
wire \reg_file|data[4][22]~q ;
wire \reg_file|data[6][22]~q ;
wire \reg_file|Mux41~1_combout ;
wire \reg_file|Mux41~4_combout ;
wire \alu|Add1~74 ;
wire \alu|Add1~78 ;
wire \alu|Add1~86 ;
wire \alu|Add1~82 ;
wire \alu|Add1~90 ;
wire \alu|Add1~94 ;
wire \alu|Add1~98 ;
wire \alu|Add1~102 ;
wire \alu|Add1~109_sumout ;
wire \alu_in2_mux|out[22]~26_combout ;
wire \alu|Mux9~0_combout ;
wire \reg_file|data[1][24]~feeder_combout ;
wire \reg_file|data[1][24]~q ;
wire \reg_file|data[3][24]~feeder_combout ;
wire \reg_file|data[3][24]~q ;
wire \reg_file|data[0][24]~feeder_combout ;
wire \reg_file|data[0][24]~q ;
wire \reg_file|data[2][24]~q ;
wire \reg_file|Mux39~0_combout ;
wire \reg_file|data[12][24]~feeder_combout ;
wire \reg_file|data[12][24]~q ;
wire \reg_file|data[14][24]~q ;
wire \reg_file|data[15][24]~q ;
wire \reg_file|Mux39~3_combout ;
wire \reg_file|data[8][24]~feeder_combout ;
wire \reg_file|data[8][24]~q ;
wire \reg_file|data[10][24]~feeder_combout ;
wire \reg_file|data[10][24]~q ;
wire \reg_file|data[11][24]~feeder_combout ;
wire \reg_file|data[11][24]~q ;
wire \reg_file|Mux39~2_combout ;
wire \reg_file|data[7][24]~q ;
wire \reg_file|data[6][24]~q ;
wire \reg_file|data[4][24]~q ;
wire \reg_file|Mux39~1_combout ;
wire \reg_file|Mux39~4_combout ;
wire \reg_file|data[4][25]~feeder_combout ;
wire \reg_file|data[4][25]~q ;
wire \reg_file|data[3][25]~q ;
wire \reg_file|data[1][25]~q ;
wire \reg_file|data[2][25]~q ;
wire \reg_file|Mux6~0_combout ;
wire \reg_file|data[6][25]~q ;
wire \reg_file|data[5][25]~q ;
wire \reg_file|Mux6~1_combout ;
wire \reg_file|data[9][25]~feeder_combout ;
wire \reg_file|data[9][25]~q ;
wire \reg_file|data[11][25]~q ;
wire \reg_file|Mux6~2_combout ;
wire \reg_file|data[14][25]~q ;
wire \reg_file|data[15][25]~q ;
wire \reg_file|data[12][25]~q ;
wire \reg_file|data[13][25]~q ;
wire \reg_file|Mux6~3_combout ;
wire \reg_file|Mux6~4_combout ;
wire \alu_in2_mux|out[25]~27_combout ;
wire \alu|Mux6~1_combout ;
wire \alu|Mux6~2_combout ;
wire \alu|Add0~102 ;
wire \alu|Add0~110 ;
wire \alu|Add0~113_sumout ;
wire \alu|Add1~110 ;
wire \alu|Add1~106 ;
wire \alu|Add1~114 ;
wire \alu|Add1~117_sumout ;
wire \alu|Mux6~0_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a25 ;
wire \rf_wrt_data_mux|out[25]~57_combout ;
wire \reg_file|data[8][25]~q ;
wire \reg_file|data[0][25]~feeder_combout ;
wire \reg_file|data[0][25]~q ;
wire \reg_file|Mux38~0_combout ;
wire \reg_file|data[7][25]~feeder_combout ;
wire \reg_file|data[7][25]~q ;
wire \reg_file|Mux38~3_combout ;
wire \reg_file|data[10][25]~feeder_combout ;
wire \reg_file|data[10][25]~q ;
wire \reg_file|Mux38~2_combout ;
wire \reg_file|Mux38~1_combout ;
wire \reg_file|Mux38~4_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a22~portadataout ;
wire \rf_wrt_data_mux|out[22]~69_combout ;
wire \reg_file|data[2][22]~feeder_combout ;
wire \reg_file|data[2][22]~q ;
wire \reg_file|Mux9~2_combout ;
wire \reg_file|data[5][22]~q ;
wire \reg_file|data[1][22]~feeder_combout ;
wire \reg_file|data[1][22]~q ;
wire \reg_file|Mux9~1_combout ;
wire \reg_file|data[11][22]~feeder_combout ;
wire \reg_file|data[11][22]~q ;
wire \reg_file|data[3][22]~feeder_combout ;
wire \reg_file|data[3][22]~q ;
wire \reg_file|Mux9~3_combout ;
wire \reg_file|Mux9~4_combout ;
wire \alu|Add0~98 ;
wire \alu|Add0~106 ;
wire \alu|Add0~101_sumout ;
wire \alu_in2_mux|out[23]~34_combout ;
wire \alu|Mux8~0_combout ;
wire \pc_plus_4_adder|Add0~89_sumout ;
wire \alu|Mux8~1_combout ;
wire \alu|Mux8~2_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a23 ;
wire \rf_wrt_data_mux|out[23]~73_combout ;
wire \reg_file|data[15][23]~q ;
wire \reg_file|data[3][23]~q ;
wire \reg_file|Mux40~3_combout ;
wire \reg_file|data[8][23]~q ;
wire \reg_file|data[4][23]~feeder_combout ;
wire \reg_file|data[4][23]~q ;
wire \reg_file|Mux40~0_combout ;
wire \reg_file|data[1][23]~q ;
wire \reg_file|Mux40~1_combout ;
wire \reg_file|data[2][23]~q ;
wire \reg_file|data[14][23]~q ;
wire \reg_file|Mux40~2_combout ;
wire \reg_file|Mux40~4_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a21 ;
wire \rf_wrt_data_mux|out[21]~44_combout ;
wire \reg_file|data[2][21]~q ;
wire \reg_file|Mux42~2_combout ;
wire \reg_file|Mux42~1_combout ;
wire \reg_file|data[15][21]~q ;
wire \reg_file|data[7][21]~q ;
wire \reg_file|Mux42~3_combout ;
wire \reg_file|Mux42~4_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a19 ;
wire \alu_in2_mux|out[19]~33_combout ;
wire \alu|Add0~89_sumout ;
wire \alu|Mux12~2_combout ;
wire \alu|Mux12~3_combout ;
wire \alu|Mux12~4_combout ;
wire \rf_wrt_data_mux|out[19]~42_combout ;
wire \reg_file|data[12][19]~q ;
wire \reg_file|data[0][19]~q ;
wire \reg_file|Mux44~0_combout ;
wire \reg_file|Mux44~3_combout ;
wire \reg_file|data[14][19]~q ;
wire \reg_file|Mux44~2_combout ;
wire \reg_file|Mux44~4_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a18~portadataout ;
wire \rf_wrt_data_mux|out[18]~41_combout ;
wire \reg_file|data[0][18]~q ;
wire \reg_file|data[1][18]~q ;
wire \reg_file|Mux45~0_combout ;
wire \reg_file|data[10][18]~q ;
wire \reg_file|data[9][18]~q ;
wire \reg_file|Mux45~2_combout ;
wire \reg_file|data[13][18]~q ;
wire \reg_file|Mux45~3_combout ;
wire \reg_file|Mux45~4_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a20 ;
wire \alu_in2_mux|out[20]~24_combout ;
wire \alu|Mux11~1_combout ;
wire \alu|Add1~97_sumout ;
wire \alu|Add0~93_sumout ;
wire \alu|Mux11~0_combout ;
wire \alu|Mux11~2_combout ;
wire \rf_wrt_data_mux|out[20]~43_combout ;
wire \reg_file|data[1][20]~q ;
wire \reg_file|data[13][20]~q ;
wire \reg_file|Mux11~1_combout ;
wire \reg_file|Mux11~3_combout ;
wire \reg_file|Mux11~2_combout ;
wire \reg_file|Mux11~4_combout ;
wire \alu|Mux31~4_combout ;
wire \alu|Mux31~5_combout ;
wire \alu|Mux31~6_combout ;
wire \alu|Mux31~3_combout ;
wire \alu|Mux31~7_combout ;
wire \alu|Mux31~19_combout ;
wire \alu|Add0~13_sumout ;
wire \alu|Mux31~0_combout ;
wire \alu|Mux31~8_combout ;
wire \alu|Mux31~11_combout ;
wire \alu_in2_mux|out[31]~9_combout ;
wire \alu_in2_mux|out[30]~8_combout ;
wire \alu|Equal0~0_combout ;
wire \alu_in2_mux|out[28]~30_combout ;
wire \alu|LessThan1~21_combout ;
wire \alu|LessThan0~0_combout ;
wire \alu|Equal0~6_combout ;
wire \alu|Equal0~7_combout ;
wire \alu|Equal0~5_combout ;
wire \alu|LessThan0~2_combout ;
wire \alu_in2_mux|out[24]~31_combout ;
wire \alu|LessThan1~22_combout ;
wire \alu|Equal0~8_combout ;
wire \alu|LessThan1~23_combout ;
wire \alu|LessThan1~20_combout ;
wire \alu|LessThan1~24_combout ;
wire \alu|LessThan1~25_combout ;
wire \alu|Equal0~4_combout ;
wire \alu|Equal0~9_combout ;
wire \alu|Equal0~1_combout ;
wire \alu|Equal0~2_combout ;
wire \alu|LessThan1~3_combout ;
wire \alu|Equal0~3_combout ;
wire \alu|LessThan0~1_combout ;
wire \alu|Equal0~10_combout ;
wire \alu|Equal0~11_combout ;
wire \alu|Equal0~12_combout ;
wire \alu|Equal0~14_combout ;
wire \alu|Mux31~9_combout ;
wire \alu|Mux31~10_combout ;
wire \alu|Mux31~14_combout ;
wire \alu|Mux31~15_combout ;
wire \alu|LessThan1~16_combout ;
wire \alu|LessThan1~17_combout ;
wire \alu|LessThan1~13_combout ;
wire \alu|LessThan1~1_combout ;
wire \alu|LessThan1~0_combout ;
wire \alu|LessThan1~15_combout ;
wire \alu_in2_mux|out[17]~11_combout ;
wire \alu|LessThan1~2_combout ;
wire \alu|LessThan1~18_combout ;
wire \alu_in2_mux|out[1]~23_combout ;
wire \alu|LessThan1~4_combout ;
wire \alu|LessThan1~5_combout ;
wire \alu|LessThan1~6_combout ;
wire \alu|LessThan1~9_combout ;
wire \alu|LessThan1~8_combout ;
wire \alu|LessThan1~10_combout ;
wire \alu|LessThan1~11_combout ;
wire \alu|LessThan1~12_combout ;
wire \alu|LessThan1~19_combout ;
wire \alu|Mux31~16_combout ;
wire \alu|LessThan0~24_combout ;
wire \alu|Mux19~2_combout ;
wire \alu|LessThan0~22_combout ;
wire \alu|LessThan0~20_combout ;
wire \alu|LessThan0~19_combout ;
wire \alu|LessThan0~23_combout ;
wire \alu|LessThan0~13_combout ;
wire \alu|LessThan0~14_combout ;
wire \alu|LessThan0~12_combout ;
wire \alu|LessThan0~17_combout ;
wire \alu|LessThan0~8_combout ;
wire \alu|LessThan0~7_combout ;
wire \alu|LessThan0~6_combout ;
wire \alu|LessThan0~9_combout ;
wire \alu|LessThan0~3_combout ;
wire \alu|LessThan0~5_combout ;
wire \alu|LessThan0~10_combout ;
wire \alu|LessThan0~11_combout ;
wire \alu|LessThan0~18_combout ;
wire \alu|Mux31~13_combout ;
wire \alu|Mux31~18_combout ;
wire \alu|Selector1~1_combout ;
wire \alu|branch_result~combout ;
wire \controller|WideOr4~1_combout ;
wire \pc|dataOut[28]~0_combout ;
wire \pc_plus_4_adder|Add0~58 ;
wire \pc_plus_4_adder|Add0~61_sumout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a15 ;
wire \rf_wrt_data_mux|out[15]~38_combout ;
wire \reg_file|data[12][15]~q ;
wire \reg_file|data[4][15]~feeder_combout ;
wire \reg_file|data[4][15]~q ;
wire \reg_file|Mux48~0_combout ;
wire \reg_file|Mux48~3_combout ;
wire \reg_file|data[14][15]~q ;
wire \reg_file|Mux48~2_combout ;
wire \reg_file|Mux48~4_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a14 ;
wire \rf_wrt_data_mux|out[14]~37_combout ;
wire \reg_file|data[11][14]~q ;
wire \reg_file|data[10][14]~q ;
wire \reg_file|Mux49~2_combout ;
wire \reg_file|data[1][14]~q ;
wire \reg_file|Mux49~0_combout ;
wire \reg_file|Mux49~3_combout ;
wire \reg_file|Mux49~1_combout ;
wire \reg_file|Mux49~4_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a17 ;
wire \rf_wrt_data_mux|out[17]~39_combout ;
wire \reg_file|data[5][17]~q ;
wire \reg_file|Mux14~1_combout ;
wire \reg_file|Mux14~3_combout ;
wire \reg_file|data[11][17]~q ;
wire \reg_file|data[8][17]~q ;
wire \reg_file|Mux14~2_combout ;
wire \reg_file|Mux14~0_combout ;
wire \reg_file|Mux14~4_combout ;
wire \alu|Add1~81_sumout ;
wire \alu|Mux14~0_combout ;
wire \alu|Mux14~1_combout ;
wire \alu|Mux14~2_combout ;
wire \pc_plus_4_adder|Add0~70 ;
wire \pc_plus_4_adder|Add0~65_sumout ;
wire \pc_plus_4_plus_imm_adder|Add0~70 ;
wire \pc_plus_4_plus_imm_adder|Add0~65_sumout ;
wire \pc_mux|out[17]~21_combout ;
wire \pc_plus_4_adder|Add0~66 ;
wire \pc_plus_4_adder|Add0~73_sumout ;
wire \pc_plus_4_plus_imm_adder|Add0~66 ;
wire \pc_plus_4_plus_imm_adder|Add0~73_sumout ;
wire \alu_in2_mux|out[18]~32_combout ;
wire \alu|Mux13~1_combout ;
wire \alu|Mux13~2_combout ;
wire \pc_mux|out[18]~23_combout ;
wire \pc_plus_4_adder|Add0~74 ;
wire \pc_plus_4_adder|Add0~77_sumout ;
wire \pc_plus_4_plus_imm_adder|Add0~74 ;
wire \pc_plus_4_plus_imm_adder|Add0~77_sumout ;
wire \pc_mux|out[19]~24_combout ;
wire \pc_plus_4_adder|Add0~78 ;
wire \pc_plus_4_adder|Add0~81_sumout ;
wire \pc_mux|out[20]~25_combout ;
wire \pc_plus_4_adder|Add0~82 ;
wire \pc_plus_4_adder|Add0~86 ;
wire \pc_plus_4_adder|Add0~93_sumout ;
wire \pc_plus_4_plus_imm_adder|Add0~78 ;
wire \pc_plus_4_plus_imm_adder|Add0~82 ;
wire \pc_plus_4_plus_imm_adder|Add0~86 ;
wire \pc_plus_4_plus_imm_adder|Add0~93_sumout ;
wire \pc_mux|out[22]~29_combout ;
wire \pc_mux|out[22]~30_combout ;
wire \pc_plus_4_adder|Add0~94 ;
wire \pc_plus_4_adder|Add0~90 ;
wire \pc_plus_4_adder|Add0~101_sumout ;
wire \alu|Add1~113_sumout ;
wire \alu|Mux7~0_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a24 ;
wire \rf_wrt_data_mux|out[24]~61_combout ;
wire \reg_file|data[13][24]~feeder_combout ;
wire \reg_file|data[13][24]~q ;
wire \reg_file|data[5][24]~q ;
wire \reg_file|data[9][24]~q ;
wire \reg_file|Mux7~1_combout ;
wire \reg_file|Mux7~2_combout ;
wire \reg_file|Mux7~3_combout ;
wire \reg_file|Mux7~4_combout ;
wire \alu|Mux7~1_combout ;
wire \alu|Mux7~2_combout ;
wire \pc_mux|out[24]~34_combout ;
wire \pc_plus_4_adder|Add0~102 ;
wire \pc_plus_4_adder|Add0~105_sumout ;
wire \pc_plus_4_plus_imm_adder|Add0~94 ;
wire \pc_plus_4_plus_imm_adder|Add0~90 ;
wire \pc_plus_4_plus_imm_adder|Add0~102 ;
wire \pc_plus_4_plus_imm_adder|Add0~105_sumout ;
wire \pc_mux|out[25]~35_combout ;
wire \pc_mux|out[25]~36_combout ;
wire \pc_plus_4_adder|Add0~106 ;
wire \pc_plus_4_adder|Add0~109_sumout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a26 ;
wire \rf_wrt_data_mux|out[26]~53_combout ;
wire \reg_file|data[4][26]~q ;
wire \reg_file|data[7][26]~q ;
wire \reg_file|Mux37~1_combout ;
wire \reg_file|data[14][26]~q ;
wire \reg_file|Mux37~3_combout ;
wire \reg_file|Mux37~2_combout ;
wire \reg_file|data[0][26]~q ;
wire \reg_file|Mux37~0_combout ;
wire \reg_file|Mux37~4_combout ;
wire \alu_in2_mux|out[26]~28_combout ;
wire \alu|Add1~118 ;
wire \alu|Add1~121_sumout ;
wire \alu|Add0~114 ;
wire \alu|Add0~117_sumout ;
wire \alu|Mux5~0_combout ;
wire \pc_mux|out[26]~38_combout ;
wire \pc_plus_4_adder|Add0~110 ;
wire \pc_plus_4_adder|Add0~113_sumout ;
wire \alu|Add0~118 ;
wire \alu|Add0~121_sumout ;
wire \alu|Mux4~0_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a27~portadataout ;
wire \rf_wrt_data_mux|out[27]~49_combout ;
wire \reg_file|data[5][27]~feeder_combout ;
wire \reg_file|data[5][27]~q ;
wire \reg_file|data[1][27]~q ;
wire \reg_file|data[13][27]~q ;
wire \reg_file|Mux36~1_combout ;
wire \reg_file|data[0][27]~q ;
wire \reg_file|Mux36~0_combout ;
wire \reg_file|data[7][27]~feeder_combout ;
wire \reg_file|data[7][27]~q ;
wire \reg_file|data[3][27]~q ;
wire \reg_file|Mux36~3_combout ;
wire \reg_file|Mux36~4_combout ;
wire \alu|Add0~122 ;
wire \alu|Add0~53_sumout ;
wire \alu|Mux3~0_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a28 ;
wire \rf_wrt_data_mux|out[28]~65_combout ;
wire \reg_file|data[0][28]~q ;
wire \reg_file|Mux35~0_combout ;
wire \reg_file|data[15][28]~q ;
wire \reg_file|Mux35~3_combout ;
wire \reg_file|data[4][28]~q ;
wire \reg_file|Mux35~1_combout ;
wire \reg_file|data[9][28]~q ;
wire \reg_file|Mux35~2_combout ;
wire \reg_file|Mux35~4_combout ;
wire \alu|Add0~54 ;
wire \alu|Add0~2 ;
wire \alu|Add0~125_sumout ;
wire \alu|Mux1~0_combout ;
wire \alu|Mux1~1_combout ;
wire \alu|Mux1~2_combout ;
wire \pc_mux|out[30]~41_combout ;
wire \pc_mux|out[30]~42_combout ;
wire \pc_plus_4_adder|Add0~114 ;
wire \pc_plus_4_adder|Add0~98 ;
wire \pc_plus_4_adder|Add0~46 ;
wire \pc_plus_4_adder|Add0~117_sumout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a30 ;
wire \rf_wrt_data_mux|out[30]~45_combout ;
wire \reg_file|data[4][30]~feeder_combout ;
wire \reg_file|data[4][30]~q ;
wire \reg_file|Mux33~1_combout ;
wire \reg_file|data[2][30]~q ;
wire \reg_file|data[1][30]~q ;
wire \reg_file|data[0][30]~q ;
wire \reg_file|Mux33~0_combout ;
wire \reg_file|data[15][30]~q ;
wire \reg_file|data[12][30]~q ;
wire \reg_file|Mux33~3_combout ;
wire \reg_file|data[8][30]~q ;
wire \reg_file|Mux33~2_combout ;
wire \reg_file|Mux33~4_combout ;
wire \alu|Add1~122 ;
wire \alu|Add1~126 ;
wire \alu|Add1~54 ;
wire \alu|Add1~2 ;
wire \alu|Add1~130 ;
wire \alu|Add1~69_sumout ;
wire \alu|Mux0~0_combout ;
wire \pc_plus_4_adder|Add0~118 ;
wire \pc_plus_4_adder|Add0~53_sumout ;
wire \alu|Mux0~1_combout ;
wire \alu|Mux0~2_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a31 ;
wire \rf_wrt_data_mux|out[31]~77_combout ;
wire \reg_file|data[9][31]~q ;
wire \reg_file|data[1][31]~q ;
wire \reg_file|Mux32~1_combout ;
wire \reg_file|data[7][31]~q ;
wire \reg_file|Mux32~3_combout ;
wire \reg_file|data[6][31]~q ;
wire \reg_file|data[10][31]~q ;
wire \reg_file|Mux32~2_combout ;
wire \reg_file|Mux32~4_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a9 ;
wire \rf_wrt_data_mux|out[9]~32_combout ;
wire \SW[9]~input_o ;
wire \dataMem|sw_reg[9]~feeder_combout ;
wire \rf_wrt_data_mux|out[9]~33_combout ;
wire \reg_file|data[8][9]~feeder_combout ;
wire \reg_file|data[8][9]~q ;
wire \reg_file|Mux54~2_combout ;
wire \reg_file|data[6][9]~q ;
wire \reg_file|Mux54~1_combout ;
wire \reg_file|data[13][9]~q ;
wire \reg_file|data[15][9]~q ;
wire \reg_file|data[14][9]~feeder_combout ;
wire \reg_file|data[14][9]~q ;
wire \reg_file|Mux54~3_combout ;
wire \reg_file|Mux54~4_combout ;
wire \alu_in2_mux|out[9]~18_combout ;
wire \alu|Mux22~2_combout ;
wire \alu|Mux22~0_combout ;
wire \alu|Add1~41_sumout ;
wire \alu|Add0~41_sumout ;
wire \alu|Mux22~1_combout ;
wire \alu|Mux22~3_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a6 ;
wire \rf_wrt_data_mux|out[6]~26_combout ;
wire \rf_wrt_data_mux|out[6]~27_combout ;
wire \reg_file|data[6][6]~q ;
wire \reg_file|Mux57~2_combout ;
wire \reg_file|data[13][6]~q ;
wire \reg_file|data[5][6]~feeder_combout ;
wire \reg_file|data[5][6]~q ;
wire \reg_file|data[9][6]~feeder_combout ;
wire \reg_file|data[9][6]~q ;
wire \reg_file|Mux57~1_combout ;
wire \reg_file|Mux57~0_combout ;
wire \reg_file|Mux57~4_combout ;
wire \alu_in2_mux|out[6]~19_combout ;
wire \alu|Mux25~1_combout ;
wire \alu|Add0~21_sumout ;
wire \alu|Mux25~0_combout ;
wire \alu|Mux25~2_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a5 ;
wire \rf_wrt_data_mux|out[5]~24_combout ;
wire \rf_wrt_data_mux|out[5]~25_combout ;
wire \reg_file|data[1][5]~q ;
wire \reg_file|Mux58~0_combout ;
wire \reg_file|Mux58~2_combout ;
wire \reg_file|Mux58~3_combout ;
wire \reg_file|Mux58~4_combout ;
wire \alu_in2_mux|out[5]~22_combout ;
wire \alu|Mux26~1_combout ;
wire \alu|Add1~10 ;
wire \alu|Add1~30 ;
wire \alu|Add1~33_sumout ;
wire \alu|Mux26~0_combout ;
wire \alu|Mux26~2_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a10 ;
wire \rf_wrt_data_mux|out[10]~35_combout ;
wire \reg_file|data[5][10]~feeder_combout ;
wire \reg_file|data[5][10]~q ;
wire \reg_file|data[13][10]~q ;
wire \reg_file|Mux53~1_combout ;
wire \reg_file|Mux53~2_combout ;
wire \reg_file|data[0][10]~q ;
wire \reg_file|data[4][10]~feeder_combout ;
wire \reg_file|data[4][10]~q ;
wire \reg_file|data[12][10]~q ;
wire \reg_file|Mux53~0_combout ;
wire \reg_file|Mux53~4_combout ;
wire \alu_in2_mux|out[10]~15_combout ;
wire \alu|Add0~46 ;
wire \alu|Add0~50 ;
wire \alu|Add0~18 ;
wire \alu|Add0~57_sumout ;
wire \alu|Mux18~1_combout ;
wire \alu|Mux18~2_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a13 ;
wire \rf_wrt_data_mux|out[13]~9_combout ;
wire \reg_file|data[1][13]~q ;
wire \reg_file|Mux50~0_combout ;
wire \reg_file|data[7][13]~q ;
wire \reg_file|data[5][13]~q ;
wire \reg_file|data[4][13]~q ;
wire \reg_file|data[6][13]~q ;
wire \reg_file|Mux50~1_combout ;
wire \reg_file|Mux50~2_combout ;
wire \reg_file|data[15][13]~q ;
wire \reg_file|Mux50~3_combout ;
wire \reg_file|Mux50~4_combout ;
wire \alu_in2_mux|out[13]~4_combout ;
wire \alu|Mux2~3_combout ;
wire \KEY[1]~input_o ;
wire \dataMem|key_reg[1]~4_combout ;
wire \rf_wrt_data_mux|out[1]~15_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a1 ;
wire \rf_wrt_data_mux|out[1]~14_combout ;
wire \rf_wrt_data_mux|out[1]~17_combout ;
wire \reg_file|data[3][1]~q ;
wire \reg_file|Mux30~0_combout ;
wire \reg_file|data[11][1]~q ;
wire \reg_file|data[10][1]~q ;
wire \reg_file|data[9][1]~q ;
wire \reg_file|data[8][1]~q ;
wire \reg_file|Mux30~2_combout ;
wire \reg_file|data[13][1]~feeder_combout ;
wire \reg_file|data[13][1]~q ;
wire \reg_file|Mux30~3_combout ;
wire \reg_file|Mux30~1_combout ;
wire \reg_file|Mux30~4_combout ;
wire \alu|Add1~66_cout ;
wire \alu|Add1~14 ;
wire \alu|Add1~62 ;
wire \alu|Add1~6 ;
wire \alu|Add1~9_sumout ;
wire \alu|Mux28~0_combout ;
wire \rf_wrt_data_mux|out[3]~20_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a3~portadataout ;
wire \rf_wrt_data_mux|out[3]~18_combout ;
wire \rf_wrt_data_mux|out[3]~21_combout ;
wire \reg_file|data[14][3]~q ;
wire \reg_file|Mux60~3_combout ;
wire \reg_file|data[11][3]~q ;
wire \reg_file|Mux60~2_combout ;
wire \reg_file|Mux60~0_combout ;
wire \reg_file|Mux60~4_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a7 ;
wire \rf_wrt_data_mux|out[7]~28_combout ;
wire \rf_wrt_data_mux|out[7]~29_combout ;
wire \reg_file|data[9][7]~feeder_combout ;
wire \reg_file|data[9][7]~q ;
wire \reg_file|data[10][7]~q ;
wire \reg_file|Mux24~2_combout ;
wire \reg_file|data[7][7]~feeder_combout ;
wire \reg_file|data[7][7]~q ;
wire \reg_file|data[4][7]~q ;
wire \reg_file|data[6][7]~q ;
wire \reg_file|Mux24~1_combout ;
wire \reg_file|data[12][7]~feeder_combout ;
wire \reg_file|data[12][7]~q ;
wire \reg_file|Mux24~3_combout ;
wire \reg_file|Mux24~4_combout ;
wire \alu|Add1~34 ;
wire \alu|Add1~22 ;
wire \alu|Add1~26 ;
wire \alu|Add1~37_sumout ;
wire \alu|Mux23~0_combout ;
wire \alu|Add0~37_sumout ;
wire \alu|Mux23~1_combout ;
wire \alu|Mux23~3_combout ;
wire \SW[8]~input_o ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a8~portadataout ;
wire \rf_wrt_data_mux|out[8]~30_combout ;
wire \rf_wrt_data_mux|out[8]~31_combout ;
wire \reg_file|data[4][8]~feeder_combout ;
wire \reg_file|data[4][8]~q ;
wire \reg_file|data[8][8]~q ;
wire \reg_file|Mux55~0_combout ;
wire \reg_file|data[9][8]~q ;
wire \reg_file|Mux55~1_combout ;
wire \reg_file|Mux55~3_combout ;
wire \reg_file|data[2][8]~q ;
wire \reg_file|data[14][8]~feeder_combout ;
wire \reg_file|data[14][8]~q ;
wire \reg_file|data[6][8]~feeder_combout ;
wire \reg_file|data[6][8]~q ;
wire \reg_file|Mux55~2_combout ;
wire \reg_file|Mux55~4_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a11 ;
wire \rf_wrt_data_mux|out[11]~34_combout ;
wire \reg_file|data[4][11]~feeder_combout ;
wire \reg_file|data[4][11]~q ;
wire \reg_file|data[5][11]~q ;
wire \reg_file|data[6][11]~q ;
wire \reg_file|data[7][11]~q ;
wire \reg_file|Mux52~1_combout ;
wire \reg_file|data[9][11]~q ;
wire \reg_file|data[8][11]~feeder_combout ;
wire \reg_file|data[8][11]~q ;
wire \reg_file|data[11][11]~q ;
wire \reg_file|data[10][11]~feeder_combout ;
wire \reg_file|data[10][11]~q ;
wire \reg_file|Mux52~2_combout ;
wire \reg_file|data[1][11]~q ;
wire \reg_file|data[3][11]~q ;
wire \reg_file|data[0][11]~feeder_combout ;
wire \reg_file|data[0][11]~q ;
wire \reg_file|Mux52~0_combout ;
wire \reg_file|data[13][11]~feeder_combout ;
wire \reg_file|data[13][11]~q ;
wire \reg_file|data[12][11]~q ;
wire \reg_file|data[15][11]~q ;
wire \reg_file|data[14][11]~feeder_combout ;
wire \reg_file|data[14][11]~q ;
wire \reg_file|Mux52~3_combout ;
wire \reg_file|Mux52~4_combout ;
wire \alu|Add1~46 ;
wire \alu|Add1~50 ;
wire \alu|Add1~17_sumout ;
wire \alu|Mux19~3_combout ;
wire \alu|Mux19~4_combout ;
wire \alu|Mux19~6_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a12~portadataout ;
wire \rf_wrt_data_mux|out[12]~36_combout ;
wire \reg_file|data[10][12]~q ;
wire \reg_file|data[6][12]~q ;
wire \reg_file|Mux51~2_combout ;
wire \reg_file|data[7][12]~q ;
wire \reg_file|Mux51~3_combout ;
wire \reg_file|Mux51~1_combout ;
wire \reg_file|Mux51~4_combout ;
wire \alu_in2_mux|out[12]~14_combout ;
wire \alu|Mux3~1_combout ;
wire \alu|Mux3~2_combout ;
wire \pc_plus_4_plus_imm_adder|Add0~106 ;
wire \pc_plus_4_plus_imm_adder|Add0~110 ;
wire \pc_plus_4_plus_imm_adder|Add0~114 ;
wire \pc_plus_4_plus_imm_adder|Add0~97_sumout ;
wire \pc_mux|out[28]~31_combout ;
wire \pc_mux|out[28]~32_combout ;
wire \pc_plus_4_adder|Add0~97_sumout ;
wire \pc_plus_4_plus_imm_adder|Add0~98 ;
wire \pc_plus_4_plus_imm_adder|Add0~45_sumout ;
wire \pc_mux|out[29]~14_combout ;
wire \pc_mux|out[29]~15_combout ;
wire \pc_plus_4_adder|Add0~45_sumout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a29 ;
wire \rf_wrt_data_mux|out[29]~7_combout ;
wire \reg_file|data[0][29]~q ;
wire \reg_file|data[12][29]~q ;
wire \reg_file|Mux34~0_combout ;
wire \reg_file|data[11][29]~q ;
wire \reg_file|data[15][29]~feeder_combout ;
wire \reg_file|data[15][29]~q ;
wire \reg_file|Mux34~3_combout ;
wire \reg_file|data[14][29]~q ;
wire \reg_file|Mux34~2_combout ;
wire \reg_file|data[13][29]~q ;
wire \reg_file|Mux34~1_combout ;
wire \reg_file|Mux34~4_combout ;
wire \alu_in2_mux|out[29]~2_combout ;
wire \alu|Add1~1_sumout ;
wire \alu|Add0~1_sumout ;
wire \alu|Mux2~0_combout ;
wire \rf_wrt_data_mux|out[0]~1_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a2 ;
wire \rf_wrt_data_mux|out[2]~10_combout ;
wire \KEY[2]~input_o ;
wire \dataMem|key_reg[2]~3_combout ;
wire \rf_wrt_data_mux|out[2]~11_combout ;
wire \rf_wrt_data_mux|out[2]~13_combout ;
wire \reg_file|data[2][2]~q ;
wire \reg_file|Mux61~2_combout ;
wire \reg_file|data[9][2]~q ;
wire \reg_file|data[1][2]~q ;
wire \reg_file|data[5][2]~q ;
wire \reg_file|data[13][2]~q ;
wire \reg_file|Mux61~1_combout ;
wire \reg_file|Mux61~0_combout ;
wire \reg_file|data[15][2]~feeder_combout ;
wire \reg_file|data[15][2]~q ;
wire \reg_file|Mux61~3_combout ;
wire \reg_file|Mux61~4_combout ;
wire \alu_in2_mux|out[2]~5_combout ;
wire \alu|Add1~5_sumout ;
wire \alu|Mux29~0_combout ;
wire \alu|Mux29~3_combout ;
wire \dataMem|sw_reg[9]~0_combout ;
wire \dataMem|data_rtl_0|auto_generated|ram_block1a4 ;
wire \rf_wrt_data_mux|out[4]~22_combout ;
wire \rf_wrt_data_mux|out[4]~23_combout ;
wire \reg_file|data[12][4]~q ;
wire \reg_file|Mux27~0_combout ;
wire \reg_file|Mux27~1_combout ;
wire \reg_file|data[11][4]~q ;
wire \reg_file|Mux27~3_combout ;
wire \reg_file|Mux27~4_combout ;
wire \alu|Add1~29_sumout ;
wire \alu|Mux27~0_combout ;
wire \alu|Mux27~2_combout ;
wire \pc_mux|out[4]~4_combout ;
wire \pc_plus_4_adder|Add0~18 ;
wire \pc_plus_4_adder|Add0~22 ;
wire \pc_plus_4_adder|Add0~9_sumout ;
wire \pc_plus_4_plus_imm_adder|Add0~9_sumout ;
wire \pc_mux|out[6]~2_combout ;
wire \instMem|data~10_combout ;
wire \instMem|data~9_combout ;
wire \instMem|data~11_combout ;
wire \controller|mem_wrt_en~0_combout ;
wire \controller|pc_sel[1]~0_combout ;
wire \controller|WideOr4~0_combout ;
wire \pc_mux|Equal0~0_combout ;
wire \pc_plus_4_plus_imm_adder|Add0~33_sumout ;
wire \pc_mux|out[3]~8_combout ;
wire \instMem|data~84_combout ;
wire \instMem|data~85_combout ;
wire \pc_plus_4_plus_imm_adder|Add0~5_sumout ;
wire \pc_mux|out[2]~1_combout ;
wire \instMem|data~48_combout ;
wire \instMem|data~46_combout ;
wire \instMem|data~47_combout ;
wire \instMem|data~45_combout ;
wire \instMem|data~49_combout ;
wire \controller|rs1[1]~2_combout ;
wire \reg_file|Mux20~1_combout ;
wire \reg_file|Mux20~3_combout ;
wire \reg_file|Mux20~2_combout ;
wire \reg_file|data[2][11]~feeder_combout ;
wire \reg_file|data[2][11]~q ;
wire \reg_file|Mux20~0_combout ;
wire \reg_file|Mux20~4_combout ;
wire \alu|Mux20~0_combout ;
wire \alu|Add1~49_sumout ;
wire \alu|Mux20~1_combout ;
wire \pc_plus_4_plus_imm_adder|Add0~41_sumout ;
wire \pc_mux|out[11]~10_combout ;
wire \pc_plus_4_plus_imm_adder|Add0~29_sumout ;
wire \pc_mux|out[9]~7_combout ;
wire \instMem|data~65_combout ;
wire \instMem|data~66_combout ;
wire \instMem|data~64_combout ;
wire \instMem|data~63_combout ;
wire \instMem|data~141_combout ;
wire \controller|WideOr0~2_combout ;
wire \controller|WideOr0~1_combout ;
wire \controller|WideOr0~3_combout ;
wire \alu|Mux19~0_combout ;
wire \alu|Mux29~1_combout ;
wire \alu|Mux24~1_combout ;
wire \alu|Add1~25_sumout ;
wire \alu|Add0~25_sumout ;
wire \alu|Mux24~0_combout ;
wire \alu|Mux24~2_combout ;
wire \pc_plus_4_plus_imm_adder|Add0~13_sumout ;
wire \pc_mux|out[7]~3_combout ;
wire \pc_plus_4_adder|Add0~14 ;
wire \pc_plus_4_adder|Add0~25_sumout ;
wire \pc_mux|out[8]~6_combout ;
wire \pc_plus_4_adder|Add0~26 ;
wire \pc_plus_4_adder|Add0~30 ;
wire \pc_plus_4_adder|Add0~37_sumout ;
wire \alu|Mux21~2_combout ;
wire \pc_mux|out[10]~9_combout ;
wire \pc_plus_4_adder|Add0~38 ;
wire \pc_plus_4_adder|Add0~42 ;
wire \pc_plus_4_adder|Add0~1_sumout ;
wire \pc_plus_4_plus_imm_adder|Add0~1_sumout ;
wire \pc_mux|out[12]~0_combout ;
wire \controller|Equal0~1_combout ;
wire \pc_mux|Equal0~1_combout ;
wire \pc_plus_4_plus_imm_adder|Add0~21_sumout ;
wire \pc_mux|out[5]~5_combout ;
wire \instMem|data~39_combout ;
wire \instMem|data~40_combout ;
wire \instMem|data~41_combout ;
wire \controller|rs2[0]~2_combout ;
wire \reg_file|data[10][0]~q ;
wire \reg_file|Mux63~2_combout ;
wire \reg_file|Mux63~3_combout ;
wire \reg_file|data[8][0]~q ;
wire \reg_file|data[0][0]~q ;
wire \reg_file|data[12][0]~q ;
wire \reg_file|Mux63~0_combout ;
wire \reg_file|Mux63~4_combout ;
wire \dataMem|ledr[0]~0_combout ;
wire \dataMem|hex[3]~0_combout ;
wire \ss0|dOut[0]~0_combout ;
wire \ss0|dOut[1]~1_combout ;
wire \ss0|dOut[2]~2_combout ;
wire \ss0|dOut[3]~3_combout ;
wire \ss0|dOut[4]~4_combout ;
wire \ss0|dOut[5]~5_combout ;
wire \ss0|dOut[6]~6_combout ;
wire [9:0] \dataMem|ledr ;
wire [31:0] \dataMem|sw_reg ;
wire [15:0] \dataMem|hex ;
wire [31:0] \dataMem|key_reg ;
wire [31:0] \clk_divider|count_100hz ;
wire [31:0] \pc|dataOut ;

wire [4:0] \dataMem|data_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ;
wire [4:0] \dataMem|data_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ;
wire [4:0] \dataMem|data_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ;
wire [4:0] \dataMem|data_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ;
wire [4:0] \dataMem|data_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ;
wire [4:0] \dataMem|data_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ;
wire [4:0] \dataMem|data_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ;

assign \dataMem|data_rtl_0|auto_generated|ram_block1a0~portadataout  = \dataMem|data_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [0];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a1  = \dataMem|data_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [1];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a2  = \dataMem|data_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [2];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a13  = \dataMem|data_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [3];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a29  = \dataMem|data_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus [4];

assign \dataMem|data_rtl_0|auto_generated|ram_block1a3~portadataout  = \dataMem|data_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [0];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a4  = \dataMem|data_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [1];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a5  = \dataMem|data_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [2];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a6  = \dataMem|data_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [3];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a7  = \dataMem|data_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus [4];

assign \dataMem|data_rtl_0|auto_generated|ram_block1a8~portadataout  = \dataMem|data_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [0];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a9  = \dataMem|data_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [1];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a10  = \dataMem|data_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [2];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a11  = \dataMem|data_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [3];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a31  = \dataMem|data_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus [4];

assign \dataMem|data_rtl_0|auto_generated|ram_block1a12~portadataout  = \dataMem|data_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [0];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a14  = \dataMem|data_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [1];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a15  = \dataMem|data_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [2];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a16  = \dataMem|data_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [3];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a17  = \dataMem|data_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus [4];

assign \dataMem|data_rtl_0|auto_generated|ram_block1a18~portadataout  = \dataMem|data_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [0];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a19  = \dataMem|data_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [1];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a20  = \dataMem|data_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [2];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a21  = \dataMem|data_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [3];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a23  = \dataMem|data_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus [4];

assign \dataMem|data_rtl_0|auto_generated|ram_block1a22~portadataout  = \dataMem|data_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [0];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a24  = \dataMem|data_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [1];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a25  = \dataMem|data_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [2];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a26  = \dataMem|data_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [3];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a28  = \dataMem|data_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus [4];

assign \dataMem|data_rtl_0|auto_generated|ram_block1a27~portadataout  = \dataMem|data_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [0];
assign \dataMem|data_rtl_0|auto_generated|ram_block1a30  = \dataMem|data_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus [1];

// Location: LABCELL_X21_Y23_N36
cyclonev_lcell_comb \alu|Add0~5 (
// Equation(s):
// \alu|Add0~5_sumout  = SUM(( \reg_file|Mux29~4_combout  ) + ( \alu_in2_mux|out[2]~5_combout  ) + ( \alu|Add0~62  ))
// \alu|Add0~6  = CARRY(( \reg_file|Mux29~4_combout  ) + ( \alu_in2_mux|out[2]~5_combout  ) + ( \alu|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_in2_mux|out[2]~5_combout ),
	.datad(!\reg_file|Mux29~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~5_sumout ),
	.cout(\alu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~5 .extended_lut = "off";
defparam \alu|Add0~5 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N39
cyclonev_lcell_comb \alu|Add0~9 (
// Equation(s):
// \alu|Add0~9_sumout  = SUM(( \alu_in2_mux|out[3]~6_combout  ) + ( \reg_file|Mux28~4_combout  ) + ( \alu|Add0~6  ))
// \alu|Add0~10  = CARRY(( \alu_in2_mux|out[3]~6_combout  ) + ( \reg_file|Mux28~4_combout  ) + ( \alu|Add0~6  ))

	.dataa(!\reg_file|Mux28~4_combout ),
	.datab(gnd),
	.datac(!\alu_in2_mux|out[3]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~9_sumout ),
	.cout(\alu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~9 .extended_lut = "off";
defparam \alu|Add0~9 .lut_mask = 64'h0000AAAA00000F0F;
defparam \alu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N15
cyclonev_lcell_comb \alu|Add1~13 (
// Equation(s):
// \alu|Add1~13_sumout  = SUM(( \reg_file|Mux31~4_combout  ) + ( ((!\controller|WideOr5~4_combout  & (!\reg_file|Mux63~4_combout )) # (\controller|WideOr5~4_combout  & ((!\instMem|data~91_combout )))) # (\controller|pc_sel[1]~0_combout ) ) + ( 
// \alu|Add1~66_cout  ))
// \alu|Add1~14  = CARRY(( \reg_file|Mux31~4_combout  ) + ( ((!\controller|WideOr5~4_combout  & (!\reg_file|Mux63~4_combout )) # (\controller|WideOr5~4_combout  & ((!\instMem|data~91_combout )))) # (\controller|pc_sel[1]~0_combout ) ) + ( \alu|Add1~66_cout  
// ))

	.dataa(!\reg_file|Mux63~4_combout ),
	.datab(!\controller|pc_sel[1]~0_combout ),
	.datac(!\controller|WideOr5~4_combout ),
	.datad(!\reg_file|Mux31~4_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~91_combout ),
	.datag(gnd),
	.cin(\alu|Add1~66_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~13_sumout ),
	.cout(\alu|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~13 .extended_lut = "off";
defparam \alu|Add1~13 .lut_mask = 64'h0000404C000000FF;
defparam \alu|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y23_N0
cyclonev_ram_block \dataMem|data_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\dataMem|key_reg[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_divider|c0~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\reg_file|Mux34~4_combout ,\reg_file|Mux50~4_combout ,\reg_file|Mux61~4_combout ,\reg_file|Mux62~4_combout ,\reg_file|Mux63~4_combout }),
	.portaaddr({\alu|Mux19~6_combout ,\alu|Mux20~3_combout ,\alu|Mux21~3_combout ,\alu|Mux22~3_combout ,\alu|Mux23~3_combout ,\alu|Mux24~2_combout ,\alu|Mux25~2_combout ,\alu|Mux26~2_combout ,\alu|Mux27~2_combout ,\alu|Mux28~2_combout ,\alu|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem|data_rtl_0|auto_generated|ram_block1a0_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .init_file = "Test2.mif";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "DataMemory:dataMem|altsyncram:data_rtl_0|altsyncram_7mc1:auto_generated|ALTSYNCRAM";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .operation_mode = "single_port";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 5;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 2047;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 2048;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 5;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M20K";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .mem_init4 = "294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A529";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .mem_init3 = "4A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .mem_init2 = "5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A52";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .mem_init1 = "94A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a0 .mem_init0 = "A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A5294A529790A03B087610A0790A0211B40003D03C85014E4A04A40013D03C8501488281A828188281A828188281A828188281A828188281A828188281A828188281A828188281A828188281A810218681E4280A20084010802000094033D03C850140044FA0681020072C0B4401010842108430";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N36
cyclonev_lcell_comb \alu|Add0~17 (
// Equation(s):
// \alu|Add0~17_sumout  = SUM(( \alu_in2_mux|out[12]~14_combout  ) + ( \reg_file|Mux19~4_combout  ) + ( \alu|Add0~50  ))
// \alu|Add0~18  = CARRY(( \alu_in2_mux|out[12]~14_combout  ) + ( \reg_file|Mux19~4_combout  ) + ( \alu|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu_in2_mux|out[12]~14_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux19~4_combout ),
	.datag(gnd),
	.cin(\alu|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~17_sumout ),
	.cout(\alu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~17 .extended_lut = "off";
defparam \alu|Add0~17 .lut_mask = 64'h0000FF00000000FF;
defparam \alu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N33
cyclonev_lcell_comb \alu|Add1~21 (
// Equation(s):
// \alu|Add1~21_sumout  = SUM(( \reg_file|Mux25~4_combout  ) + ( !\alu_in2_mux|out[6]~19_combout  ) + ( \alu|Add1~34  ))
// \alu|Add1~22  = CARRY(( \reg_file|Mux25~4_combout  ) + ( !\alu_in2_mux|out[6]~19_combout  ) + ( \alu|Add1~34  ))

	.dataa(!\reg_file|Mux25~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_in2_mux|out[6]~19_combout ),
	.datag(gnd),
	.cin(\alu|Add1~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~21_sumout ),
	.cout(\alu|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~21 .extended_lut = "off";
defparam \alu|Add1~21 .lut_mask = 64'h000000FF00005555;
defparam \alu|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N42
cyclonev_lcell_comb \alu|Add0~29 (
// Equation(s):
// \alu|Add0~29_sumout  = SUM(( \alu_in2_mux|out[4]~21_combout  ) + ( \reg_file|Mux27~4_combout  ) + ( \alu|Add0~10  ))
// \alu|Add0~30  = CARRY(( \alu_in2_mux|out[4]~21_combout  ) + ( \reg_file|Mux27~4_combout  ) + ( \alu|Add0~10  ))

	.dataa(gnd),
	.datab(!\reg_file|Mux27~4_combout ),
	.datac(!\alu_in2_mux|out[4]~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~29_sumout ),
	.cout(\alu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~29 .extended_lut = "off";
defparam \alu|Add0~29 .lut_mask = 64'h0000CCCC00000F0F;
defparam \alu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N45
cyclonev_lcell_comb \alu|Add0~33 (
// Equation(s):
// \alu|Add0~33_sumout  = SUM(( \alu_in2_mux|out[5]~22_combout  ) + ( \reg_file|Mux26~4_combout  ) + ( \alu|Add0~30  ))
// \alu|Add0~34  = CARRY(( \alu_in2_mux|out[5]~22_combout  ) + ( \reg_file|Mux26~4_combout  ) + ( \alu|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|Mux26~4_combout ),
	.datad(!\alu_in2_mux|out[5]~22_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~33_sumout ),
	.cout(\alu|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~33 .extended_lut = "off";
defparam \alu|Add0~33 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N18
cyclonev_lcell_comb \pc_plus_4_plus_imm_adder|Add0~25 (
// Equation(s):
// \pc_plus_4_plus_imm_adder|Add0~25_sumout  = SUM(( \pc_plus_4_adder|Add0~25_sumout  ) + ( (!\pc|dataOut [12] & (!\pc|dataOut [11] & (!\pc|dataOut [10] & \instMem|data~129_combout ))) ) + ( \pc_plus_4_plus_imm_adder|Add0~14  ))
// \pc_plus_4_plus_imm_adder|Add0~26  = CARRY(( \pc_plus_4_adder|Add0~25_sumout  ) + ( (!\pc|dataOut [12] & (!\pc|dataOut [11] & (!\pc|dataOut [10] & \instMem|data~129_combout ))) ) + ( \pc_plus_4_plus_imm_adder|Add0~14  ))

	.dataa(!\pc|dataOut [12]),
	.datab(!\pc|dataOut [11]),
	.datac(!\pc|dataOut [10]),
	.datad(!\pc_plus_4_adder|Add0~25_sumout ),
	.datae(gnd),
	.dataf(!\instMem|data~129_combout ),
	.datag(gnd),
	.cin(\pc_plus_4_plus_imm_adder|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_plus_imm_adder|Add0~25_sumout ),
	.cout(\pc_plus_4_plus_imm_adder|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_plus_imm_adder|Add0~25 .extended_lut = "off";
defparam \pc_plus_4_plus_imm_adder|Add0~25 .lut_mask = 64'h0000FF7F000000FF;
defparam \pc_plus_4_plus_imm_adder|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N24
cyclonev_lcell_comb \pc_plus_4_plus_imm_adder|Add0~37 (
// Equation(s):
// \pc_plus_4_plus_imm_adder|Add0~37_sumout  = SUM(( \pc_plus_4_adder|Add0~37_sumout  ) + ( (!\pc|dataOut [12] & (!\pc|dataOut [11] & (!\pc|dataOut [10] & \instMem|data~130_combout ))) ) + ( \pc_plus_4_plus_imm_adder|Add0~30  ))
// \pc_plus_4_plus_imm_adder|Add0~38  = CARRY(( \pc_plus_4_adder|Add0~37_sumout  ) + ( (!\pc|dataOut [12] & (!\pc|dataOut [11] & (!\pc|dataOut [10] & \instMem|data~130_combout ))) ) + ( \pc_plus_4_plus_imm_adder|Add0~30  ))

	.dataa(!\pc|dataOut [12]),
	.datab(!\pc|dataOut [11]),
	.datac(!\pc|dataOut [10]),
	.datad(!\pc_plus_4_adder|Add0~37_sumout ),
	.datae(gnd),
	.dataf(!\instMem|data~130_combout ),
	.datag(gnd),
	.cin(\pc_plus_4_plus_imm_adder|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_plus_imm_adder|Add0~37_sumout ),
	.cout(\pc_plus_4_plus_imm_adder|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_plus_imm_adder|Add0~37 .extended_lut = "off";
defparam \pc_plus_4_plus_imm_adder|Add0~37 .lut_mask = 64'h0000FF7F000000FF;
defparam \pc_plus_4_plus_imm_adder|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N33
cyclonev_lcell_comb \alu|Add0~49 (
// Equation(s):
// \alu|Add0~49_sumout  = SUM(( \reg_file|Mux20~4_combout  ) + ( (!\controller|WideOr5~4_combout  & ((!\controller|pc_sel[1]~0_combout  & ((\reg_file|Mux52~4_combout ))) # (\controller|pc_sel[1]~0_combout  & (\instMem|data~80_combout )))) # 
// (\controller|WideOr5~4_combout  & (\instMem|data~80_combout  & (!\controller|pc_sel[1]~0_combout ))) ) + ( \alu|Add0~46  ))
// \alu|Add0~50  = CARRY(( \reg_file|Mux20~4_combout  ) + ( (!\controller|WideOr5~4_combout  & ((!\controller|pc_sel[1]~0_combout  & ((\reg_file|Mux52~4_combout ))) # (\controller|pc_sel[1]~0_combout  & (\instMem|data~80_combout )))) # 
// (\controller|WideOr5~4_combout  & (\instMem|data~80_combout  & (!\controller|pc_sel[1]~0_combout ))) ) + ( \alu|Add0~46  ))

	.dataa(!\controller|WideOr5~4_combout ),
	.datab(!\instMem|data~80_combout ),
	.datac(!\controller|pc_sel[1]~0_combout ),
	.datad(!\reg_file|Mux20~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux52~4_combout ),
	.datag(gnd),
	.cin(\alu|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~49_sumout ),
	.cout(\alu|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~49 .extended_lut = "off";
defparam \alu|Add0~49 .lut_mask = 64'h0000ED4D000000FF;
defparam \alu|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X42_Y2_N8
dffeas \clk_divider|count_100hz[22] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count_100hz [22]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count_100hz[22] .is_wysiwyg = "true";
defparam \clk_divider|count_100hz[22] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N49
dffeas \clk_divider|count_100hz[16] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count_100hz [16]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count_100hz[16] .is_wysiwyg = "true";
defparam \clk_divider|count_100hz[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N47
dffeas \clk_divider|count_100hz[15] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count_100hz [15]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count_100hz[15] .is_wysiwyg = "true";
defparam \clk_divider|count_100hz[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N44
dffeas \clk_divider|count_100hz[14] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count_100hz [14]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count_100hz[14] .is_wysiwyg = "true";
defparam \clk_divider|count_100hz[14] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N25
dffeas \clk_divider|count_100hz[8] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count_100hz [8]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count_100hz[8] .is_wysiwyg = "true";
defparam \clk_divider|count_100hz[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N5
dffeas \clk_divider|count_100hz[1] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count_100hz [1]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count_100hz[1] .is_wysiwyg = "true";
defparam \clk_divider|count_100hz[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N8
dffeas \clk_divider|count_100hz[2] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count_100hz [2]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count_100hz[2] .is_wysiwyg = "true";
defparam \clk_divider|count_100hz[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N10
dffeas \clk_divider|count_100hz[3] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count_100hz [3]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count_100hz[3] .is_wysiwyg = "true";
defparam \clk_divider|count_100hz[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N2
dffeas \clk_divider|count_100hz[0] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count_100hz [0]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count_100hz[0] .is_wysiwyg = "true";
defparam \clk_divider|count_100hz[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N14
dffeas \clk_divider|count_100hz[4] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count_100hz [4]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count_100hz[4] .is_wysiwyg = "true";
defparam \clk_divider|count_100hz[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N29
dffeas \clk_divider|count_100hz[9] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count_100hz [9]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count_100hz[9] .is_wysiwyg = "true";
defparam \clk_divider|count_100hz[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N17
dffeas \clk_divider|count_100hz[5] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count_100hz [5]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count_100hz[5] .is_wysiwyg = "true";
defparam \clk_divider|count_100hz[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N23
dffeas \clk_divider|count_100hz[7] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count_100hz [7]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count_100hz[7] .is_wysiwyg = "true";
defparam \clk_divider|count_100hz[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N20
dffeas \clk_divider|count_100hz[6] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count_100hz [6]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count_100hz[6] .is_wysiwyg = "true";
defparam \clk_divider|count_100hz[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N32
dffeas \clk_divider|count_100hz[10] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count_100hz [10]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count_100hz[10] .is_wysiwyg = "true";
defparam \clk_divider|count_100hz[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N34
dffeas \clk_divider|count_100hz[11] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count_100hz [11]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count_100hz[11] .is_wysiwyg = "true";
defparam \clk_divider|count_100hz[11] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N41
dffeas \clk_divider|count_100hz[13] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count_100hz [13]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count_100hz[13] .is_wysiwyg = "true";
defparam \clk_divider|count_100hz[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N38
dffeas \clk_divider|count_100hz[12] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count_100hz [12]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count_100hz[12] .is_wysiwyg = "true";
defparam \clk_divider|count_100hz[12] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N53
dffeas \clk_divider|count_100hz[17] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count_100hz [17]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count_100hz[17] .is_wysiwyg = "true";
defparam \clk_divider|count_100hz[17] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N56
dffeas \clk_divider|count_100hz[18] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count_100hz [18]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count_100hz[18] .is_wysiwyg = "true";
defparam \clk_divider|count_100hz[18] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y3_N59
dffeas \clk_divider|count_100hz[19] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count_100hz [19]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count_100hz[19] .is_wysiwyg = "true";
defparam \clk_divider|count_100hz[19] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N4
dffeas \clk_divider|count_100hz[21] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count_100hz [21]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count_100hz[21] .is_wysiwyg = "true";
defparam \clk_divider|count_100hz[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N1
dffeas \clk_divider|count_100hz[20] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count_100hz [20]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count_100hz[20] .is_wysiwyg = "true";
defparam \clk_divider|count_100hz[20] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N10
dffeas \clk_divider|count_100hz[23] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count_100hz [23]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count_100hz[23] .is_wysiwyg = "true";
defparam \clk_divider|count_100hz[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N22
dffeas \clk_divider|count_100hz[27] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~97_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count_100hz [27]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count_100hz[27] .is_wysiwyg = "true";
defparam \clk_divider|count_100hz[27] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N26
dffeas \clk_divider|count_100hz[28] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~101_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count_100hz [28]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count_100hz[28] .is_wysiwyg = "true";
defparam \clk_divider|count_100hz[28] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N14
dffeas \clk_divider|count_100hz[24] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~105_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count_100hz [24]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count_100hz[24] .is_wysiwyg = "true";
defparam \clk_divider|count_100hz[24] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N29
dffeas \clk_divider|count_100hz[29] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~109_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count_100hz [29]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count_100hz[29] .is_wysiwyg = "true";
defparam \clk_divider|count_100hz[29] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N35
dffeas \clk_divider|count_100hz[31] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~113_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count_100hz [31]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count_100hz[31] .is_wysiwyg = "true";
defparam \clk_divider|count_100hz[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N32
dffeas \clk_divider|count_100hz[30] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~117_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count_100hz [30]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count_100hz[30] .is_wysiwyg = "true";
defparam \clk_divider|count_100hz[30] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N20
dffeas \clk_divider|count_100hz[26] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~121_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count_100hz [26]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count_100hz[26] .is_wysiwyg = "true";
defparam \clk_divider|count_100hz[26] .power_up = "low";
// synopsys translate_on

// Location: FF_X42_Y2_N16
dffeas \clk_divider|count_100hz[25] (
	.clk(\CLOCK_50~inputCLKENA0_outclk ),
	.d(\clk_divider|Add0~125_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\clk_divider|LessThan0~7_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|count_100hz [25]),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|count_100hz[25] .is_wysiwyg = "true";
defparam \clk_divider|count_100hz[25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N39
cyclonev_lcell_comb \alu|Add1~53 (
// Equation(s):
// \alu|Add1~53_sumout  = SUM(( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & ((!\reg_file|Mux35~4_combout ))) # (\controller|WideOr5~4_combout  & (!\instMem|data~33_combout )))) # (\controller|pc_sel[1]~0_combout  & 
// ((!\instMem|data~33_combout ) # ((\controller|WideOr5~4_combout )))) ) + ( \reg_file|Mux3~4_combout  ) + ( \alu|Add1~126  ))
// \alu|Add1~54  = CARRY(( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & ((!\reg_file|Mux35~4_combout ))) # (\controller|WideOr5~4_combout  & (!\instMem|data~33_combout )))) # (\controller|pc_sel[1]~0_combout  & 
// ((!\instMem|data~33_combout ) # ((\controller|WideOr5~4_combout )))) ) + ( \reg_file|Mux3~4_combout  ) + ( \alu|Add1~126  ))

	.dataa(!\instMem|data~33_combout ),
	.datab(!\controller|pc_sel[1]~0_combout ),
	.datac(!\controller|WideOr5~4_combout ),
	.datad(!\reg_file|Mux35~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux3~4_combout ),
	.datag(gnd),
	.cin(\alu|Add1~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~53_sumout ),
	.cout(\alu|Add1~54 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~53 .extended_lut = "off";
defparam \alu|Add1~53 .lut_mask = 64'h0000FF000000EB2B;
defparam \alu|Add1~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N18
cyclonev_lcell_comb \alu|Add1~61 (
// Equation(s):
// \alu|Add1~61_sumout  = SUM(( \reg_file|Mux30~4_combout  ) + ( ((!\controller|WideOr5~4_combout  & (!\reg_file|Mux62~4_combout )) # (\controller|WideOr5~4_combout  & ((!\instMem|data~90_combout )))) # (\controller|pc_sel[1]~0_combout ) ) + ( \alu|Add1~14  
// ))
// \alu|Add1~62  = CARRY(( \reg_file|Mux30~4_combout  ) + ( ((!\controller|WideOr5~4_combout  & (!\reg_file|Mux62~4_combout )) # (\controller|WideOr5~4_combout  & ((!\instMem|data~90_combout )))) # (\controller|pc_sel[1]~0_combout ) ) + ( \alu|Add1~14  ))

	.dataa(!\reg_file|Mux62~4_combout ),
	.datab(!\controller|WideOr5~4_combout ),
	.datac(!\controller|pc_sel[1]~0_combout ),
	.datad(!\reg_file|Mux30~4_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~90_combout ),
	.datag(gnd),
	.cin(\alu|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~61_sumout ),
	.cout(\alu|Add1~62 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~61 .extended_lut = "off";
defparam \alu|Add1~61 .lut_mask = 64'h00004070000000FF;
defparam \alu|Add1~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N33
cyclonev_lcell_comb \alu|Add0~61 (
// Equation(s):
// \alu|Add0~61_sumout  = SUM(( \reg_file|Mux30~4_combout  ) + ( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & (\reg_file|Mux62~4_combout )) # (\controller|WideOr5~4_combout  & ((\instMem|data~90_combout ))))) ) + ( \alu|Add0~14  
// ))
// \alu|Add0~62  = CARRY(( \reg_file|Mux30~4_combout  ) + ( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & (\reg_file|Mux62~4_combout )) # (\controller|WideOr5~4_combout  & ((\instMem|data~90_combout ))))) ) + ( \alu|Add0~14  ))

	.dataa(!\controller|WideOr5~4_combout ),
	.datab(!\controller|pc_sel[1]~0_combout ),
	.datac(!\reg_file|Mux62~4_combout ),
	.datad(!\reg_file|Mux30~4_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~90_combout ),
	.datag(gnd),
	.cin(\alu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~61_sumout ),
	.cout(\alu|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~61 .extended_lut = "off";
defparam \alu|Add0~61 .lut_mask = 64'h0000F7B3000000FF;
defparam \alu|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N33
cyclonev_lcell_comb \alu|Add0~65 (
// Equation(s):
// \alu|Add0~65_sumout  = SUM(( \reg_file|Mux0~4_combout  ) + ( (!\controller|WideOr5~4_combout  & ((!\controller|pc_sel[1]~0_combout  & ((\reg_file|Mux32~4_combout ))) # (\controller|pc_sel[1]~0_combout  & (\instMem|data~33_combout )))) # 
// (\controller|WideOr5~4_combout  & (\instMem|data~33_combout  & (!\controller|pc_sel[1]~0_combout ))) ) + ( \alu|Add0~126  ))

	.dataa(!\instMem|data~33_combout ),
	.datab(!\controller|WideOr5~4_combout ),
	.datac(!\controller|pc_sel[1]~0_combout ),
	.datad(!\reg_file|Mux0~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux32~4_combout ),
	.datag(gnd),
	.cin(\alu|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~65_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~65 .extended_lut = "off";
defparam \alu|Add0~65 .lut_mask = 64'h0000EB2B000000FF;
defparam \alu|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N0
cyclonev_lcell_comb \alu|Add1~77 (
// Equation(s):
// \alu|Add1~77_sumout  = SUM(( !\alu_in2_mux|out[15]~13_combout  ) + ( \reg_file|Mux16~4_combout  ) + ( \alu|Add1~74  ))
// \alu|Add1~78  = CARRY(( !\alu_in2_mux|out[15]~13_combout  ) + ( \reg_file|Mux16~4_combout  ) + ( \alu|Add1~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|Mux16~4_combout ),
	.datad(!\alu_in2_mux|out[15]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~77_sumout ),
	.cout(\alu|Add1~78 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~77 .extended_lut = "off";
defparam \alu|Add1~77 .lut_mask = 64'h0000F0F00000FF00;
defparam \alu|Add1~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N45
cyclonev_lcell_comb \alu|Add0~73 (
// Equation(s):
// \alu|Add0~73_sumout  = SUM(( \reg_file|Mux16~4_combout  ) + ( \alu_in2_mux|out[15]~13_combout  ) + ( \alu|Add0~70  ))
// \alu|Add0~74  = CARRY(( \reg_file|Mux16~4_combout  ) + ( \alu_in2_mux|out[15]~13_combout  ) + ( \alu|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_in2_mux|out[15]~13_combout ),
	.datad(!\reg_file|Mux16~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~73_sumout ),
	.cout(\alu|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~73 .extended_lut = "off";
defparam \alu|Add0~73 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N51
cyclonev_lcell_comb \alu|Add0~77 (
// Equation(s):
// \alu|Add0~77_sumout  = SUM(( \reg_file|Mux14~4_combout  ) + ( (!\controller|WideOr5~4_combout  & ((!\controller|pc_sel[1]~0_combout  & ((\reg_file|Mux46~4_combout ))) # (\controller|pc_sel[1]~0_combout  & (\instMem|data~33_combout )))) # 
// (\controller|WideOr5~4_combout  & (!\controller|pc_sel[1]~0_combout  & (\instMem|data~33_combout ))) ) + ( \alu|Add0~82  ))
// \alu|Add0~78  = CARRY(( \reg_file|Mux14~4_combout  ) + ( (!\controller|WideOr5~4_combout  & ((!\controller|pc_sel[1]~0_combout  & ((\reg_file|Mux46~4_combout ))) # (\controller|pc_sel[1]~0_combout  & (\instMem|data~33_combout )))) # 
// (\controller|WideOr5~4_combout  & (!\controller|pc_sel[1]~0_combout  & (\instMem|data~33_combout ))) ) + ( \alu|Add0~82  ))

	.dataa(!\controller|WideOr5~4_combout ),
	.datab(!\controller|pc_sel[1]~0_combout ),
	.datac(!\instMem|data~33_combout ),
	.datad(!\reg_file|Mux14~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux46~4_combout ),
	.datag(gnd),
	.cin(\alu|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~77_sumout ),
	.cout(\alu|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~77 .extended_lut = "off";
defparam \alu|Add0~77 .lut_mask = 64'h0000F971000000FF;
defparam \alu|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N3
cyclonev_lcell_comb \alu|Add1~85 (
// Equation(s):
// \alu|Add1~85_sumout  = SUM(( !\alu_in2_mux|out[16]~10_combout  ) + ( \reg_file|Mux15~4_combout  ) + ( \alu|Add1~78  ))
// \alu|Add1~86  = CARRY(( !\alu_in2_mux|out[16]~10_combout  ) + ( \reg_file|Mux15~4_combout  ) + ( \alu|Add1~78  ))

	.dataa(!\reg_file|Mux15~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu_in2_mux|out[16]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~85_sumout ),
	.cout(\alu|Add1~86 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~85 .extended_lut = "off";
defparam \alu|Add1~85 .lut_mask = 64'h0000AAAA0000FF00;
defparam \alu|Add1~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N9
cyclonev_lcell_comb \alu|Add1~89 (
// Equation(s):
// \alu|Add1~89_sumout  = SUM(( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & ((!\reg_file|Mux45~4_combout ))) # (\controller|WideOr5~4_combout  & (!\instMem|data~33_combout )))) # (\controller|pc_sel[1]~0_combout  & 
// ((!\instMem|data~33_combout ) # ((\controller|WideOr5~4_combout )))) ) + ( \reg_file|Mux13~4_combout  ) + ( \alu|Add1~82  ))
// \alu|Add1~90  = CARRY(( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & ((!\reg_file|Mux45~4_combout ))) # (\controller|WideOr5~4_combout  & (!\instMem|data~33_combout )))) # (\controller|pc_sel[1]~0_combout  & 
// ((!\instMem|data~33_combout ) # ((\controller|WideOr5~4_combout )))) ) + ( \reg_file|Mux13~4_combout  ) + ( \alu|Add1~82  ))

	.dataa(!\instMem|data~33_combout ),
	.datab(!\controller|pc_sel[1]~0_combout ),
	.datac(!\controller|WideOr5~4_combout ),
	.datad(!\reg_file|Mux45~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux13~4_combout ),
	.datag(gnd),
	.cin(\alu|Add1~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~89_sumout ),
	.cout(\alu|Add1~90 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~89 .extended_lut = "off";
defparam \alu|Add1~89 .lut_mask = 64'h0000FF000000EB2B;
defparam \alu|Add1~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N54
cyclonev_lcell_comb \alu|Add0~85 (
// Equation(s):
// \alu|Add0~85_sumout  = SUM(( \reg_file|Mux13~4_combout  ) + ( (!\controller|WideOr5~4_combout  & ((!\controller|pc_sel[1]~0_combout  & ((\reg_file|Mux45~4_combout ))) # (\controller|pc_sel[1]~0_combout  & (\instMem|data~33_combout )))) # 
// (\controller|WideOr5~4_combout  & (!\controller|pc_sel[1]~0_combout  & (\instMem|data~33_combout ))) ) + ( \alu|Add0~78  ))
// \alu|Add0~86  = CARRY(( \reg_file|Mux13~4_combout  ) + ( (!\controller|WideOr5~4_combout  & ((!\controller|pc_sel[1]~0_combout  & ((\reg_file|Mux45~4_combout ))) # (\controller|pc_sel[1]~0_combout  & (\instMem|data~33_combout )))) # 
// (\controller|WideOr5~4_combout  & (!\controller|pc_sel[1]~0_combout  & (\instMem|data~33_combout ))) ) + ( \alu|Add0~78  ))

	.dataa(!\controller|WideOr5~4_combout ),
	.datab(!\controller|pc_sel[1]~0_combout ),
	.datac(!\instMem|data~33_combout ),
	.datad(!\reg_file|Mux13~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux45~4_combout ),
	.datag(gnd),
	.cin(\alu|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~85_sumout ),
	.cout(\alu|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~85 .extended_lut = "off";
defparam \alu|Add0~85 .lut_mask = 64'h0000F971000000FF;
defparam \alu|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N12
cyclonev_lcell_comb \alu|Add1~93 (
// Equation(s):
// \alu|Add1~93_sumout  = SUM(( \reg_file|Mux12~4_combout  ) + ( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & ((!\reg_file|Mux44~4_combout ))) # (\controller|WideOr5~4_combout  & (!\instMem|data~33_combout )))) # 
// (\controller|pc_sel[1]~0_combout  & ((!\instMem|data~33_combout ) # ((\controller|WideOr5~4_combout )))) ) + ( \alu|Add1~90  ))
// \alu|Add1~94  = CARRY(( \reg_file|Mux12~4_combout  ) + ( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & ((!\reg_file|Mux44~4_combout ))) # (\controller|WideOr5~4_combout  & (!\instMem|data~33_combout )))) # 
// (\controller|pc_sel[1]~0_combout  & ((!\instMem|data~33_combout ) # ((\controller|WideOr5~4_combout )))) ) + ( \alu|Add1~90  ))

	.dataa(!\controller|pc_sel[1]~0_combout ),
	.datab(!\instMem|data~33_combout ),
	.datac(!\controller|WideOr5~4_combout ),
	.datad(!\reg_file|Mux12~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux44~4_combout ),
	.datag(gnd),
	.cin(\alu|Add1~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~93_sumout ),
	.cout(\alu|Add1~94 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~93 .extended_lut = "off";
defparam \alu|Add1~93 .lut_mask = 64'h000012B2000000FF;
defparam \alu|Add1~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N18
cyclonev_lcell_comb \alu|Add1~101 (
// Equation(s):
// \alu|Add1~101_sumout  = SUM(( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & ((!\reg_file|Mux42~4_combout ))) # (\controller|WideOr5~4_combout  & (!\instMem|data~33_combout )))) # (\controller|pc_sel[1]~0_combout  & 
// (((!\instMem|data~33_combout )) # (\controller|WideOr5~4_combout ))) ) + ( \reg_file|Mux10~4_combout  ) + ( \alu|Add1~98  ))
// \alu|Add1~102  = CARRY(( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & ((!\reg_file|Mux42~4_combout ))) # (\controller|WideOr5~4_combout  & (!\instMem|data~33_combout )))) # (\controller|pc_sel[1]~0_combout  & 
// (((!\instMem|data~33_combout )) # (\controller|WideOr5~4_combout ))) ) + ( \reg_file|Mux10~4_combout  ) + ( \alu|Add1~98  ))

	.dataa(!\controller|pc_sel[1]~0_combout ),
	.datab(!\controller|WideOr5~4_combout ),
	.datac(!\instMem|data~33_combout ),
	.datad(!\reg_file|Mux42~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux10~4_combout ),
	.datag(gnd),
	.cin(\alu|Add1~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~101_sumout ),
	.cout(\alu|Add1~102 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~101 .extended_lut = "off";
defparam \alu|Add1~101 .lut_mask = 64'h0000FF000000F971;
defparam \alu|Add1~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N24
cyclonev_lcell_comb \alu|Add1~105 (
// Equation(s):
// \alu|Add1~105_sumout  = SUM(( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & ((!\reg_file|Mux40~4_combout ))) # (\controller|WideOr5~4_combout  & (!\instMem|data~33_combout )))) # (\controller|pc_sel[1]~0_combout  & 
// (((!\instMem|data~33_combout )) # (\controller|WideOr5~4_combout ))) ) + ( \reg_file|Mux8~4_combout  ) + ( \alu|Add1~110  ))
// \alu|Add1~106  = CARRY(( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & ((!\reg_file|Mux40~4_combout ))) # (\controller|WideOr5~4_combout  & (!\instMem|data~33_combout )))) # (\controller|pc_sel[1]~0_combout  & 
// (((!\instMem|data~33_combout )) # (\controller|WideOr5~4_combout ))) ) + ( \reg_file|Mux8~4_combout  ) + ( \alu|Add1~110  ))

	.dataa(!\controller|pc_sel[1]~0_combout ),
	.datab(!\controller|WideOr5~4_combout ),
	.datac(!\instMem|data~33_combout ),
	.datad(!\reg_file|Mux40~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux8~4_combout ),
	.datag(gnd),
	.cin(\alu|Add1~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~105_sumout ),
	.cout(\alu|Add1~106 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~105 .extended_lut = "off";
defparam \alu|Add1~105 .lut_mask = 64'h0000FF000000F971;
defparam \alu|Add1~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N6
cyclonev_lcell_comb \alu|Add0~105 (
// Equation(s):
// \alu|Add0~105_sumout  = SUM(( \reg_file|Mux9~4_combout  ) + ( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & ((\reg_file|Mux41~4_combout ))) # (\controller|WideOr5~4_combout  & (\instMem|data~33_combout )))) # 
// (\controller|pc_sel[1]~0_combout  & (\instMem|data~33_combout  & (!\controller|WideOr5~4_combout ))) ) + ( \alu|Add0~98  ))
// \alu|Add0~106  = CARRY(( \reg_file|Mux9~4_combout  ) + ( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & ((\reg_file|Mux41~4_combout ))) # (\controller|WideOr5~4_combout  & (\instMem|data~33_combout )))) # 
// (\controller|pc_sel[1]~0_combout  & (\instMem|data~33_combout  & (!\controller|WideOr5~4_combout ))) ) + ( \alu|Add0~98  ))

	.dataa(!\instMem|data~33_combout ),
	.datab(!\controller|pc_sel[1]~0_combout ),
	.datac(!\controller|WideOr5~4_combout ),
	.datad(!\reg_file|Mux9~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux41~4_combout ),
	.datag(gnd),
	.cin(\alu|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~105_sumout ),
	.cout(\alu|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~105 .extended_lut = "off";
defparam \alu|Add0~105 .lut_mask = 64'h0000EB2B000000FF;
defparam \alu|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N12
cyclonev_lcell_comb \alu|Add0~109 (
// Equation(s):
// \alu|Add0~109_sumout  = SUM(( (!\controller|WideOr5~4_combout  & ((!\controller|pc_sel[1]~0_combout  & ((\reg_file|Mux39~4_combout ))) # (\controller|pc_sel[1]~0_combout  & (\instMem|data~33_combout )))) # (\controller|WideOr5~4_combout  & 
// (!\controller|pc_sel[1]~0_combout  & (\instMem|data~33_combout ))) ) + ( \reg_file|Mux7~4_combout  ) + ( \alu|Add0~102  ))
// \alu|Add0~110  = CARRY(( (!\controller|WideOr5~4_combout  & ((!\controller|pc_sel[1]~0_combout  & ((\reg_file|Mux39~4_combout ))) # (\controller|pc_sel[1]~0_combout  & (\instMem|data~33_combout )))) # (\controller|WideOr5~4_combout  & 
// (!\controller|pc_sel[1]~0_combout  & (\instMem|data~33_combout ))) ) + ( \reg_file|Mux7~4_combout  ) + ( \alu|Add0~102  ))

	.dataa(!\controller|WideOr5~4_combout ),
	.datab(!\controller|pc_sel[1]~0_combout ),
	.datac(!\instMem|data~33_combout ),
	.datad(!\reg_file|Mux39~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux7~4_combout ),
	.datag(gnd),
	.cin(\alu|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~109_sumout ),
	.cout(\alu|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~109 .extended_lut = "off";
defparam \alu|Add0~109 .lut_mask = 64'h0000FF000000068E;
defparam \alu|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N36
cyclonev_lcell_comb \alu|Add1~125 (
// Equation(s):
// \alu|Add1~125_sumout  = SUM(( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & ((!\reg_file|Mux36~4_combout ))) # (\controller|WideOr5~4_combout  & (!\instMem|data~33_combout )))) # (\controller|pc_sel[1]~0_combout  & 
// ((!\instMem|data~33_combout ) # ((\controller|WideOr5~4_combout )))) ) + ( \reg_file|Mux4~4_combout  ) + ( \alu|Add1~122  ))
// \alu|Add1~126  = CARRY(( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & ((!\reg_file|Mux36~4_combout ))) # (\controller|WideOr5~4_combout  & (!\instMem|data~33_combout )))) # (\controller|pc_sel[1]~0_combout  & 
// ((!\instMem|data~33_combout ) # ((\controller|WideOr5~4_combout )))) ) + ( \reg_file|Mux4~4_combout  ) + ( \alu|Add1~122  ))

	.dataa(!\instMem|data~33_combout ),
	.datab(!\controller|pc_sel[1]~0_combout ),
	.datac(!\controller|WideOr5~4_combout ),
	.datad(!\reg_file|Mux36~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux4~4_combout ),
	.datag(gnd),
	.cin(\alu|Add1~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~125_sumout ),
	.cout(\alu|Add1~126 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~125 .extended_lut = "off";
defparam \alu|Add1~125 .lut_mask = 64'h0000FF000000EB2B;
defparam \alu|Add1~125 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N45
cyclonev_lcell_comb \alu|Add1~129 (
// Equation(s):
// \alu|Add1~129_sumout  = SUM(( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & ((!\reg_file|Mux33~4_combout ))) # (\controller|WideOr5~4_combout  & (!\instMem|data~33_combout )))) # (\controller|pc_sel[1]~0_combout  & 
// ((!\instMem|data~33_combout ) # ((\controller|WideOr5~4_combout )))) ) + ( \reg_file|Mux1~4_combout  ) + ( \alu|Add1~2  ))
// \alu|Add1~130  = CARRY(( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & ((!\reg_file|Mux33~4_combout ))) # (\controller|WideOr5~4_combout  & (!\instMem|data~33_combout )))) # (\controller|pc_sel[1]~0_combout  & 
// ((!\instMem|data~33_combout ) # ((\controller|WideOr5~4_combout )))) ) + ( \reg_file|Mux1~4_combout  ) + ( \alu|Add1~2  ))

	.dataa(!\instMem|data~33_combout ),
	.datab(!\controller|pc_sel[1]~0_combout ),
	.datac(!\controller|WideOr5~4_combout ),
	.datad(!\reg_file|Mux33~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux1~4_combout ),
	.datag(gnd),
	.cin(\alu|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~129_sumout ),
	.cout(\alu|Add1~130 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~129 .extended_lut = "off";
defparam \alu|Add1~129 .lut_mask = 64'h0000FF000000EB2B;
defparam \alu|Add1~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N30
cyclonev_lcell_comb \alu|Add0~125 (
// Equation(s):
// \alu|Add0~125_sumout  = SUM(( (!\controller|WideOr5~4_combout  & ((!\controller|pc_sel[1]~0_combout  & ((\reg_file|Mux33~4_combout ))) # (\controller|pc_sel[1]~0_combout  & (\instMem|data~33_combout )))) # (\controller|WideOr5~4_combout  & 
// (\instMem|data~33_combout  & (!\controller|pc_sel[1]~0_combout ))) ) + ( \reg_file|Mux1~4_combout  ) + ( \alu|Add0~2  ))
// \alu|Add0~126  = CARRY(( (!\controller|WideOr5~4_combout  & ((!\controller|pc_sel[1]~0_combout  & ((\reg_file|Mux33~4_combout ))) # (\controller|pc_sel[1]~0_combout  & (\instMem|data~33_combout )))) # (\controller|WideOr5~4_combout  & 
// (\instMem|data~33_combout  & (!\controller|pc_sel[1]~0_combout ))) ) + ( \reg_file|Mux1~4_combout  ) + ( \alu|Add0~2  ))

	.dataa(!\instMem|data~33_combout ),
	.datab(!\controller|WideOr5~4_combout ),
	.datac(!\controller|pc_sel[1]~0_combout ),
	.datad(!\reg_file|Mux33~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux1~4_combout ),
	.datag(gnd),
	.cin(\alu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~125_sumout ),
	.cout(\alu|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~125 .extended_lut = "off";
defparam \alu|Add0~125 .lut_mask = 64'h0000FF00000014D4;
defparam \alu|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N6
cyclonev_lcell_comb \clk_divider|Add0~1 (
// Equation(s):
// \clk_divider|Add0~1_sumout  = SUM(( \clk_divider|count_100hz [22] ) + ( GND ) + ( \clk_divider|Add0~86  ))
// \clk_divider|Add0~2  = CARRY(( \clk_divider|count_100hz [22] ) + ( GND ) + ( \clk_divider|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count_100hz [22]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~1_sumout ),
	.cout(\clk_divider|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~1 .extended_lut = "off";
defparam \clk_divider|Add0~1 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N48
cyclonev_lcell_comb \clk_divider|Add0~5 (
// Equation(s):
// \clk_divider|Add0~5_sumout  = SUM(( \clk_divider|count_100hz [16] ) + ( GND ) + ( \clk_divider|Add0~10  ))
// \clk_divider|Add0~6  = CARRY(( \clk_divider|count_100hz [16] ) + ( GND ) + ( \clk_divider|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count_100hz [16]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~5_sumout ),
	.cout(\clk_divider|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~5 .extended_lut = "off";
defparam \clk_divider|Add0~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N45
cyclonev_lcell_comb \clk_divider|Add0~9 (
// Equation(s):
// \clk_divider|Add0~9_sumout  = SUM(( \clk_divider|count_100hz [15] ) + ( GND ) + ( \clk_divider|Add0~14  ))
// \clk_divider|Add0~10  = CARRY(( \clk_divider|count_100hz [15] ) + ( GND ) + ( \clk_divider|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count_100hz [15]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~9_sumout ),
	.cout(\clk_divider|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~9 .extended_lut = "off";
defparam \clk_divider|Add0~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N42
cyclonev_lcell_comb \clk_divider|Add0~13 (
// Equation(s):
// \clk_divider|Add0~13_sumout  = SUM(( \clk_divider|count_100hz [14] ) + ( GND ) + ( \clk_divider|Add0~66  ))
// \clk_divider|Add0~14  = CARRY(( \clk_divider|count_100hz [14] ) + ( GND ) + ( \clk_divider|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count_100hz [14]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~13_sumout ),
	.cout(\clk_divider|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~13 .extended_lut = "off";
defparam \clk_divider|Add0~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N24
cyclonev_lcell_comb \clk_divider|Add0~17 (
// Equation(s):
// \clk_divider|Add0~17_sumout  = SUM(( \clk_divider|count_100hz [8] ) + ( GND ) + ( \clk_divider|Add0~50  ))
// \clk_divider|Add0~18  = CARRY(( \clk_divider|count_100hz [8] ) + ( GND ) + ( \clk_divider|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count_100hz [8]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~17_sumout ),
	.cout(\clk_divider|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~17 .extended_lut = "off";
defparam \clk_divider|Add0~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N3
cyclonev_lcell_comb \clk_divider|Add0~21 (
// Equation(s):
// \clk_divider|Add0~21_sumout  = SUM(( \clk_divider|count_100hz [1] ) + ( GND ) + ( \clk_divider|Add0~34  ))
// \clk_divider|Add0~22  = CARRY(( \clk_divider|count_100hz [1] ) + ( GND ) + ( \clk_divider|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count_100hz [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~21_sumout ),
	.cout(\clk_divider|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~21 .extended_lut = "off";
defparam \clk_divider|Add0~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N6
cyclonev_lcell_comb \clk_divider|Add0~25 (
// Equation(s):
// \clk_divider|Add0~25_sumout  = SUM(( \clk_divider|count_100hz [2] ) + ( GND ) + ( \clk_divider|Add0~22  ))
// \clk_divider|Add0~26  = CARRY(( \clk_divider|count_100hz [2] ) + ( GND ) + ( \clk_divider|Add0~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count_100hz [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~25_sumout ),
	.cout(\clk_divider|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~25 .extended_lut = "off";
defparam \clk_divider|Add0~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N9
cyclonev_lcell_comb \clk_divider|Add0~29 (
// Equation(s):
// \clk_divider|Add0~29_sumout  = SUM(( \clk_divider|count_100hz [3] ) + ( GND ) + ( \clk_divider|Add0~26  ))
// \clk_divider|Add0~30  = CARRY(( \clk_divider|count_100hz [3] ) + ( GND ) + ( \clk_divider|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count_100hz [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~29_sumout ),
	.cout(\clk_divider|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~29 .extended_lut = "off";
defparam \clk_divider|Add0~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N0
cyclonev_lcell_comb \clk_divider|Add0~33 (
// Equation(s):
// \clk_divider|Add0~33_sumout  = SUM(( \clk_divider|count_100hz [0] ) + ( VCC ) + ( !VCC ))
// \clk_divider|Add0~34  = CARRY(( \clk_divider|count_100hz [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count_100hz [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~33_sumout ),
	.cout(\clk_divider|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~33 .extended_lut = "off";
defparam \clk_divider|Add0~33 .lut_mask = 64'h00000000000000FF;
defparam \clk_divider|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N12
cyclonev_lcell_comb \clk_divider|Add0~37 (
// Equation(s):
// \clk_divider|Add0~37_sumout  = SUM(( \clk_divider|count_100hz [4] ) + ( GND ) + ( \clk_divider|Add0~30  ))
// \clk_divider|Add0~38  = CARRY(( \clk_divider|count_100hz [4] ) + ( GND ) + ( \clk_divider|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count_100hz [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~37_sumout ),
	.cout(\clk_divider|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~37 .extended_lut = "off";
defparam \clk_divider|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N27
cyclonev_lcell_comb \clk_divider|Add0~41 (
// Equation(s):
// \clk_divider|Add0~41_sumout  = SUM(( \clk_divider|count_100hz [9] ) + ( GND ) + ( \clk_divider|Add0~18  ))
// \clk_divider|Add0~42  = CARRY(( \clk_divider|count_100hz [9] ) + ( GND ) + ( \clk_divider|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count_100hz [9]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~41_sumout ),
	.cout(\clk_divider|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~41 .extended_lut = "off";
defparam \clk_divider|Add0~41 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N15
cyclonev_lcell_comb \clk_divider|Add0~45 (
// Equation(s):
// \clk_divider|Add0~45_sumout  = SUM(( \clk_divider|count_100hz [5] ) + ( GND ) + ( \clk_divider|Add0~38  ))
// \clk_divider|Add0~46  = CARRY(( \clk_divider|count_100hz [5] ) + ( GND ) + ( \clk_divider|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count_100hz [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~45_sumout ),
	.cout(\clk_divider|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~45 .extended_lut = "off";
defparam \clk_divider|Add0~45 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N21
cyclonev_lcell_comb \clk_divider|Add0~49 (
// Equation(s):
// \clk_divider|Add0~49_sumout  = SUM(( \clk_divider|count_100hz [7] ) + ( GND ) + ( \clk_divider|Add0~54  ))
// \clk_divider|Add0~50  = CARRY(( \clk_divider|count_100hz [7] ) + ( GND ) + ( \clk_divider|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count_100hz [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~49_sumout ),
	.cout(\clk_divider|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~49 .extended_lut = "off";
defparam \clk_divider|Add0~49 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N18
cyclonev_lcell_comb \clk_divider|Add0~53 (
// Equation(s):
// \clk_divider|Add0~53_sumout  = SUM(( \clk_divider|count_100hz [6] ) + ( GND ) + ( \clk_divider|Add0~46  ))
// \clk_divider|Add0~54  = CARRY(( \clk_divider|count_100hz [6] ) + ( GND ) + ( \clk_divider|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count_100hz [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~53_sumout ),
	.cout(\clk_divider|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~53 .extended_lut = "off";
defparam \clk_divider|Add0~53 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N30
cyclonev_lcell_comb \clk_divider|Add0~57 (
// Equation(s):
// \clk_divider|Add0~57_sumout  = SUM(( \clk_divider|count_100hz [10] ) + ( GND ) + ( \clk_divider|Add0~42  ))
// \clk_divider|Add0~58  = CARRY(( \clk_divider|count_100hz [10] ) + ( GND ) + ( \clk_divider|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count_100hz [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~57_sumout ),
	.cout(\clk_divider|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~57 .extended_lut = "off";
defparam \clk_divider|Add0~57 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N33
cyclonev_lcell_comb \clk_divider|Add0~61 (
// Equation(s):
// \clk_divider|Add0~61_sumout  = SUM(( \clk_divider|count_100hz [11] ) + ( GND ) + ( \clk_divider|Add0~58  ))
// \clk_divider|Add0~62  = CARRY(( \clk_divider|count_100hz [11] ) + ( GND ) + ( \clk_divider|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count_100hz [11]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~61_sumout ),
	.cout(\clk_divider|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~61 .extended_lut = "off";
defparam \clk_divider|Add0~61 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N39
cyclonev_lcell_comb \clk_divider|Add0~65 (
// Equation(s):
// \clk_divider|Add0~65_sumout  = SUM(( \clk_divider|count_100hz [13] ) + ( GND ) + ( \clk_divider|Add0~70  ))
// \clk_divider|Add0~66  = CARRY(( \clk_divider|count_100hz [13] ) + ( GND ) + ( \clk_divider|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count_100hz [13]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~65_sumout ),
	.cout(\clk_divider|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~65 .extended_lut = "off";
defparam \clk_divider|Add0~65 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N36
cyclonev_lcell_comb \clk_divider|Add0~69 (
// Equation(s):
// \clk_divider|Add0~69_sumout  = SUM(( \clk_divider|count_100hz [12] ) + ( GND ) + ( \clk_divider|Add0~62  ))
// \clk_divider|Add0~70  = CARRY(( \clk_divider|count_100hz [12] ) + ( GND ) + ( \clk_divider|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count_100hz [12]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~69_sumout ),
	.cout(\clk_divider|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~69 .extended_lut = "off";
defparam \clk_divider|Add0~69 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N51
cyclonev_lcell_comb \clk_divider|Add0~73 (
// Equation(s):
// \clk_divider|Add0~73_sumout  = SUM(( \clk_divider|count_100hz [17] ) + ( GND ) + ( \clk_divider|Add0~6  ))
// \clk_divider|Add0~74  = CARRY(( \clk_divider|count_100hz [17] ) + ( GND ) + ( \clk_divider|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count_100hz [17]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~73_sumout ),
	.cout(\clk_divider|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~73 .extended_lut = "off";
defparam \clk_divider|Add0~73 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N54
cyclonev_lcell_comb \clk_divider|Add0~77 (
// Equation(s):
// \clk_divider|Add0~77_sumout  = SUM(( \clk_divider|count_100hz [18] ) + ( GND ) + ( \clk_divider|Add0~74  ))
// \clk_divider|Add0~78  = CARRY(( \clk_divider|count_100hz [18] ) + ( GND ) + ( \clk_divider|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count_100hz [18]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~77_sumout ),
	.cout(\clk_divider|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~77 .extended_lut = "off";
defparam \clk_divider|Add0~77 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y3_N57
cyclonev_lcell_comb \clk_divider|Add0~81 (
// Equation(s):
// \clk_divider|Add0~81_sumout  = SUM(( \clk_divider|count_100hz [19] ) + ( GND ) + ( \clk_divider|Add0~78  ))
// \clk_divider|Add0~82  = CARRY(( \clk_divider|count_100hz [19] ) + ( GND ) + ( \clk_divider|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count_100hz [19]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~81_sumout ),
	.cout(\clk_divider|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~81 .extended_lut = "off";
defparam \clk_divider|Add0~81 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N3
cyclonev_lcell_comb \clk_divider|Add0~85 (
// Equation(s):
// \clk_divider|Add0~85_sumout  = SUM(( \clk_divider|count_100hz [21] ) + ( GND ) + ( \clk_divider|Add0~90  ))
// \clk_divider|Add0~86  = CARRY(( \clk_divider|count_100hz [21] ) + ( GND ) + ( \clk_divider|Add0~90  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count_100hz [21]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~85_sumout ),
	.cout(\clk_divider|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~85 .extended_lut = "off";
defparam \clk_divider|Add0~85 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N0
cyclonev_lcell_comb \clk_divider|Add0~89 (
// Equation(s):
// \clk_divider|Add0~89_sumout  = SUM(( \clk_divider|count_100hz [20] ) + ( GND ) + ( \clk_divider|Add0~82  ))
// \clk_divider|Add0~90  = CARRY(( \clk_divider|count_100hz [20] ) + ( GND ) + ( \clk_divider|Add0~82  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count_100hz [20]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~89_sumout ),
	.cout(\clk_divider|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~89 .extended_lut = "off";
defparam \clk_divider|Add0~89 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N9
cyclonev_lcell_comb \clk_divider|Add0~93 (
// Equation(s):
// \clk_divider|Add0~93_sumout  = SUM(( \clk_divider|count_100hz [23] ) + ( GND ) + ( \clk_divider|Add0~2  ))
// \clk_divider|Add0~94  = CARRY(( \clk_divider|count_100hz [23] ) + ( GND ) + ( \clk_divider|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count_100hz [23]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~93_sumout ),
	.cout(\clk_divider|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~93 .extended_lut = "off";
defparam \clk_divider|Add0~93 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N21
cyclonev_lcell_comb \clk_divider|Add0~97 (
// Equation(s):
// \clk_divider|Add0~97_sumout  = SUM(( \clk_divider|count_100hz [27] ) + ( GND ) + ( \clk_divider|Add0~122  ))
// \clk_divider|Add0~98  = CARRY(( \clk_divider|count_100hz [27] ) + ( GND ) + ( \clk_divider|Add0~122  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count_100hz [27]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~97_sumout ),
	.cout(\clk_divider|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~97 .extended_lut = "off";
defparam \clk_divider|Add0~97 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N24
cyclonev_lcell_comb \clk_divider|Add0~101 (
// Equation(s):
// \clk_divider|Add0~101_sumout  = SUM(( \clk_divider|count_100hz [28] ) + ( GND ) + ( \clk_divider|Add0~98  ))
// \clk_divider|Add0~102  = CARRY(( \clk_divider|count_100hz [28] ) + ( GND ) + ( \clk_divider|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count_100hz [28]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~101_sumout ),
	.cout(\clk_divider|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~101 .extended_lut = "off";
defparam \clk_divider|Add0~101 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N12
cyclonev_lcell_comb \clk_divider|Add0~105 (
// Equation(s):
// \clk_divider|Add0~105_sumout  = SUM(( \clk_divider|count_100hz [24] ) + ( GND ) + ( \clk_divider|Add0~94  ))
// \clk_divider|Add0~106  = CARRY(( \clk_divider|count_100hz [24] ) + ( GND ) + ( \clk_divider|Add0~94  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count_100hz [24]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~105_sumout ),
	.cout(\clk_divider|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~105 .extended_lut = "off";
defparam \clk_divider|Add0~105 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N27
cyclonev_lcell_comb \clk_divider|Add0~109 (
// Equation(s):
// \clk_divider|Add0~109_sumout  = SUM(( \clk_divider|count_100hz [29] ) + ( GND ) + ( \clk_divider|Add0~102  ))
// \clk_divider|Add0~110  = CARRY(( \clk_divider|count_100hz [29] ) + ( GND ) + ( \clk_divider|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count_100hz [29]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~109_sumout ),
	.cout(\clk_divider|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~109 .extended_lut = "off";
defparam \clk_divider|Add0~109 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N33
cyclonev_lcell_comb \clk_divider|Add0~113 (
// Equation(s):
// \clk_divider|Add0~113_sumout  = SUM(( \clk_divider|count_100hz [31] ) + ( GND ) + ( \clk_divider|Add0~118  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count_100hz [31]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~113_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~113 .extended_lut = "off";
defparam \clk_divider|Add0~113 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N30
cyclonev_lcell_comb \clk_divider|Add0~117 (
// Equation(s):
// \clk_divider|Add0~117_sumout  = SUM(( \clk_divider|count_100hz [30] ) + ( GND ) + ( \clk_divider|Add0~110  ))
// \clk_divider|Add0~118  = CARRY(( \clk_divider|count_100hz [30] ) + ( GND ) + ( \clk_divider|Add0~110  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count_100hz [30]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~117_sumout ),
	.cout(\clk_divider|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~117 .extended_lut = "off";
defparam \clk_divider|Add0~117 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N18
cyclonev_lcell_comb \clk_divider|Add0~121 (
// Equation(s):
// \clk_divider|Add0~121_sumout  = SUM(( \clk_divider|count_100hz [26] ) + ( GND ) + ( \clk_divider|Add0~126  ))
// \clk_divider|Add0~122  = CARRY(( \clk_divider|count_100hz [26] ) + ( GND ) + ( \clk_divider|Add0~126  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count_100hz [26]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~126 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~121_sumout ),
	.cout(\clk_divider|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~121 .extended_lut = "off";
defparam \clk_divider|Add0~121 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N15
cyclonev_lcell_comb \clk_divider|Add0~125 (
// Equation(s):
// \clk_divider|Add0~125_sumout  = SUM(( \clk_divider|count_100hz [25] ) + ( GND ) + ( \clk_divider|Add0~106  ))
// \clk_divider|Add0~126  = CARRY(( \clk_divider|count_100hz [25] ) + ( GND ) + ( \clk_divider|Add0~106  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\clk_divider|count_100hz [25]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\clk_divider|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\clk_divider|Add0~125_sumout ),
	.cout(\clk_divider|Add0~126 ),
	.shareout());
// synopsys translate_off
defparam \clk_divider|Add0~125 .extended_lut = "off";
defparam \clk_divider|Add0~125 .lut_mask = 64'h0000FFFF000000FF;
defparam \clk_divider|Add0~125 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N55
dffeas \pc|dataOut[13] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\pc_mux|out[13]~16_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pc|dataOut[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [13]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[13] .is_wysiwyg = "true";
defparam \pc|dataOut[13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N1
dffeas \pc|dataOut[31] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\pc_mux|out[31]~18_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pc|dataOut[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [31]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[31] .is_wysiwyg = "true";
defparam \pc|dataOut[31] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N38
dffeas \pc|dataOut[15] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\pc_mux|out[15]~20_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pc|dataOut[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [15]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[15] .is_wysiwyg = "true";
defparam \pc|dataOut[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N1
dffeas \pc|dataOut[21] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\pc_mux|out[21]~26_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pc|dataOut[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [21]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[21] .is_wysiwyg = "true";
defparam \pc|dataOut[21] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y21_N7
dffeas \pc|dataOut[23] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\pc_mux|out[23]~28_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pc|dataOut[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [23]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[23] .is_wysiwyg = "true";
defparam \pc|dataOut[23] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N26
dffeas \pc|dataOut[27] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\pc_mux|out[27]~40_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pc|dataOut[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [27]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[27] .is_wysiwyg = "true";
defparam \pc|dataOut[27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N51
cyclonev_lcell_comb \pc_plus_4_plus_imm_adder|Add0~45 (
// Equation(s):
// \pc_plus_4_plus_imm_adder|Add0~45_sumout  = SUM(( \pc_plus_4_adder|Add0~45_sumout  ) + ( (((\instMem|data~111_combout ) # (\pc|dataOut [12])) # (\pc|dataOut [10])) # (\pc|dataOut [11]) ) + ( \pc_plus_4_plus_imm_adder|Add0~98  ))
// \pc_plus_4_plus_imm_adder|Add0~46  = CARRY(( \pc_plus_4_adder|Add0~45_sumout  ) + ( (((\instMem|data~111_combout ) # (\pc|dataOut [12])) # (\pc|dataOut [10])) # (\pc|dataOut [11]) ) + ( \pc_plus_4_plus_imm_adder|Add0~98  ))

	.dataa(!\pc|dataOut [11]),
	.datab(!\pc|dataOut [10]),
	.datac(!\pc|dataOut [12]),
	.datad(!\pc_plus_4_adder|Add0~45_sumout ),
	.datae(gnd),
	.dataf(!\instMem|data~111_combout ),
	.datag(gnd),
	.cin(\pc_plus_4_plus_imm_adder|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_plus_imm_adder|Add0~45_sumout ),
	.cout(\pc_plus_4_plus_imm_adder|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_plus_imm_adder|Add0~45 .extended_lut = "off";
defparam \pc_plus_4_plus_imm_adder|Add0~45 .lut_mask = 64'h00008000000000FF;
defparam \pc_plus_4_plus_imm_adder|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N33
cyclonev_lcell_comb \pc_plus_4_plus_imm_adder|Add0~49 (
// Equation(s):
// \pc_plus_4_plus_imm_adder|Add0~49_sumout  = SUM(( \pc_plus_4_adder|Add0~49_sumout  ) + ( (((\instMem|data~110_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [11])) # (\pc|dataOut [12]) ) + ( \pc_plus_4_plus_imm_adder|Add0~2  ))
// \pc_plus_4_plus_imm_adder|Add0~50  = CARRY(( \pc_plus_4_adder|Add0~49_sumout  ) + ( (((\instMem|data~110_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [11])) # (\pc|dataOut [12]) ) + ( \pc_plus_4_plus_imm_adder|Add0~2  ))

	.dataa(!\pc|dataOut [12]),
	.datab(!\pc|dataOut [11]),
	.datac(!\pc|dataOut [10]),
	.datad(!\pc_plus_4_adder|Add0~49_sumout ),
	.datae(gnd),
	.dataf(!\instMem|data~110_combout ),
	.datag(gnd),
	.cin(\pc_plus_4_plus_imm_adder|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_plus_imm_adder|Add0~49_sumout ),
	.cout(\pc_plus_4_plus_imm_adder|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_plus_imm_adder|Add0~49 .extended_lut = "off";
defparam \pc_plus_4_plus_imm_adder|Add0~49 .lut_mask = 64'h00008000000000FF;
defparam \pc_plus_4_plus_imm_adder|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N57
cyclonev_lcell_comb \pc_plus_4_plus_imm_adder|Add0~53 (
// Equation(s):
// \pc_plus_4_plus_imm_adder|Add0~53_sumout  = SUM(( \pc_plus_4_adder|Add0~53_sumout  ) + ( (((\instMem|data~111_combout ) # (\pc|dataOut [12])) # (\pc|dataOut [10])) # (\pc|dataOut [11]) ) + ( \pc_plus_4_plus_imm_adder|Add0~118  ))

	.dataa(!\pc|dataOut [11]),
	.datab(!\pc|dataOut [10]),
	.datac(!\pc|dataOut [12]),
	.datad(!\pc_plus_4_adder|Add0~53_sumout ),
	.datae(gnd),
	.dataf(!\instMem|data~111_combout ),
	.datag(gnd),
	.cin(\pc_plus_4_plus_imm_adder|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_plus_imm_adder|Add0~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_plus_imm_adder|Add0~53 .extended_lut = "off";
defparam \pc_plus_4_plus_imm_adder|Add0~53 .lut_mask = 64'h00008000000000FF;
defparam \pc_plus_4_plus_imm_adder|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N39
cyclonev_lcell_comb \pc_plus_4_plus_imm_adder|Add0~61 (
// Equation(s):
// \pc_plus_4_plus_imm_adder|Add0~61_sumout  = SUM(( \pc_plus_4_adder|Add0~61_sumout  ) + ( (!\pc|dataOut [12] & (!\pc|dataOut [11] & (!\pc|dataOut [10] & \instMem|data~50_combout ))) ) + ( \pc_plus_4_plus_imm_adder|Add0~58  ))
// \pc_plus_4_plus_imm_adder|Add0~62  = CARRY(( \pc_plus_4_adder|Add0~61_sumout  ) + ( (!\pc|dataOut [12] & (!\pc|dataOut [11] & (!\pc|dataOut [10] & \instMem|data~50_combout ))) ) + ( \pc_plus_4_plus_imm_adder|Add0~58  ))

	.dataa(!\pc|dataOut [12]),
	.datab(!\pc|dataOut [11]),
	.datac(!\pc|dataOut [10]),
	.datad(!\pc_plus_4_adder|Add0~61_sumout ),
	.datae(gnd),
	.dataf(!\instMem|data~50_combout ),
	.datag(gnd),
	.cin(\pc_plus_4_plus_imm_adder|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_plus_imm_adder|Add0~61_sumout ),
	.cout(\pc_plus_4_plus_imm_adder|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_plus_imm_adder|Add0~61 .extended_lut = "off";
defparam \pc_plus_4_plus_imm_adder|Add0~61 .lut_mask = 64'h0000FF7F000000FF;
defparam \pc_plus_4_plus_imm_adder|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N54
cyclonev_lcell_comb \pc_plus_4_plus_imm_adder|Add0~81 (
// Equation(s):
// \pc_plus_4_plus_imm_adder|Add0~81_sumout  = SUM(( \pc_plus_4_adder|Add0~81_sumout  ) + ( (((\instMem|data~111_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \pc_plus_4_plus_imm_adder|Add0~78  ))
// \pc_plus_4_plus_imm_adder|Add0~82  = CARRY(( \pc_plus_4_adder|Add0~81_sumout  ) + ( (((\instMem|data~111_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \pc_plus_4_plus_imm_adder|Add0~78  ))

	.dataa(!\pc|dataOut [12]),
	.datab(!\pc|dataOut [10]),
	.datac(!\pc|dataOut [11]),
	.datad(!\pc_plus_4_adder|Add0~81_sumout ),
	.datae(gnd),
	.dataf(!\instMem|data~111_combout ),
	.datag(gnd),
	.cin(\pc_plus_4_plus_imm_adder|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_plus_imm_adder|Add0~81_sumout ),
	.cout(\pc_plus_4_plus_imm_adder|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_plus_imm_adder|Add0~81 .extended_lut = "off";
defparam \pc_plus_4_plus_imm_adder|Add0~81 .lut_mask = 64'h00008000000000FF;
defparam \pc_plus_4_plus_imm_adder|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N57
cyclonev_lcell_comb \pc_plus_4_plus_imm_adder|Add0~85 (
// Equation(s):
// \pc_plus_4_plus_imm_adder|Add0~85_sumout  = SUM(( \pc_plus_4_adder|Add0~85_sumout  ) + ( (((\instMem|data~111_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \pc_plus_4_plus_imm_adder|Add0~82  ))
// \pc_plus_4_plus_imm_adder|Add0~86  = CARRY(( \pc_plus_4_adder|Add0~85_sumout  ) + ( (((\instMem|data~111_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \pc_plus_4_plus_imm_adder|Add0~82  ))

	.dataa(!\pc|dataOut [12]),
	.datab(!\pc|dataOut [10]),
	.datac(!\pc|dataOut [11]),
	.datad(!\pc_plus_4_adder|Add0~85_sumout ),
	.datae(gnd),
	.dataf(!\instMem|data~111_combout ),
	.datag(gnd),
	.cin(\pc_plus_4_plus_imm_adder|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_plus_imm_adder|Add0~85_sumout ),
	.cout(\pc_plus_4_plus_imm_adder|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_plus_imm_adder|Add0~85 .extended_lut = "off";
defparam \pc_plus_4_plus_imm_adder|Add0~85 .lut_mask = 64'h00008000000000FF;
defparam \pc_plus_4_plus_imm_adder|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N33
cyclonev_lcell_comb \pc_plus_4_plus_imm_adder|Add0~89 (
// Equation(s):
// \pc_plus_4_plus_imm_adder|Add0~89_sumout  = SUM(( \pc_plus_4_adder|Add0~89_sumout  ) + ( (((\instMem|data~111_combout ) # (\pc|dataOut [12])) # (\pc|dataOut [10])) # (\pc|dataOut [11]) ) + ( \pc_plus_4_plus_imm_adder|Add0~94  ))
// \pc_plus_4_plus_imm_adder|Add0~90  = CARRY(( \pc_plus_4_adder|Add0~89_sumout  ) + ( (((\instMem|data~111_combout ) # (\pc|dataOut [12])) # (\pc|dataOut [10])) # (\pc|dataOut [11]) ) + ( \pc_plus_4_plus_imm_adder|Add0~94  ))

	.dataa(!\pc|dataOut [11]),
	.datab(!\pc|dataOut [10]),
	.datac(!\pc|dataOut [12]),
	.datad(!\pc_plus_4_adder|Add0~89_sumout ),
	.datae(gnd),
	.dataf(!\instMem|data~111_combout ),
	.datag(gnd),
	.cin(\pc_plus_4_plus_imm_adder|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_plus_imm_adder|Add0~89_sumout ),
	.cout(\pc_plus_4_plus_imm_adder|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_plus_imm_adder|Add0~89 .extended_lut = "off";
defparam \pc_plus_4_plus_imm_adder|Add0~89 .lut_mask = 64'h00008000000000FF;
defparam \pc_plus_4_plus_imm_adder|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N36
cyclonev_lcell_comb \pc_plus_4_plus_imm_adder|Add0~101 (
// Equation(s):
// \pc_plus_4_plus_imm_adder|Add0~101_sumout  = SUM(( \pc_plus_4_adder|Add0~101_sumout  ) + ( (((\instMem|data~111_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [12])) # (\pc|dataOut [11]) ) + ( \pc_plus_4_plus_imm_adder|Add0~90  ))
// \pc_plus_4_plus_imm_adder|Add0~102  = CARRY(( \pc_plus_4_adder|Add0~101_sumout  ) + ( (((\instMem|data~111_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [12])) # (\pc|dataOut [11]) ) + ( \pc_plus_4_plus_imm_adder|Add0~90  ))

	.dataa(!\pc|dataOut [11]),
	.datab(!\pc|dataOut [12]),
	.datac(!\pc|dataOut [10]),
	.datad(!\pc_plus_4_adder|Add0~101_sumout ),
	.datae(gnd),
	.dataf(!\instMem|data~111_combout ),
	.datag(gnd),
	.cin(\pc_plus_4_plus_imm_adder|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_plus_imm_adder|Add0~101_sumout ),
	.cout(\pc_plus_4_plus_imm_adder|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_plus_imm_adder|Add0~101 .extended_lut = "off";
defparam \pc_plus_4_plus_imm_adder|Add0~101 .lut_mask = 64'h00008000000000FF;
defparam \pc_plus_4_plus_imm_adder|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N42
cyclonev_lcell_comb \pc_plus_4_plus_imm_adder|Add0~109 (
// Equation(s):
// \pc_plus_4_plus_imm_adder|Add0~109_sumout  = SUM(( \pc_plus_4_adder|Add0~109_sumout  ) + ( (((\instMem|data~111_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [12])) # (\pc|dataOut [11]) ) + ( \pc_plus_4_plus_imm_adder|Add0~106  ))
// \pc_plus_4_plus_imm_adder|Add0~110  = CARRY(( \pc_plus_4_adder|Add0~109_sumout  ) + ( (((\instMem|data~111_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [12])) # (\pc|dataOut [11]) ) + ( \pc_plus_4_plus_imm_adder|Add0~106  ))

	.dataa(!\pc|dataOut [11]),
	.datab(!\pc|dataOut [12]),
	.datac(!\pc|dataOut [10]),
	.datad(!\pc_plus_4_adder|Add0~109_sumout ),
	.datae(gnd),
	.dataf(!\instMem|data~111_combout ),
	.datag(gnd),
	.cin(\pc_plus_4_plus_imm_adder|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_plus_imm_adder|Add0~109_sumout ),
	.cout(\pc_plus_4_plus_imm_adder|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_plus_imm_adder|Add0~109 .extended_lut = "off";
defparam \pc_plus_4_plus_imm_adder|Add0~109 .lut_mask = 64'h00008000000000FF;
defparam \pc_plus_4_plus_imm_adder|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N45
cyclonev_lcell_comb \pc_plus_4_plus_imm_adder|Add0~113 (
// Equation(s):
// \pc_plus_4_plus_imm_adder|Add0~113_sumout  = SUM(( \pc_plus_4_adder|Add0~113_sumout  ) + ( (((\instMem|data~111_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [12])) # (\pc|dataOut [11]) ) + ( \pc_plus_4_plus_imm_adder|Add0~110  ))
// \pc_plus_4_plus_imm_adder|Add0~114  = CARRY(( \pc_plus_4_adder|Add0~113_sumout  ) + ( (((\instMem|data~111_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [12])) # (\pc|dataOut [11]) ) + ( \pc_plus_4_plus_imm_adder|Add0~110  ))

	.dataa(!\pc|dataOut [11]),
	.datab(!\pc|dataOut [12]),
	.datac(!\pc|dataOut [10]),
	.datad(!\pc_plus_4_adder|Add0~113_sumout ),
	.datae(gnd),
	.dataf(!\instMem|data~111_combout ),
	.datag(gnd),
	.cin(\pc_plus_4_plus_imm_adder|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_plus_imm_adder|Add0~113_sumout ),
	.cout(\pc_plus_4_plus_imm_adder|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_plus_imm_adder|Add0~113 .extended_lut = "off";
defparam \pc_plus_4_plus_imm_adder|Add0~113 .lut_mask = 64'h00008000000000FF;
defparam \pc_plus_4_plus_imm_adder|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N54
cyclonev_lcell_comb \pc_plus_4_plus_imm_adder|Add0~117 (
// Equation(s):
// \pc_plus_4_plus_imm_adder|Add0~117_sumout  = SUM(( \pc_plus_4_adder|Add0~117_sumout  ) + ( (((\instMem|data~111_combout ) # (\pc|dataOut [12])) # (\pc|dataOut [10])) # (\pc|dataOut [11]) ) + ( \pc_plus_4_plus_imm_adder|Add0~46  ))
// \pc_plus_4_plus_imm_adder|Add0~118  = CARRY(( \pc_plus_4_adder|Add0~117_sumout  ) + ( (((\instMem|data~111_combout ) # (\pc|dataOut [12])) # (\pc|dataOut [10])) # (\pc|dataOut [11]) ) + ( \pc_plus_4_plus_imm_adder|Add0~46  ))

	.dataa(!\pc|dataOut [11]),
	.datab(!\pc|dataOut [10]),
	.datac(!\pc|dataOut [12]),
	.datad(!\pc_plus_4_adder|Add0~117_sumout ),
	.datae(gnd),
	.dataf(!\instMem|data~111_combout ),
	.datag(gnd),
	.cin(\pc_plus_4_plus_imm_adder|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_plus_imm_adder|Add0~117_sumout ),
	.cout(\pc_plus_4_plus_imm_adder|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_plus_imm_adder|Add0~117 .extended_lut = "off";
defparam \pc_plus_4_plus_imm_adder|Add0~117 .lut_mask = 64'h00008000000000FF;
defparam \pc_plus_4_plus_imm_adder|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y24_N29
dffeas \reg_file|data[4][0] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[0]~6_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[4][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[4][0] .is_wysiwyg = "true";
defparam \reg_file|data[4][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N36
cyclonev_lcell_comb \instMem|data~13 (
// Equation(s):
// \instMem|data~13_combout  = ( \pc|dataOut [6] & ( \pc|dataOut [3] & ( (!\pc|dataOut [5] & (!\pc|dataOut [2] & (!\pc|dataOut [4] & \pc|dataOut [7]))) # (\pc|dataOut [5] & (((\pc|dataOut [4] & !\pc|dataOut [7])))) ) ) ) # ( !\pc|dataOut [6] & ( \pc|dataOut 
// [3] & ( (!\pc|dataOut [2] & (\pc|dataOut [4] & (!\pc|dataOut [5] $ (!\pc|dataOut [7])))) # (\pc|dataOut [2] & (((!\pc|dataOut [5] & \pc|dataOut [7])) # (\pc|dataOut [4]))) ) ) ) # ( \pc|dataOut [6] & ( !\pc|dataOut [3] & ( (!\pc|dataOut [2] & 
// ((!\pc|dataOut [5] & (!\pc|dataOut [4])) # (\pc|dataOut [5] & (\pc|dataOut [4] & !\pc|dataOut [7])))) ) ) ) # ( !\pc|dataOut [6] & ( !\pc|dataOut [3] & ( (!\pc|dataOut [7] & (\pc|dataOut [4] & (!\pc|dataOut [2] $ (!\pc|dataOut [5])))) # (\pc|dataOut [7] & 
// (\pc|dataOut [2] & (!\pc|dataOut [5] $ (!\pc|dataOut [4])))) ) ) )

	.dataa(!\pc|dataOut [2]),
	.datab(!\pc|dataOut [5]),
	.datac(!\pc|dataOut [4]),
	.datad(!\pc|dataOut [7]),
	.datae(!\pc|dataOut [6]),
	.dataf(!\pc|dataOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~13 .extended_lut = "off";
defparam \instMem|data~13 .lut_mask = 64'h06148280074D0380;
defparam \instMem|data~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N24
cyclonev_lcell_comb \instMem|data~30 (
// Equation(s):
// \instMem|data~30_combout  = ( \pc|dataOut [7] & ( \pc|dataOut [5] & ( (!\pc|dataOut [4]) # (\pc|dataOut [6]) ) ) ) # ( !\pc|dataOut [7] & ( \pc|dataOut [5] & ( (\pc|dataOut [6]) # (\pc|dataOut [4]) ) ) ) # ( \pc|dataOut [7] & ( !\pc|dataOut [5] & ( 
// (!\pc|dataOut [4] & !\pc|dataOut [6]) ) ) ) # ( !\pc|dataOut [7] & ( !\pc|dataOut [5] & ( !\pc|dataOut [6] ) ) )

	.dataa(!\pc|dataOut [4]),
	.datab(gnd),
	.datac(!\pc|dataOut [6]),
	.datad(gnd),
	.datae(!\pc|dataOut [7]),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~30 .extended_lut = "off";
defparam \instMem|data~30 .lut_mask = 64'hF0F0A0A05F5FAFAF;
defparam \instMem|data~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y20_N29
dffeas \reg_file|data[5][0] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[0]~6_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[5][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[5][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[5][0] .is_wysiwyg = "true";
defparam \reg_file|data[5][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N12
cyclonev_lcell_comb \reg_file|Mux63~1 (
// Equation(s):
// \reg_file|Mux63~1_combout  = ( \reg_file|data[1][0]~q  & ( \reg_file|data[9][0]~q  & ( (!\controller|rs2[2]~0_combout ) # ((!\controller|rs2[3]~1_combout  & (\reg_file|data[5][0]~q )) # (\controller|rs2[3]~1_combout  & ((\reg_file|data[13][0]~q )))) ) ) ) 
// # ( !\reg_file|data[1][0]~q  & ( \reg_file|data[9][0]~q  & ( (!\controller|rs2[3]~1_combout  & (\reg_file|data[5][0]~q  & ((\controller|rs2[2]~0_combout )))) # (\controller|rs2[3]~1_combout  & (((!\controller|rs2[2]~0_combout ) # (\reg_file|data[13][0]~q 
// )))) ) ) ) # ( \reg_file|data[1][0]~q  & ( !\reg_file|data[9][0]~q  & ( (!\controller|rs2[3]~1_combout  & (((!\controller|rs2[2]~0_combout )) # (\reg_file|data[5][0]~q ))) # (\controller|rs2[3]~1_combout  & (((\reg_file|data[13][0]~q  & 
// \controller|rs2[2]~0_combout )))) ) ) ) # ( !\reg_file|data[1][0]~q  & ( !\reg_file|data[9][0]~q  & ( (\controller|rs2[2]~0_combout  & ((!\controller|rs2[3]~1_combout  & (\reg_file|data[5][0]~q )) # (\controller|rs2[3]~1_combout  & 
// ((\reg_file|data[13][0]~q ))))) ) ) )

	.dataa(!\reg_file|data[5][0]~q ),
	.datab(!\reg_file|data[13][0]~q ),
	.datac(!\controller|rs2[3]~1_combout ),
	.datad(!\controller|rs2[2]~0_combout ),
	.datae(!\reg_file|data[1][0]~q ),
	.dataf(!\reg_file|data[9][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux63~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux63~1 .extended_lut = "off";
defparam \reg_file|Mux63~1 .lut_mask = 64'h0053F0530F53FF53;
defparam \reg_file|Mux63~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N21
cyclonev_lcell_comb \instMem|data~38 (
// Equation(s):
// \instMem|data~38_combout  = ( \pc|dataOut [6] & ( \pc|dataOut [5] & ( (!\pc|dataOut [4] & (!\pc|dataOut [2] & (!\pc|dataOut [3] $ (\pc|dataOut [7])))) # (\pc|dataOut [4] & (\pc|dataOut [7] & (!\pc|dataOut [2] $ (!\pc|dataOut [3])))) ) ) ) # ( !\pc|dataOut 
// [6] & ( \pc|dataOut [5] & ( ((!\pc|dataOut [3] & ((!\pc|dataOut [2]) # (\pc|dataOut [4])))) # (\pc|dataOut [7]) ) ) ) # ( \pc|dataOut [6] & ( !\pc|dataOut [5] & ( (\pc|dataOut [7] & ((!\pc|dataOut [4] & (!\pc|dataOut [2] & \pc|dataOut [3])) # (\pc|dataOut 
// [4] & (\pc|dataOut [2] & !\pc|dataOut [3])))) ) ) ) # ( !\pc|dataOut [6] & ( !\pc|dataOut [5] & ( (!\pc|dataOut [2] & (\pc|dataOut [7] & ((\pc|dataOut [3]) # (\pc|dataOut [4])))) # (\pc|dataOut [2] & ((!\pc|dataOut [4] $ (!\pc|dataOut [3])) # (\pc|dataOut 
// [7]))) ) ) )

	.dataa(!\pc|dataOut [4]),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [7]),
	.datae(!\pc|dataOut [6]),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~38 .extended_lut = "off";
defparam \instMem|data~38 .lut_mask = 64'h127F0018D0FF801C;
defparam \instMem|data~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X41_Y3_N26
dffeas \clk_divider|c0 (
	.clk(\CLOCK_50~input_o ),
	.d(\clk_divider|c0~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\clk_divider|c0~q ),
	.prn(vcc));
// synopsys translate_off
defparam \clk_divider|c0 .is_wysiwyg = "true";
defparam \clk_divider|c0 .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N24
cyclonev_lcell_comb \instMem|data~53 (
// Equation(s):
// \instMem|data~53_combout  = ( \pc|dataOut [6] & ( \pc|dataOut [5] & ( (!\pc|dataOut [2] & (((\pc|dataOut [4] & \pc|dataOut [8])) # (\pc|dataOut [7]))) # (\pc|dataOut [2] & (!\pc|dataOut [4] & (!\pc|dataOut [8]))) ) ) ) # ( !\pc|dataOut [6] & ( \pc|dataOut 
// [5] & ( (!\pc|dataOut [2] & ((!\pc|dataOut [4] & (\pc|dataOut [8] & !\pc|dataOut [7])) # (\pc|dataOut [4] & ((\pc|dataOut [7]))))) ) ) ) # ( \pc|dataOut [6] & ( !\pc|dataOut [5] & ( (!\pc|dataOut [2] & (\pc|dataOut [8] & (!\pc|dataOut [4] $ (\pc|dataOut 
// [7])))) ) ) ) # ( !\pc|dataOut [6] & ( !\pc|dataOut [5] & ( (!\pc|dataOut [8] & (!\pc|dataOut [4] & ((!\pc|dataOut [7])))) # (\pc|dataOut [8] & (!\pc|dataOut [2] & ((!\pc|dataOut [4]) # (!\pc|dataOut [7])))) ) ) )

	.dataa(!\pc|dataOut [4]),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [8]),
	.datad(!\pc|dataOut [7]),
	.datae(!\pc|dataOut [6]),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~53 .extended_lut = "off";
defparam \instMem|data~53 .lut_mask = 64'hAC080804084424EC;
defparam \instMem|data~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N21
cyclonev_lcell_comb \instMem|data~60 (
// Equation(s):
// \instMem|data~60_combout  = ( !\pc|dataOut [7] & ( \pc|dataOut [3] & ( (\pc|dataOut [5] & (!\pc|dataOut [4] & !\pc|dataOut [8])) ) ) ) # ( !\pc|dataOut [7] & ( !\pc|dataOut [3] & ( (\pc|dataOut [5] & !\pc|dataOut [8]) ) ) )

	.dataa(gnd),
	.datab(!\pc|dataOut [5]),
	.datac(!\pc|dataOut [4]),
	.datad(!\pc|dataOut [8]),
	.datae(!\pc|dataOut [7]),
	.dataf(!\pc|dataOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~60_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~60 .extended_lut = "off";
defparam \instMem|data~60 .lut_mask = 64'h3300000030000000;
defparam \instMem|data~60 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N30
cyclonev_lcell_comb \instMem|data~72 (
// Equation(s):
// \instMem|data~72_combout  = ( \instMem|data~5_combout  & ( \instMem|data~71_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instMem|data~71_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instMem|data~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~72_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~72 .extended_lut = "off";
defparam \instMem|data~72 .lut_mask = 64'h000000000F0F0F0F;
defparam \instMem|data~72 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N51
cyclonev_lcell_comb \reg_file|Mux2~3 (
// Equation(s):
// \reg_file|Mux2~3_combout  = ( \controller|rs1[1]~2_combout  & ( \reg_file|data[14][29]~q  & ( (!\controller|rs1[0]~1_combout ) # (\reg_file|data[15][29]~q ) ) ) ) # ( !\controller|rs1[1]~2_combout  & ( \reg_file|data[14][29]~q  & ( 
// (!\controller|rs1[0]~1_combout  & ((\reg_file|data[12][29]~q ))) # (\controller|rs1[0]~1_combout  & (\reg_file|data[13][29]~q )) ) ) ) # ( \controller|rs1[1]~2_combout  & ( !\reg_file|data[14][29]~q  & ( (\controller|rs1[0]~1_combout  & 
// \reg_file|data[15][29]~q ) ) ) ) # ( !\controller|rs1[1]~2_combout  & ( !\reg_file|data[14][29]~q  & ( (!\controller|rs1[0]~1_combout  & ((\reg_file|data[12][29]~q ))) # (\controller|rs1[0]~1_combout  & (\reg_file|data[13][29]~q )) ) ) )

	.dataa(!\reg_file|data[13][29]~q ),
	.datab(!\controller|rs1[0]~1_combout ),
	.datac(!\reg_file|data[15][29]~q ),
	.datad(!\reg_file|data[12][29]~q ),
	.datae(!\controller|rs1[1]~2_combout ),
	.dataf(!\reg_file|data[14][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux2~3 .extended_lut = "off";
defparam \reg_file|Mux2~3 .lut_mask = 64'h11DD030311DDCFCF;
defparam \reg_file|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N3
cyclonev_lcell_comb \controller|WideOr5~2 (
// Equation(s):
// \controller|WideOr5~2_combout  = ( \instMem|data~4_combout  & ( (\instMem|data~5_combout  & (!\pc|dataOut [12] & (!\instMem|data~71_combout  $ (!\instMem|data~61_combout )))) ) ) # ( !\instMem|data~4_combout  & ( (\instMem|data~5_combout  & (!\pc|dataOut 
// [12] & (\instMem|data~71_combout  & \instMem|data~61_combout ))) ) )

	.dataa(!\instMem|data~5_combout ),
	.datab(!\pc|dataOut [12]),
	.datac(!\instMem|data~71_combout ),
	.datad(!\instMem|data~61_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr5~2 .extended_lut = "off";
defparam \controller|WideOr5~2 .lut_mask = 64'h0004000404400440;
defparam \controller|WideOr5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N0
cyclonev_lcell_comb \instMem|data~73 (
// Equation(s):
// \instMem|data~73_combout  = ( \instMem|data~61_combout  & ( \instMem|data~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instMem|data~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instMem|data~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~73 .extended_lut = "off";
defparam \instMem|data~73 .lut_mask = 64'h000000000F0F0F0F;
defparam \instMem|data~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N42
cyclonev_lcell_comb \instMem|data~74 (
// Equation(s):
// \instMem|data~74_combout  = ( \instMem|data~4_combout  & ( \instMem|data~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instMem|data~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instMem|data~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~74_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~74 .extended_lut = "off";
defparam \instMem|data~74 .lut_mask = 64'h000000000F0F0F0F;
defparam \instMem|data~74 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N48
cyclonev_lcell_comb \instMem|data~75 (
// Equation(s):
// \instMem|data~75_combout  = ( \instMem|data~5_combout  & ( \instMem|data~55_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instMem|data~55_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instMem|data~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~75_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~75 .extended_lut = "off";
defparam \instMem|data~75 .lut_mask = 64'h000000000F0F0F0F;
defparam \instMem|data~75 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N12
cyclonev_lcell_comb \controller|WideOr3~0 (
// Equation(s):
// \controller|WideOr3~0_combout  = ( \instMem|data~141_combout  & ( \instMem|data~75_combout  & ( (\instMem|data~74_combout  & (!\pc|dataOut [12] & (!\instMem|data~72_combout  $ (\instMem|data~73_combout )))) ) ) ) # ( !\instMem|data~141_combout  & ( 
// \instMem|data~75_combout  & ( (!\instMem|data~72_combout  & (!\instMem|data~74_combout  & !\pc|dataOut [12])) ) ) ) # ( \instMem|data~141_combout  & ( !\instMem|data~75_combout  & ( (!\pc|dataOut [12] & ((!\instMem|data~72_combout  & 
// ((\instMem|data~73_combout ))) # (\instMem|data~72_combout  & (\instMem|data~74_combout  & !\instMem|data~73_combout )))) ) ) ) # ( !\instMem|data~141_combout  & ( !\instMem|data~75_combout  & ( (\instMem|data~72_combout  & (!\instMem|data~74_combout  & 
// (!\instMem|data~73_combout  & !\pc|dataOut [12]))) ) ) )

	.dataa(!\instMem|data~72_combout ),
	.datab(!\instMem|data~74_combout ),
	.datac(!\instMem|data~73_combout ),
	.datad(!\pc|dataOut [12]),
	.datae(!\instMem|data~141_combout ),
	.dataf(!\instMem|data~75_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr3~0 .extended_lut = "off";
defparam \controller|WideOr3~0 .lut_mask = 64'h40001A0088002100;
defparam \controller|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N12
cyclonev_lcell_comb \controller|WideOr1~1 (
// Equation(s):
// \controller|WideOr1~1_combout  = ( \instMem|data~73_combout  & ( \instMem|data~72_combout  & ( (\instMem|data~141_combout  & (\instMem|data~75_combout  & (!\pc|dataOut [12] & \instMem|data~74_combout ))) ) ) ) # ( !\instMem|data~73_combout  & ( 
// \instMem|data~72_combout  & ( (!\pc|dataOut [12] & ((!\instMem|data~141_combout  & (\instMem|data~75_combout  & !\instMem|data~74_combout )) # (\instMem|data~141_combout  & (!\instMem|data~75_combout  & \instMem|data~74_combout )))) ) ) ) # ( 
// \instMem|data~73_combout  & ( !\instMem|data~72_combout  & ( (!\instMem|data~141_combout  & (!\pc|dataOut [12] & ((!\instMem|data~74_combout ) # (\instMem|data~75_combout )))) ) ) ) # ( !\instMem|data~73_combout  & ( !\instMem|data~72_combout  & ( 
// (!\instMem|data~141_combout  & (!\pc|dataOut [12] & (!\instMem|data~75_combout  $ (!\instMem|data~74_combout )))) ) ) )

	.dataa(!\instMem|data~141_combout ),
	.datab(!\instMem|data~75_combout ),
	.datac(!\pc|dataOut [12]),
	.datad(!\instMem|data~74_combout ),
	.datae(!\instMem|data~73_combout ),
	.dataf(!\instMem|data~72_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr1~1 .extended_lut = "off";
defparam \controller|WideOr1~1 .lut_mask = 64'h2080A02020400010;
defparam \controller|WideOr1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N45
cyclonev_lcell_comb \reg_file|Mux29~1 (
// Equation(s):
// \reg_file|Mux29~1_combout  = ( \controller|rs1[3]~4_combout  & ( \reg_file|data[5][2]~q  & ( (!\controller|rs1[2]~3_combout  & (\reg_file|data[9][2]~q )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[13][2]~q ))) ) ) ) # ( 
// !\controller|rs1[3]~4_combout  & ( \reg_file|data[5][2]~q  & ( (\controller|rs1[2]~3_combout ) # (\reg_file|data[1][2]~q ) ) ) ) # ( \controller|rs1[3]~4_combout  & ( !\reg_file|data[5][2]~q  & ( (!\controller|rs1[2]~3_combout  & (\reg_file|data[9][2]~q 
// )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[13][2]~q ))) ) ) ) # ( !\controller|rs1[3]~4_combout  & ( !\reg_file|data[5][2]~q  & ( (\reg_file|data[1][2]~q  & !\controller|rs1[2]~3_combout ) ) ) )

	.dataa(!\reg_file|data[1][2]~q ),
	.datab(!\reg_file|data[9][2]~q ),
	.datac(!\controller|rs1[2]~3_combout ),
	.datad(!\reg_file|data[13][2]~q ),
	.datae(!\controller|rs1[3]~4_combout ),
	.dataf(!\reg_file|data[5][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux29~1 .extended_lut = "off";
defparam \reg_file|Mux29~1 .lut_mask = 64'h5050303F5F5F303F;
defparam \reg_file|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N24
cyclonev_lcell_comb \instMem|data~83 (
// Equation(s):
// \instMem|data~83_combout  = ( \pc|dataOut [6] & ( \pc|dataOut [2] & ( (!\pc|dataOut [3] & (\pc|dataOut [5] & (!\pc|dataOut [4] $ (\pc|dataOut [7])))) # (\pc|dataOut [3] & (((!\pc|dataOut [4] & !\pc|dataOut [7])))) ) ) ) # ( !\pc|dataOut [6] & ( 
// \pc|dataOut [2] & ( (!\pc|dataOut [4] & (((\pc|dataOut [3] & \pc|dataOut [7])) # (\pc|dataOut [5]))) # (\pc|dataOut [4] & (((\pc|dataOut [7])))) ) ) ) # ( \pc|dataOut [6] & ( !\pc|dataOut [2] & ( (!\pc|dataOut [3] & ((!\pc|dataOut [5] & (!\pc|dataOut 
// [4])) # (\pc|dataOut [5] & (\pc|dataOut [4] & !\pc|dataOut [7])))) # (\pc|dataOut [3] & (\pc|dataOut [7] & (!\pc|dataOut [5] $ (!\pc|dataOut [4])))) ) ) ) # ( !\pc|dataOut [6] & ( !\pc|dataOut [2] & ( (\pc|dataOut [7] & (((\pc|dataOut [3]) # (\pc|dataOut 
// [4])) # (\pc|dataOut [5]))) ) ) )

	.dataa(!\pc|dataOut [5]),
	.datab(!\pc|dataOut [4]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [7]),
	.datae(!\pc|dataOut [6]),
	.dataf(!\pc|dataOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~83_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~83 .extended_lut = "off";
defparam \instMem|data~83 .lut_mask = 64'h007F9086447F4C10;
defparam \instMem|data~83 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N0
cyclonev_lcell_comb \reg_file|Mux62~2 (
// Equation(s):
// \reg_file|Mux62~2_combout  = ( \reg_file|data[11][1]~q  & ( \controller|rs2[0]~2_combout  & ( (!\controller|rs2[1]~3_combout  & ((\reg_file|data[8][1]~q ))) # (\controller|rs2[1]~3_combout  & (\reg_file|data[10][1]~q )) ) ) ) # ( !\reg_file|data[11][1]~q  
// & ( \controller|rs2[0]~2_combout  & ( (!\controller|rs2[1]~3_combout  & ((\reg_file|data[8][1]~q ))) # (\controller|rs2[1]~3_combout  & (\reg_file|data[10][1]~q )) ) ) ) # ( \reg_file|data[11][1]~q  & ( !\controller|rs2[0]~2_combout  & ( 
// (\reg_file|data[9][1]~q ) # (\controller|rs2[1]~3_combout ) ) ) ) # ( !\reg_file|data[11][1]~q  & ( !\controller|rs2[0]~2_combout  & ( (!\controller|rs2[1]~3_combout  & \reg_file|data[9][1]~q ) ) ) )

	.dataa(!\controller|rs2[1]~3_combout ),
	.datab(!\reg_file|data[10][1]~q ),
	.datac(!\reg_file|data[9][1]~q ),
	.datad(!\reg_file|data[8][1]~q ),
	.datae(!\reg_file|data[11][1]~q ),
	.dataf(!\controller|rs2[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux62~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux62~2 .extended_lut = "off";
defparam \reg_file|Mux62~2 .lut_mask = 64'h0A0A5F5F11BB11BB;
defparam \reg_file|Mux62~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y24_N17
dffeas \reg_file|data[4][3] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[3]~21_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[4][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[4][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[4][3] .is_wysiwyg = "true";
defparam \reg_file|data[4][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y20_N23
dffeas \reg_file|data[5][3] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[3]~21_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[5][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[5][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[5][3] .is_wysiwyg = "true";
defparam \reg_file|data[5][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N53
dffeas \reg_file|data[6][3] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[3]~21_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[6][31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[6][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[6][3] .is_wysiwyg = "true";
defparam \reg_file|data[6][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y24_N2
dffeas \reg_file|data[7][3] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[3]~21_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[7][31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[7][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[7][3] .is_wysiwyg = "true";
defparam \reg_file|data[7][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N3
cyclonev_lcell_comb \reg_file|Mux60~1 (
// Equation(s):
// \reg_file|Mux60~1_combout  = ( \reg_file|data[6][3]~q  & ( \controller|rs2[0]~2_combout  & ( (\reg_file|data[4][3]~q ) # (\controller|rs2[1]~3_combout ) ) ) ) # ( !\reg_file|data[6][3]~q  & ( \controller|rs2[0]~2_combout  & ( 
// (!\controller|rs2[1]~3_combout  & \reg_file|data[4][3]~q ) ) ) ) # ( \reg_file|data[6][3]~q  & ( !\controller|rs2[0]~2_combout  & ( (!\controller|rs2[1]~3_combout  & (\reg_file|data[5][3]~q )) # (\controller|rs2[1]~3_combout  & ((\reg_file|data[7][3]~q 
// ))) ) ) ) # ( !\reg_file|data[6][3]~q  & ( !\controller|rs2[0]~2_combout  & ( (!\controller|rs2[1]~3_combout  & (\reg_file|data[5][3]~q )) # (\controller|rs2[1]~3_combout  & ((\reg_file|data[7][3]~q ))) ) ) )

	.dataa(!\reg_file|data[5][3]~q ),
	.datab(!\controller|rs2[1]~3_combout ),
	.datac(!\reg_file|data[4][3]~q ),
	.datad(!\reg_file|data[7][3]~q ),
	.datae(!\reg_file|data[6][3]~q ),
	.dataf(!\controller|rs2[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux60~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux60~1 .extended_lut = "off";
defparam \reg_file|Mux60~1 .lut_mask = 64'h447744770C0C3F3F;
defparam \reg_file|Mux60~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y19_N47
dffeas \reg_file|data[12][3] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[3]~21_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[12][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[12][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[12][3] .is_wysiwyg = "true";
defparam \reg_file|data[12][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y18_N32
dffeas \reg_file|data[5][4] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[4]~23_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[5][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[5][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[5][4] .is_wysiwyg = "true";
defparam \reg_file|data[5][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N56
dffeas \reg_file|data[10][4] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[10][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[10][31]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[10][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[10][4] .is_wysiwyg = "true";
defparam \reg_file|data[10][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N17
dffeas \reg_file|data[4][5] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[5]~25_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[4][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[4][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[4][5] .is_wysiwyg = "true";
defparam \reg_file|data[4][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N41
dffeas \reg_file|data[5][5] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[5]~25_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[5][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[5][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[5][5] .is_wysiwyg = "true";
defparam \reg_file|data[5][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N14
dffeas \reg_file|data[6][5] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[5]~25_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[6][31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[6][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[6][5] .is_wysiwyg = "true";
defparam \reg_file|data[6][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N32
dffeas \reg_file|data[7][5] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[7][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[7][31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[7][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[7][5] .is_wysiwyg = "true";
defparam \reg_file|data[7][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N42
cyclonev_lcell_comb \reg_file|Mux58~1 (
// Equation(s):
// \reg_file|Mux58~1_combout  = ( \reg_file|data[6][5]~q  & ( \reg_file|data[4][5]~q  & ( ((!\controller|rs2[1]~3_combout  & ((\reg_file|data[5][5]~q ))) # (\controller|rs2[1]~3_combout  & (\reg_file|data[7][5]~q ))) # (\controller|rs2[0]~2_combout ) ) ) ) # 
// ( !\reg_file|data[6][5]~q  & ( \reg_file|data[4][5]~q  & ( (!\controller|rs2[0]~2_combout  & ((!\controller|rs2[1]~3_combout  & ((\reg_file|data[5][5]~q ))) # (\controller|rs2[1]~3_combout  & (\reg_file|data[7][5]~q )))) # (\controller|rs2[0]~2_combout  & 
// (((!\controller|rs2[1]~3_combout )))) ) ) ) # ( \reg_file|data[6][5]~q  & ( !\reg_file|data[4][5]~q  & ( (!\controller|rs2[0]~2_combout  & ((!\controller|rs2[1]~3_combout  & ((\reg_file|data[5][5]~q ))) # (\controller|rs2[1]~3_combout  & 
// (\reg_file|data[7][5]~q )))) # (\controller|rs2[0]~2_combout  & (((\controller|rs2[1]~3_combout )))) ) ) ) # ( !\reg_file|data[6][5]~q  & ( !\reg_file|data[4][5]~q  & ( (!\controller|rs2[0]~2_combout  & ((!\controller|rs2[1]~3_combout  & 
// ((\reg_file|data[5][5]~q ))) # (\controller|rs2[1]~3_combout  & (\reg_file|data[7][5]~q )))) ) ) )

	.dataa(!\controller|rs2[0]~2_combout ),
	.datab(!\reg_file|data[7][5]~q ),
	.datac(!\reg_file|data[5][5]~q ),
	.datad(!\controller|rs2[1]~3_combout ),
	.datae(!\reg_file|data[6][5]~q ),
	.dataf(!\reg_file|data[4][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux58~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux58~1 .extended_lut = "off";
defparam \reg_file|Mux58~1 .lut_mask = 64'h0A220A775F225F77;
defparam \reg_file|Mux58~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N8
dffeas \reg_file|data[1][6] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[6]~27_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[1][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[1][6] .is_wysiwyg = "true";
defparam \reg_file|data[1][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N38
dffeas \reg_file|data[15][6] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[15][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[15][31]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[15][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[15][6] .is_wysiwyg = "true";
defparam \reg_file|data[15][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N15
cyclonev_lcell_comb \reg_file|Mux57~3 (
// Equation(s):
// \reg_file|Mux57~3_combout  = ( \reg_file|data[3][6]~q  & ( \reg_file|data[7][6]~q  & ( (!\controller|rs2[3]~1_combout ) # ((!\controller|rs2[2]~0_combout  & (\reg_file|data[11][6]~q )) # (\controller|rs2[2]~0_combout  & ((\reg_file|data[15][6]~q )))) ) ) 
// ) # ( !\reg_file|data[3][6]~q  & ( \reg_file|data[7][6]~q  & ( (!\controller|rs2[2]~0_combout  & (\controller|rs2[3]~1_combout  & (\reg_file|data[11][6]~q ))) # (\controller|rs2[2]~0_combout  & ((!\controller|rs2[3]~1_combout ) # ((\reg_file|data[15][6]~q 
// )))) ) ) ) # ( \reg_file|data[3][6]~q  & ( !\reg_file|data[7][6]~q  & ( (!\controller|rs2[2]~0_combout  & ((!\controller|rs2[3]~1_combout ) # ((\reg_file|data[11][6]~q )))) # (\controller|rs2[2]~0_combout  & (\controller|rs2[3]~1_combout  & 
// ((\reg_file|data[15][6]~q )))) ) ) ) # ( !\reg_file|data[3][6]~q  & ( !\reg_file|data[7][6]~q  & ( (\controller|rs2[3]~1_combout  & ((!\controller|rs2[2]~0_combout  & (\reg_file|data[11][6]~q )) # (\controller|rs2[2]~0_combout  & ((\reg_file|data[15][6]~q 
// ))))) ) ) )

	.dataa(!\controller|rs2[2]~0_combout ),
	.datab(!\controller|rs2[3]~1_combout ),
	.datac(!\reg_file|data[11][6]~q ),
	.datad(!\reg_file|data[15][6]~q ),
	.datae(!\reg_file|data[3][6]~q ),
	.dataf(!\reg_file|data[7][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux57~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux57~3 .extended_lut = "off";
defparam \reg_file|Mux57~3 .lut_mask = 64'h02138A9B4657CEDF;
defparam \reg_file|Mux57~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N56
dffeas \reg_file|data[5][7] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[7]~29_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[5][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[5][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[5][7] .is_wysiwyg = "true";
defparam \reg_file|data[5][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N18
cyclonev_lcell_comb \reg_file|Mux56~1 (
// Equation(s):
// \reg_file|Mux56~1_combout  = ( \reg_file|data[5][7]~q  & ( \reg_file|data[6][7]~q  & ( (!\controller|rs2[0]~2_combout  & (((!\controller|rs2[1]~3_combout )) # (\reg_file|data[7][7]~q ))) # (\controller|rs2[0]~2_combout  & (((\controller|rs2[1]~3_combout ) 
// # (\reg_file|data[4][7]~q )))) ) ) ) # ( !\reg_file|data[5][7]~q  & ( \reg_file|data[6][7]~q  & ( (!\controller|rs2[0]~2_combout  & (\reg_file|data[7][7]~q  & ((\controller|rs2[1]~3_combout )))) # (\controller|rs2[0]~2_combout  & 
// (((\controller|rs2[1]~3_combout ) # (\reg_file|data[4][7]~q )))) ) ) ) # ( \reg_file|data[5][7]~q  & ( !\reg_file|data[6][7]~q  & ( (!\controller|rs2[0]~2_combout  & (((!\controller|rs2[1]~3_combout )) # (\reg_file|data[7][7]~q ))) # 
// (\controller|rs2[0]~2_combout  & (((\reg_file|data[4][7]~q  & !\controller|rs2[1]~3_combout )))) ) ) ) # ( !\reg_file|data[5][7]~q  & ( !\reg_file|data[6][7]~q  & ( (!\controller|rs2[0]~2_combout  & (\reg_file|data[7][7]~q  & 
// ((\controller|rs2[1]~3_combout )))) # (\controller|rs2[0]~2_combout  & (((\reg_file|data[4][7]~q  & !\controller|rs2[1]~3_combout )))) ) ) )

	.dataa(!\reg_file|data[7][7]~q ),
	.datab(!\reg_file|data[4][7]~q ),
	.datac(!\controller|rs2[0]~2_combout ),
	.datad(!\controller|rs2[1]~3_combout ),
	.datae(!\reg_file|data[5][7]~q ),
	.dataf(!\reg_file|data[6][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux56~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux56~1 .extended_lut = "off";
defparam \reg_file|Mux56~1 .lut_mask = 64'h0350F350035FF35F;
defparam \reg_file|Mux56~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y25_N20
dffeas \reg_file|data[10][8] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[10][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[10][31]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[10][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[10][8] .is_wysiwyg = "true";
defparam \reg_file|data[10][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N20
dffeas \reg_file|data[0][9] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[0][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[0][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[0][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[0][9] .is_wysiwyg = "true";
defparam \reg_file|data[0][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N33
cyclonev_lcell_comb \reg_file|Mux54~0 (
// Equation(s):
// \reg_file|Mux54~0_combout  = ( \reg_file|data[1][9]~q  & ( \controller|rs2[1]~3_combout  & ( (!\controller|rs2[0]~2_combout  & ((\reg_file|data[3][9]~q ))) # (\controller|rs2[0]~2_combout  & (\reg_file|data[2][9]~q )) ) ) ) # ( !\reg_file|data[1][9]~q  & 
// ( \controller|rs2[1]~3_combout  & ( (!\controller|rs2[0]~2_combout  & ((\reg_file|data[3][9]~q ))) # (\controller|rs2[0]~2_combout  & (\reg_file|data[2][9]~q )) ) ) ) # ( \reg_file|data[1][9]~q  & ( !\controller|rs2[1]~3_combout  & ( 
// (!\controller|rs2[0]~2_combout ) # (\reg_file|data[0][9]~q ) ) ) ) # ( !\reg_file|data[1][9]~q  & ( !\controller|rs2[1]~3_combout  & ( (\controller|rs2[0]~2_combout  & \reg_file|data[0][9]~q ) ) ) )

	.dataa(!\controller|rs2[0]~2_combout ),
	.datab(!\reg_file|data[2][9]~q ),
	.datac(!\reg_file|data[3][9]~q ),
	.datad(!\reg_file|data[0][9]~q ),
	.datae(!\reg_file|data[1][9]~q ),
	.dataf(!\controller|rs2[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux54~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux54~0 .extended_lut = "off";
defparam \reg_file|Mux54~0 .lut_mask = 64'h0055AAFF1B1B1B1B;
defparam \reg_file|Mux54~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y25_N50
dffeas \reg_file|data[10][9] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[9]~33_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[10][31]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[10][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[10][9] .is_wysiwyg = "true";
defparam \reg_file|data[10][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y25_N50
dffeas \reg_file|data[12][9] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[12][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[12][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[12][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[12][9] .is_wysiwyg = "true";
defparam \reg_file|data[12][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N48
cyclonev_lcell_comb \reg_file|Mux28~1 (
// Equation(s):
// \reg_file|Mux28~1_combout  = ( \reg_file|data[7][3]~q  & ( \reg_file|data[4][3]~q  & ( (!\controller|rs1[0]~1_combout  & ((!\controller|rs1[1]~2_combout ) # ((\reg_file|data[6][3]~q )))) # (\controller|rs1[0]~1_combout  & (((\reg_file|data[5][3]~q )) # 
// (\controller|rs1[1]~2_combout ))) ) ) ) # ( !\reg_file|data[7][3]~q  & ( \reg_file|data[4][3]~q  & ( (!\controller|rs1[0]~1_combout  & ((!\controller|rs1[1]~2_combout ) # ((\reg_file|data[6][3]~q )))) # (\controller|rs1[0]~1_combout  & 
// (!\controller|rs1[1]~2_combout  & ((\reg_file|data[5][3]~q )))) ) ) ) # ( \reg_file|data[7][3]~q  & ( !\reg_file|data[4][3]~q  & ( (!\controller|rs1[0]~1_combout  & (\controller|rs1[1]~2_combout  & (\reg_file|data[6][3]~q ))) # 
// (\controller|rs1[0]~1_combout  & (((\reg_file|data[5][3]~q )) # (\controller|rs1[1]~2_combout ))) ) ) ) # ( !\reg_file|data[7][3]~q  & ( !\reg_file|data[4][3]~q  & ( (!\controller|rs1[0]~1_combout  & (\controller|rs1[1]~2_combout  & 
// (\reg_file|data[6][3]~q ))) # (\controller|rs1[0]~1_combout  & (!\controller|rs1[1]~2_combout  & ((\reg_file|data[5][3]~q )))) ) ) )

	.dataa(!\controller|rs1[0]~1_combout ),
	.datab(!\controller|rs1[1]~2_combout ),
	.datac(!\reg_file|data[6][3]~q ),
	.datad(!\reg_file|data[5][3]~q ),
	.datae(!\reg_file|data[7][3]~q ),
	.dataf(!\reg_file|data[4][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux28~1 .extended_lut = "off";
defparam \reg_file|Mux28~1 .lut_mask = 64'h024613578ACE9BDF;
defparam \reg_file|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y24_N41
dffeas \pc|dataOut[0] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\pc_mux|out[0]~12_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|pc_sel[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [0]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[0] .is_wysiwyg = "true";
defparam \pc|dataOut[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N48
cyclonev_lcell_comb \reg_file|Mux31~0 (
// Equation(s):
// \reg_file|Mux31~0_combout  = ( \reg_file|data[8][0]~q  & ( \reg_file|data[0][0]~q  & ( (!\controller|rs1[2]~3_combout ) # ((!\controller|rs1[3]~4_combout  & (\reg_file|data[4][0]~q )) # (\controller|rs1[3]~4_combout  & ((\reg_file|data[12][0]~q )))) ) ) ) 
// # ( !\reg_file|data[8][0]~q  & ( \reg_file|data[0][0]~q  & ( (!\controller|rs1[3]~4_combout  & (((!\controller|rs1[2]~3_combout )) # (\reg_file|data[4][0]~q ))) # (\controller|rs1[3]~4_combout  & (((\reg_file|data[12][0]~q  & \controller|rs1[2]~3_combout 
// )))) ) ) ) # ( \reg_file|data[8][0]~q  & ( !\reg_file|data[0][0]~q  & ( (!\controller|rs1[3]~4_combout  & (\reg_file|data[4][0]~q  & ((\controller|rs1[2]~3_combout )))) # (\controller|rs1[3]~4_combout  & (((!\controller|rs1[2]~3_combout ) # 
// (\reg_file|data[12][0]~q )))) ) ) ) # ( !\reg_file|data[8][0]~q  & ( !\reg_file|data[0][0]~q  & ( (\controller|rs1[2]~3_combout  & ((!\controller|rs1[3]~4_combout  & (\reg_file|data[4][0]~q )) # (\controller|rs1[3]~4_combout  & ((\reg_file|data[12][0]~q 
// ))))) ) ) )

	.dataa(!\reg_file|data[4][0]~q ),
	.datab(!\controller|rs1[3]~4_combout ),
	.datac(!\reg_file|data[12][0]~q ),
	.datad(!\controller|rs1[2]~3_combout ),
	.datae(!\reg_file|data[8][0]~q ),
	.dataf(!\reg_file|data[0][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux31~0 .extended_lut = "off";
defparam \reg_file|Mux31~0 .lut_mask = 64'h00473347CC47FF47;
defparam \reg_file|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y18_N8
dffeas \reg_file|data[4][31] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[31]~77_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[4][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[4][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[4][31] .is_wysiwyg = "true";
defparam \reg_file|data[4][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N56
dffeas \reg_file|data[5][31] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[31]~77_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[5][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[5][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[5][31] .is_wysiwyg = "true";
defparam \reg_file|data[5][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N51
cyclonev_lcell_comb \reg_file|Mux0~1 (
// Equation(s):
// \reg_file|Mux0~1_combout  = ( \reg_file|data[6][31]~q  & ( \reg_file|data[5][31]~q  & ( (!\controller|rs1[0]~1_combout  & (((\reg_file|data[4][31]~q )) # (\controller|rs1[1]~2_combout ))) # (\controller|rs1[0]~1_combout  & ((!\controller|rs1[1]~2_combout 
// ) # ((\reg_file|data[7][31]~q )))) ) ) ) # ( !\reg_file|data[6][31]~q  & ( \reg_file|data[5][31]~q  & ( (!\controller|rs1[0]~1_combout  & (!\controller|rs1[1]~2_combout  & (\reg_file|data[4][31]~q ))) # (\controller|rs1[0]~1_combout  & 
// ((!\controller|rs1[1]~2_combout ) # ((\reg_file|data[7][31]~q )))) ) ) ) # ( \reg_file|data[6][31]~q  & ( !\reg_file|data[5][31]~q  & ( (!\controller|rs1[0]~1_combout  & (((\reg_file|data[4][31]~q )) # (\controller|rs1[1]~2_combout ))) # 
// (\controller|rs1[0]~1_combout  & (\controller|rs1[1]~2_combout  & ((\reg_file|data[7][31]~q )))) ) ) ) # ( !\reg_file|data[6][31]~q  & ( !\reg_file|data[5][31]~q  & ( (!\controller|rs1[0]~1_combout  & (!\controller|rs1[1]~2_combout  & 
// (\reg_file|data[4][31]~q ))) # (\controller|rs1[0]~1_combout  & (\controller|rs1[1]~2_combout  & ((\reg_file|data[7][31]~q )))) ) ) )

	.dataa(!\controller|rs1[0]~1_combout ),
	.datab(!\controller|rs1[1]~2_combout ),
	.datac(!\reg_file|data[4][31]~q ),
	.datad(!\reg_file|data[7][31]~q ),
	.datae(!\reg_file|data[6][31]~q ),
	.dataf(!\reg_file|data[5][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux0~1 .extended_lut = "off";
defparam \reg_file|Mux0~1 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \reg_file|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y21_N53
dffeas \reg_file|data[12][31] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[31]~77_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[12][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[12][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[12][31] .is_wysiwyg = "true";
defparam \reg_file|data[12][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N15
cyclonev_lcell_comb \reg_file|Mux26~1 (
// Equation(s):
// \reg_file|Mux26~1_combout  = ( \reg_file|data[4][5]~q  & ( \reg_file|data[7][5]~q  & ( (!\controller|rs1[1]~2_combout  & (((!\controller|rs1[0]~1_combout )) # (\reg_file|data[5][5]~q ))) # (\controller|rs1[1]~2_combout  & (((\reg_file|data[6][5]~q ) # 
// (\controller|rs1[0]~1_combout )))) ) ) ) # ( !\reg_file|data[4][5]~q  & ( \reg_file|data[7][5]~q  & ( (!\controller|rs1[1]~2_combout  & (\reg_file|data[5][5]~q  & (\controller|rs1[0]~1_combout ))) # (\controller|rs1[1]~2_combout  & 
// (((\reg_file|data[6][5]~q ) # (\controller|rs1[0]~1_combout )))) ) ) ) # ( \reg_file|data[4][5]~q  & ( !\reg_file|data[7][5]~q  & ( (!\controller|rs1[1]~2_combout  & (((!\controller|rs1[0]~1_combout )) # (\reg_file|data[5][5]~q ))) # 
// (\controller|rs1[1]~2_combout  & (((!\controller|rs1[0]~1_combout  & \reg_file|data[6][5]~q )))) ) ) ) # ( !\reg_file|data[4][5]~q  & ( !\reg_file|data[7][5]~q  & ( (!\controller|rs1[1]~2_combout  & (\reg_file|data[5][5]~q  & (\controller|rs1[0]~1_combout 
// ))) # (\controller|rs1[1]~2_combout  & (((!\controller|rs1[0]~1_combout  & \reg_file|data[6][5]~q )))) ) ) )

	.dataa(!\controller|rs1[1]~2_combout ),
	.datab(!\reg_file|data[5][5]~q ),
	.datac(!\controller|rs1[0]~1_combout ),
	.datad(!\reg_file|data[6][5]~q ),
	.datae(!\reg_file|data[4][5]~q ),
	.dataf(!\reg_file|data[7][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux26~1 .extended_lut = "off";
defparam \reg_file|Mux26~1 .lut_mask = 64'h0252A2F20757A7F7;
defparam \reg_file|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N33
cyclonev_lcell_comb \reg_file|Mux27~2 (
// Equation(s):
// \reg_file|Mux27~2_combout  = ( \reg_file|data[10][4]~q  & ( \reg_file|data[14][4]~q  & ( ((!\controller|rs1[2]~3_combout  & (\reg_file|data[2][4]~q )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[6][4]~q )))) # (\controller|rs1[3]~4_combout ) ) ) ) 
// # ( !\reg_file|data[10][4]~q  & ( \reg_file|data[14][4]~q  & ( (!\controller|rs1[3]~4_combout  & ((!\controller|rs1[2]~3_combout  & (\reg_file|data[2][4]~q )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[6][4]~q ))))) # 
// (\controller|rs1[3]~4_combout  & (((\controller|rs1[2]~3_combout )))) ) ) ) # ( \reg_file|data[10][4]~q  & ( !\reg_file|data[14][4]~q  & ( (!\controller|rs1[3]~4_combout  & ((!\controller|rs1[2]~3_combout  & (\reg_file|data[2][4]~q )) # 
// (\controller|rs1[2]~3_combout  & ((\reg_file|data[6][4]~q ))))) # (\controller|rs1[3]~4_combout  & (((!\controller|rs1[2]~3_combout )))) ) ) ) # ( !\reg_file|data[10][4]~q  & ( !\reg_file|data[14][4]~q  & ( (!\controller|rs1[3]~4_combout  & 
// ((!\controller|rs1[2]~3_combout  & (\reg_file|data[2][4]~q )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[6][4]~q ))))) ) ) )

	.dataa(!\reg_file|data[2][4]~q ),
	.datab(!\controller|rs1[3]~4_combout ),
	.datac(!\reg_file|data[6][4]~q ),
	.datad(!\controller|rs1[2]~3_combout ),
	.datae(!\reg_file|data[10][4]~q ),
	.dataf(!\reg_file|data[14][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux27~2 .extended_lut = "off";
defparam \reg_file|Mux27~2 .lut_mask = 64'h440C770C443F773F;
defparam \reg_file|Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N36
cyclonev_lcell_comb \reg_file|Mux25~1 (
// Equation(s):
// \reg_file|Mux25~1_combout  = ( \reg_file|data[13][6]~q  & ( \reg_file|data[9][6]~q  & ( ((!\controller|rs1[2]~3_combout  & (\reg_file|data[1][6]~q )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[5][6]~q )))) # (\controller|rs1[3]~4_combout ) ) ) ) 
// # ( !\reg_file|data[13][6]~q  & ( \reg_file|data[9][6]~q  & ( (!\controller|rs1[2]~3_combout  & (((\controller|rs1[3]~4_combout )) # (\reg_file|data[1][6]~q ))) # (\controller|rs1[2]~3_combout  & (((\reg_file|data[5][6]~q  & !\controller|rs1[3]~4_combout 
// )))) ) ) ) # ( \reg_file|data[13][6]~q  & ( !\reg_file|data[9][6]~q  & ( (!\controller|rs1[2]~3_combout  & (\reg_file|data[1][6]~q  & ((!\controller|rs1[3]~4_combout )))) # (\controller|rs1[2]~3_combout  & (((\controller|rs1[3]~4_combout ) # 
// (\reg_file|data[5][6]~q )))) ) ) ) # ( !\reg_file|data[13][6]~q  & ( !\reg_file|data[9][6]~q  & ( (!\controller|rs1[3]~4_combout  & ((!\controller|rs1[2]~3_combout  & (\reg_file|data[1][6]~q )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[5][6]~q 
// ))))) ) ) )

	.dataa(!\controller|rs1[2]~3_combout ),
	.datab(!\reg_file|data[1][6]~q ),
	.datac(!\reg_file|data[5][6]~q ),
	.datad(!\controller|rs1[3]~4_combout ),
	.datae(!\reg_file|data[13][6]~q ),
	.dataf(!\reg_file|data[9][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux25~1 .extended_lut = "off";
defparam \reg_file|Mux25~1 .lut_mask = 64'h2700275527AA27FF;
defparam \reg_file|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N0
cyclonev_lcell_comb \reg_file|Mux24~0 (
// Equation(s):
// \reg_file|Mux24~0_combout  = ( \reg_file|data[2][7]~q  & ( \reg_file|data[0][7]~q  & ( (!\controller|rs1[0]~1_combout ) # ((!\controller|rs1[1]~2_combout  & ((\reg_file|data[1][7]~q ))) # (\controller|rs1[1]~2_combout  & (\reg_file|data[3][7]~q ))) ) ) ) 
// # ( !\reg_file|data[2][7]~q  & ( \reg_file|data[0][7]~q  & ( (!\controller|rs1[1]~2_combout  & (((!\controller|rs1[0]~1_combout ) # (\reg_file|data[1][7]~q )))) # (\controller|rs1[1]~2_combout  & (\reg_file|data[3][7]~q  & (\controller|rs1[0]~1_combout 
// ))) ) ) ) # ( \reg_file|data[2][7]~q  & ( !\reg_file|data[0][7]~q  & ( (!\controller|rs1[1]~2_combout  & (((\controller|rs1[0]~1_combout  & \reg_file|data[1][7]~q )))) # (\controller|rs1[1]~2_combout  & (((!\controller|rs1[0]~1_combout )) # 
// (\reg_file|data[3][7]~q ))) ) ) ) # ( !\reg_file|data[2][7]~q  & ( !\reg_file|data[0][7]~q  & ( (\controller|rs1[0]~1_combout  & ((!\controller|rs1[1]~2_combout  & ((\reg_file|data[1][7]~q ))) # (\controller|rs1[1]~2_combout  & (\reg_file|data[3][7]~q 
// )))) ) ) )

	.dataa(!\controller|rs1[1]~2_combout ),
	.datab(!\reg_file|data[3][7]~q ),
	.datac(!\controller|rs1[0]~1_combout ),
	.datad(!\reg_file|data[1][7]~q ),
	.datae(!\reg_file|data[2][7]~q ),
	.dataf(!\reg_file|data[0][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux24~0 .extended_lut = "off";
defparam \reg_file|Mux24~0 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \reg_file|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N33
cyclonev_lcell_comb \reg_file|Mux23~2 (
// Equation(s):
// \reg_file|Mux23~2_combout  = ( \reg_file|data[2][8]~q  & ( \reg_file|data[6][8]~q  & ( (!\controller|rs1[3]~4_combout ) # ((!\controller|rs1[2]~3_combout  & (\reg_file|data[10][8]~q )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[14][8]~q )))) ) ) 
// ) # ( !\reg_file|data[2][8]~q  & ( \reg_file|data[6][8]~q  & ( (!\controller|rs1[3]~4_combout  & (\controller|rs1[2]~3_combout )) # (\controller|rs1[3]~4_combout  & ((!\controller|rs1[2]~3_combout  & (\reg_file|data[10][8]~q )) # 
// (\controller|rs1[2]~3_combout  & ((\reg_file|data[14][8]~q ))))) ) ) ) # ( \reg_file|data[2][8]~q  & ( !\reg_file|data[6][8]~q  & ( (!\controller|rs1[3]~4_combout  & (!\controller|rs1[2]~3_combout )) # (\controller|rs1[3]~4_combout  & 
// ((!\controller|rs1[2]~3_combout  & (\reg_file|data[10][8]~q )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[14][8]~q ))))) ) ) ) # ( !\reg_file|data[2][8]~q  & ( !\reg_file|data[6][8]~q  & ( (\controller|rs1[3]~4_combout  & 
// ((!\controller|rs1[2]~3_combout  & (\reg_file|data[10][8]~q )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[14][8]~q ))))) ) ) )

	.dataa(!\controller|rs1[3]~4_combout ),
	.datab(!\controller|rs1[2]~3_combout ),
	.datac(!\reg_file|data[10][8]~q ),
	.datad(!\reg_file|data[14][8]~q ),
	.datae(!\reg_file|data[2][8]~q ),
	.dataf(!\reg_file|data[6][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux23~2 .extended_lut = "off";
defparam \reg_file|Mux23~2 .lut_mask = 64'h04158C9D2637AEBF;
defparam \reg_file|Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N18
cyclonev_lcell_comb \reg_file|Mux22~3 (
// Equation(s):
// \reg_file|Mux22~3_combout  = ( \reg_file|data[15][9]~q  & ( \reg_file|data[14][9]~q  & ( ((!\controller|rs1[0]~1_combout  & ((\reg_file|data[12][9]~q ))) # (\controller|rs1[0]~1_combout  & (\reg_file|data[13][9]~q ))) # (\controller|rs1[1]~2_combout ) ) ) 
// ) # ( !\reg_file|data[15][9]~q  & ( \reg_file|data[14][9]~q  & ( (!\controller|rs1[0]~1_combout  & (((\reg_file|data[12][9]~q )) # (\controller|rs1[1]~2_combout ))) # (\controller|rs1[0]~1_combout  & (!\controller|rs1[1]~2_combout  & 
// (\reg_file|data[13][9]~q ))) ) ) ) # ( \reg_file|data[15][9]~q  & ( !\reg_file|data[14][9]~q  & ( (!\controller|rs1[0]~1_combout  & (!\controller|rs1[1]~2_combout  & ((\reg_file|data[12][9]~q )))) # (\controller|rs1[0]~1_combout  & 
// (((\reg_file|data[13][9]~q )) # (\controller|rs1[1]~2_combout ))) ) ) ) # ( !\reg_file|data[15][9]~q  & ( !\reg_file|data[14][9]~q  & ( (!\controller|rs1[1]~2_combout  & ((!\controller|rs1[0]~1_combout  & ((\reg_file|data[12][9]~q ))) # 
// (\controller|rs1[0]~1_combout  & (\reg_file|data[13][9]~q )))) ) ) )

	.dataa(!\controller|rs1[0]~1_combout ),
	.datab(!\controller|rs1[1]~2_combout ),
	.datac(!\reg_file|data[13][9]~q ),
	.datad(!\reg_file|data[12][9]~q ),
	.datae(!\reg_file|data[15][9]~q ),
	.dataf(!\reg_file|data[14][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux22~3 .extended_lut = "off";
defparam \reg_file|Mux22~3 .lut_mask = 64'h048C159D26AE37BF;
defparam \reg_file|Mux22~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y17_N53
dffeas \reg_file|data[8][10] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[8][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[8][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[8][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[8][10] .is_wysiwyg = "true";
defparam \reg_file|data[8][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N39
cyclonev_lcell_comb \reg_file|Mux21~0 (
// Equation(s):
// \reg_file|Mux21~0_combout  = ( \reg_file|data[12][10]~q  & ( \reg_file|data[8][10]~q  & ( ((!\controller|rs1[2]~3_combout  & (\reg_file|data[0][10]~q )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[4][10]~q )))) # (\controller|rs1[3]~4_combout ) ) 
// ) ) # ( !\reg_file|data[12][10]~q  & ( \reg_file|data[8][10]~q  & ( (!\controller|rs1[3]~4_combout  & ((!\controller|rs1[2]~3_combout  & (\reg_file|data[0][10]~q )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[4][10]~q ))))) # 
// (\controller|rs1[3]~4_combout  & (!\controller|rs1[2]~3_combout )) ) ) ) # ( \reg_file|data[12][10]~q  & ( !\reg_file|data[8][10]~q  & ( (!\controller|rs1[3]~4_combout  & ((!\controller|rs1[2]~3_combout  & (\reg_file|data[0][10]~q )) # 
// (\controller|rs1[2]~3_combout  & ((\reg_file|data[4][10]~q ))))) # (\controller|rs1[3]~4_combout  & (\controller|rs1[2]~3_combout )) ) ) ) # ( !\reg_file|data[12][10]~q  & ( !\reg_file|data[8][10]~q  & ( (!\controller|rs1[3]~4_combout  & 
// ((!\controller|rs1[2]~3_combout  & (\reg_file|data[0][10]~q )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[4][10]~q ))))) ) ) )

	.dataa(!\controller|rs1[3]~4_combout ),
	.datab(!\controller|rs1[2]~3_combout ),
	.datac(!\reg_file|data[0][10]~q ),
	.datad(!\reg_file|data[4][10]~q ),
	.datae(!\reg_file|data[12][10]~q ),
	.dataf(!\reg_file|data[8][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux21~0 .extended_lut = "off";
defparam \reg_file|Mux21~0 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \reg_file|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y22_N38
dffeas \reg_file|data[0][12] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[0][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[0][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[0][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[0][12] .is_wysiwyg = "true";
defparam \reg_file|data[0][12] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N42
cyclonev_lcell_comb \reg_file|Mux18~1 (
// Equation(s):
// \reg_file|Mux18~1_combout  = ( \reg_file|data[5][13]~q  & ( \reg_file|data[6][13]~q  & ( (!\controller|rs1[1]~2_combout  & (((\reg_file|data[4][13]~q ) # (\controller|rs1[0]~1_combout )))) # (\controller|rs1[1]~2_combout  & 
// (((!\controller|rs1[0]~1_combout )) # (\reg_file|data[7][13]~q ))) ) ) ) # ( !\reg_file|data[5][13]~q  & ( \reg_file|data[6][13]~q  & ( (!\controller|rs1[1]~2_combout  & (((!\controller|rs1[0]~1_combout  & \reg_file|data[4][13]~q )))) # 
// (\controller|rs1[1]~2_combout  & (((!\controller|rs1[0]~1_combout )) # (\reg_file|data[7][13]~q ))) ) ) ) # ( \reg_file|data[5][13]~q  & ( !\reg_file|data[6][13]~q  & ( (!\controller|rs1[1]~2_combout  & (((\reg_file|data[4][13]~q ) # 
// (\controller|rs1[0]~1_combout )))) # (\controller|rs1[1]~2_combout  & (\reg_file|data[7][13]~q  & (\controller|rs1[0]~1_combout ))) ) ) ) # ( !\reg_file|data[5][13]~q  & ( !\reg_file|data[6][13]~q  & ( (!\controller|rs1[1]~2_combout  & 
// (((!\controller|rs1[0]~1_combout  & \reg_file|data[4][13]~q )))) # (\controller|rs1[1]~2_combout  & (\reg_file|data[7][13]~q  & (\controller|rs1[0]~1_combout ))) ) ) )

	.dataa(!\controller|rs1[1]~2_combout ),
	.datab(!\reg_file|data[7][13]~q ),
	.datac(!\controller|rs1[0]~1_combout ),
	.datad(!\reg_file|data[4][13]~q ),
	.datae(!\reg_file|data[5][13]~q ),
	.dataf(!\reg_file|data[6][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux18~1 .extended_lut = "off";
defparam \reg_file|Mux18~1 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \reg_file|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y23_N8
dffeas \reg_file|data[1][15] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[15]~38_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[1][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[1][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[1][15] .is_wysiwyg = "true";
defparam \reg_file|data[1][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N44
dffeas \reg_file|data[9][15] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[15]~38_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[9][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[9][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[9][15] .is_wysiwyg = "true";
defparam \reg_file|data[9][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N56
dffeas \reg_file|data[14][17] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[17]~39_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[14][31]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[14][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[14][17] .is_wysiwyg = "true";
defparam \reg_file|data[14][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N17
dffeas \reg_file|data[5][18] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[18]~41_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[5][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[5][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[5][18] .is_wysiwyg = "true";
defparam \reg_file|data[5][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N33
cyclonev_lcell_comb \reg_file|Mux13~1 (
// Equation(s):
// \reg_file|Mux13~1_combout  = ( \reg_file|data[5][18]~q  & ( \controller|rs1[3]~4_combout  & ( (!\controller|rs1[2]~3_combout  & ((\reg_file|data[9][18]~q ))) # (\controller|rs1[2]~3_combout  & (\reg_file|data[13][18]~q )) ) ) ) # ( 
// !\reg_file|data[5][18]~q  & ( \controller|rs1[3]~4_combout  & ( (!\controller|rs1[2]~3_combout  & ((\reg_file|data[9][18]~q ))) # (\controller|rs1[2]~3_combout  & (\reg_file|data[13][18]~q )) ) ) ) # ( \reg_file|data[5][18]~q  & ( 
// !\controller|rs1[3]~4_combout  & ( (\controller|rs1[2]~3_combout ) # (\reg_file|data[1][18]~q ) ) ) ) # ( !\reg_file|data[5][18]~q  & ( !\controller|rs1[3]~4_combout  & ( (\reg_file|data[1][18]~q  & !\controller|rs1[2]~3_combout ) ) ) )

	.dataa(!\reg_file|data[1][18]~q ),
	.datab(!\reg_file|data[13][18]~q ),
	.datac(!\controller|rs1[2]~3_combout ),
	.datad(!\reg_file|data[9][18]~q ),
	.datae(!\reg_file|data[5][18]~q ),
	.dataf(!\controller|rs1[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux13~1 .extended_lut = "off";
defparam \reg_file|Mux13~1 .lut_mask = 64'h50505F5F03F303F3;
defparam \reg_file|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N17
dffeas \reg_file|data[12][20] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[20]~43_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[12][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[12][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[12][20] .is_wysiwyg = "true";
defparam \reg_file|data[12][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N0
cyclonev_lcell_comb \reg_file|Mux11~0 (
// Equation(s):
// \reg_file|Mux11~0_combout  = ( \reg_file|data[4][20]~q  & ( \reg_file|data[8][20]~q  & ( (!\controller|rs1[3]~4_combout  & (((\controller|rs1[2]~3_combout ) # (\reg_file|data[0][20]~q )))) # (\controller|rs1[3]~4_combout  & 
// (((!\controller|rs1[2]~3_combout )) # (\reg_file|data[12][20]~q ))) ) ) ) # ( !\reg_file|data[4][20]~q  & ( \reg_file|data[8][20]~q  & ( (!\controller|rs1[3]~4_combout  & (((\reg_file|data[0][20]~q  & !\controller|rs1[2]~3_combout )))) # 
// (\controller|rs1[3]~4_combout  & (((!\controller|rs1[2]~3_combout )) # (\reg_file|data[12][20]~q ))) ) ) ) # ( \reg_file|data[4][20]~q  & ( !\reg_file|data[8][20]~q  & ( (!\controller|rs1[3]~4_combout  & (((\controller|rs1[2]~3_combout ) # 
// (\reg_file|data[0][20]~q )))) # (\controller|rs1[3]~4_combout  & (\reg_file|data[12][20]~q  & ((\controller|rs1[2]~3_combout )))) ) ) ) # ( !\reg_file|data[4][20]~q  & ( !\reg_file|data[8][20]~q  & ( (!\controller|rs1[3]~4_combout  & 
// (((\reg_file|data[0][20]~q  & !\controller|rs1[2]~3_combout )))) # (\controller|rs1[3]~4_combout  & (\reg_file|data[12][20]~q  & ((\controller|rs1[2]~3_combout )))) ) ) )

	.dataa(!\reg_file|data[12][20]~q ),
	.datab(!\controller|rs1[3]~4_combout ),
	.datac(!\reg_file|data[0][20]~q ),
	.datad(!\controller|rs1[2]~3_combout ),
	.datae(!\reg_file|data[4][20]~q ),
	.dataf(!\reg_file|data[8][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux11~0 .extended_lut = "off";
defparam \reg_file|Mux11~0 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \reg_file|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y20_N5
dffeas \reg_file|data[14][20] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[20]~43_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[14][31]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[14][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[14][20] .is_wysiwyg = "true";
defparam \reg_file|data[14][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N5
dffeas \reg_file|data[15][20] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\rf_wrt_data_mux|out[20]~43_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[15][31]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[15][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[15][20] .is_wysiwyg = "true";
defparam \reg_file|data[15][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y25_N26
dffeas \reg_file|data[8][21] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[8][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[8][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[8][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[8][21] .is_wysiwyg = "true";
defparam \reg_file|data[8][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N5
dffeas \reg_file|data[0][23] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[23]~73_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[0][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[0][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[0][23] .is_wysiwyg = "true";
defparam \reg_file|data[0][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N39
cyclonev_lcell_comb \reg_file|Mux8~0 (
// Equation(s):
// \reg_file|Mux8~0_combout  = ( \reg_file|data[1][23]~q  & ( \controller|rs1[0]~1_combout  & ( (!\controller|rs1[1]~2_combout ) # (\reg_file|data[3][23]~q ) ) ) ) # ( !\reg_file|data[1][23]~q  & ( \controller|rs1[0]~1_combout  & ( 
// (\controller|rs1[1]~2_combout  & \reg_file|data[3][23]~q ) ) ) ) # ( \reg_file|data[1][23]~q  & ( !\controller|rs1[0]~1_combout  & ( (!\controller|rs1[1]~2_combout  & (\reg_file|data[0][23]~q )) # (\controller|rs1[1]~2_combout  & ((\reg_file|data[2][23]~q 
// ))) ) ) ) # ( !\reg_file|data[1][23]~q  & ( !\controller|rs1[0]~1_combout  & ( (!\controller|rs1[1]~2_combout  & (\reg_file|data[0][23]~q )) # (\controller|rs1[1]~2_combout  & ((\reg_file|data[2][23]~q ))) ) ) )

	.dataa(!\reg_file|data[0][23]~q ),
	.datab(!\controller|rs1[1]~2_combout ),
	.datac(!\reg_file|data[3][23]~q ),
	.datad(!\reg_file|data[2][23]~q ),
	.datae(!\reg_file|data[1][23]~q ),
	.dataf(!\controller|rs1[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux8~0 .extended_lut = "off";
defparam \reg_file|Mux8~0 .lut_mask = 64'h447744770303CFCF;
defparam \reg_file|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y17_N38
dffeas \reg_file|data[0][22] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[0][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[0][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[0][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[0][22] .is_wysiwyg = "true";
defparam \reg_file|data[0][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N15
cyclonev_lcell_comb \reg_file|Mux9~0 (
// Equation(s):
// \reg_file|Mux9~0_combout  = ( \reg_file|data[8][22]~q  & ( \reg_file|data[4][22]~q  & ( (!\controller|rs1[3]~4_combout  & (((\reg_file|data[0][22]~q )) # (\controller|rs1[2]~3_combout ))) # (\controller|rs1[3]~4_combout  & ((!\controller|rs1[2]~3_combout 
// ) # ((\reg_file|data[12][22]~q )))) ) ) ) # ( !\reg_file|data[8][22]~q  & ( \reg_file|data[4][22]~q  & ( (!\controller|rs1[3]~4_combout  & (((\reg_file|data[0][22]~q )) # (\controller|rs1[2]~3_combout ))) # (\controller|rs1[3]~4_combout  & 
// (\controller|rs1[2]~3_combout  & ((\reg_file|data[12][22]~q )))) ) ) ) # ( \reg_file|data[8][22]~q  & ( !\reg_file|data[4][22]~q  & ( (!\controller|rs1[3]~4_combout  & (!\controller|rs1[2]~3_combout  & (\reg_file|data[0][22]~q ))) # 
// (\controller|rs1[3]~4_combout  & ((!\controller|rs1[2]~3_combout ) # ((\reg_file|data[12][22]~q )))) ) ) ) # ( !\reg_file|data[8][22]~q  & ( !\reg_file|data[4][22]~q  & ( (!\controller|rs1[3]~4_combout  & (!\controller|rs1[2]~3_combout  & 
// (\reg_file|data[0][22]~q ))) # (\controller|rs1[3]~4_combout  & (\controller|rs1[2]~3_combout  & ((\reg_file|data[12][22]~q )))) ) ) )

	.dataa(!\controller|rs1[3]~4_combout ),
	.datab(!\controller|rs1[2]~3_combout ),
	.datac(!\reg_file|data[0][22]~q ),
	.datad(!\reg_file|data[12][22]~q ),
	.datae(!\reg_file|data[8][22]~q ),
	.dataf(!\reg_file|data[4][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux9~0 .extended_lut = "off";
defparam \reg_file|Mux9~0 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \reg_file|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y17_N8
dffeas \reg_file|data[1][28] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[1][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[1][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[1][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[1][28] .is_wysiwyg = "true";
defparam \reg_file|data[1][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N2
dffeas \reg_file|data[5][28] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[28]~65_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[5][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[5][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[5][28] .is_wysiwyg = "true";
defparam \reg_file|data[5][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N14
dffeas \reg_file|data[13][28] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[28]~65_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[13][31]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[13][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[13][28] .is_wysiwyg = "true";
defparam \reg_file|data[13][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N0
cyclonev_lcell_comb \reg_file|Mux3~1 (
// Equation(s):
// \reg_file|Mux3~1_combout  = ( \reg_file|data[5][28]~q  & ( \reg_file|data[1][28]~q  & ( (!\controller|rs1[3]~4_combout ) # ((!\controller|rs1[2]~3_combout  & ((\reg_file|data[9][28]~q ))) # (\controller|rs1[2]~3_combout  & (\reg_file|data[13][28]~q ))) ) 
// ) ) # ( !\reg_file|data[5][28]~q  & ( \reg_file|data[1][28]~q  & ( (!\controller|rs1[2]~3_combout  & (((!\controller|rs1[3]~4_combout ) # (\reg_file|data[9][28]~q )))) # (\controller|rs1[2]~3_combout  & (\reg_file|data[13][28]~q  & 
// (\controller|rs1[3]~4_combout ))) ) ) ) # ( \reg_file|data[5][28]~q  & ( !\reg_file|data[1][28]~q  & ( (!\controller|rs1[2]~3_combout  & (((\controller|rs1[3]~4_combout  & \reg_file|data[9][28]~q )))) # (\controller|rs1[2]~3_combout  & 
// (((!\controller|rs1[3]~4_combout )) # (\reg_file|data[13][28]~q ))) ) ) ) # ( !\reg_file|data[5][28]~q  & ( !\reg_file|data[1][28]~q  & ( (\controller|rs1[3]~4_combout  & ((!\controller|rs1[2]~3_combout  & ((\reg_file|data[9][28]~q ))) # 
// (\controller|rs1[2]~3_combout  & (\reg_file|data[13][28]~q )))) ) ) )

	.dataa(!\controller|rs1[2]~3_combout ),
	.datab(!\reg_file|data[13][28]~q ),
	.datac(!\controller|rs1[3]~4_combout ),
	.datad(!\reg_file|data[9][28]~q ),
	.datae(!\reg_file|data[5][28]~q ),
	.dataf(!\reg_file|data[1][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux3~1 .extended_lut = "off";
defparam \reg_file|Mux3~1 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \reg_file|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N30
cyclonev_lcell_comb \reg_file|Mux7~0 (
// Equation(s):
// \reg_file|Mux7~0_combout  = ( \reg_file|data[4][24]~q  & ( \reg_file|data[0][24]~q  & ( (!\controller|rs1[3]~4_combout ) # ((!\controller|rs1[2]~3_combout  & (\reg_file|data[8][24]~q )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[12][24]~q )))) ) 
// ) ) # ( !\reg_file|data[4][24]~q  & ( \reg_file|data[0][24]~q  & ( (!\controller|rs1[3]~4_combout  & (!\controller|rs1[2]~3_combout )) # (\controller|rs1[3]~4_combout  & ((!\controller|rs1[2]~3_combout  & (\reg_file|data[8][24]~q )) # 
// (\controller|rs1[2]~3_combout  & ((\reg_file|data[12][24]~q ))))) ) ) ) # ( \reg_file|data[4][24]~q  & ( !\reg_file|data[0][24]~q  & ( (!\controller|rs1[3]~4_combout  & (\controller|rs1[2]~3_combout )) # (\controller|rs1[3]~4_combout  & 
// ((!\controller|rs1[2]~3_combout  & (\reg_file|data[8][24]~q )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[12][24]~q ))))) ) ) ) # ( !\reg_file|data[4][24]~q  & ( !\reg_file|data[0][24]~q  & ( (\controller|rs1[3]~4_combout  & 
// ((!\controller|rs1[2]~3_combout  & (\reg_file|data[8][24]~q )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[12][24]~q ))))) ) ) )

	.dataa(!\controller|rs1[3]~4_combout ),
	.datab(!\controller|rs1[2]~3_combout ),
	.datac(!\reg_file|data[8][24]~q ),
	.datad(!\reg_file|data[12][24]~q ),
	.datae(!\reg_file|data[4][24]~q ),
	.dataf(!\reg_file|data[0][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux7~0 .extended_lut = "off";
defparam \reg_file|Mux7~0 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_file|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N47
dffeas \reg_file|data[2][27] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[2][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[2][31]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[2][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[2][27] .is_wysiwyg = "true";
defparam \reg_file|data[2][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N9
cyclonev_lcell_comb \reg_file|Mux4~0 (
// Equation(s):
// \reg_file|Mux4~0_combout  = ( \controller|rs1[1]~2_combout  & ( \reg_file|data[3][27]~q  & ( (\reg_file|data[2][27]~q ) # (\controller|rs1[0]~1_combout ) ) ) ) # ( !\controller|rs1[1]~2_combout  & ( \reg_file|data[3][27]~q  & ( 
// (!\controller|rs1[0]~1_combout  & (\reg_file|data[0][27]~q )) # (\controller|rs1[0]~1_combout  & ((\reg_file|data[1][27]~q ))) ) ) ) # ( \controller|rs1[1]~2_combout  & ( !\reg_file|data[3][27]~q  & ( (!\controller|rs1[0]~1_combout  & 
// \reg_file|data[2][27]~q ) ) ) ) # ( !\controller|rs1[1]~2_combout  & ( !\reg_file|data[3][27]~q  & ( (!\controller|rs1[0]~1_combout  & (\reg_file|data[0][27]~q )) # (\controller|rs1[0]~1_combout  & ((\reg_file|data[1][27]~q ))) ) ) )

	.dataa(!\controller|rs1[0]~1_combout ),
	.datab(!\reg_file|data[0][27]~q ),
	.datac(!\reg_file|data[1][27]~q ),
	.datad(!\reg_file|data[2][27]~q ),
	.datae(!\controller|rs1[1]~2_combout ),
	.dataf(!\reg_file|data[3][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux4~0 .extended_lut = "off";
defparam \reg_file|Mux4~0 .lut_mask = 64'h272700AA272755FF;
defparam \reg_file|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y17_N35
dffeas \reg_file|data[9][27] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[9][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[9][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[9][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[9][27] .is_wysiwyg = "true";
defparam \reg_file|data[9][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N9
cyclonev_lcell_comb \reg_file|Mux1~0 (
// Equation(s):
// \reg_file|Mux1~0_combout  = ( \controller|rs1[2]~3_combout  & ( \reg_file|data[8][30]~q  & ( (!\controller|rs1[3]~4_combout  & (\reg_file|data[4][30]~q )) # (\controller|rs1[3]~4_combout  & ((\reg_file|data[12][30]~q ))) ) ) ) # ( 
// !\controller|rs1[2]~3_combout  & ( \reg_file|data[8][30]~q  & ( (\reg_file|data[0][30]~q ) # (\controller|rs1[3]~4_combout ) ) ) ) # ( \controller|rs1[2]~3_combout  & ( !\reg_file|data[8][30]~q  & ( (!\controller|rs1[3]~4_combout  & 
// (\reg_file|data[4][30]~q )) # (\controller|rs1[3]~4_combout  & ((\reg_file|data[12][30]~q ))) ) ) ) # ( !\controller|rs1[2]~3_combout  & ( !\reg_file|data[8][30]~q  & ( (!\controller|rs1[3]~4_combout  & \reg_file|data[0][30]~q ) ) ) )

	.dataa(!\reg_file|data[4][30]~q ),
	.datab(!\controller|rs1[3]~4_combout ),
	.datac(!\reg_file|data[12][30]~q ),
	.datad(!\reg_file|data[0][30]~q ),
	.datae(!\controller|rs1[2]~3_combout ),
	.dataf(!\reg_file|data[8][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux1~0 .extended_lut = "off";
defparam \reg_file|Mux1~0 .lut_mask = 64'h00CC474733FF4747;
defparam \reg_file|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N24
cyclonev_lcell_comb \reg_file|Mux32~0 (
// Equation(s):
// \reg_file|Mux32~0_combout  = ( \controller|rs2[2]~0_combout  & ( \reg_file|data[8][31]~q  & ( (!\controller|rs2[3]~1_combout  & ((\reg_file|data[4][31]~q ))) # (\controller|rs2[3]~1_combout  & (\reg_file|data[12][31]~q )) ) ) ) # ( 
// !\controller|rs2[2]~0_combout  & ( \reg_file|data[8][31]~q  & ( (\controller|rs2[3]~1_combout ) # (\reg_file|data[0][31]~q ) ) ) ) # ( \controller|rs2[2]~0_combout  & ( !\reg_file|data[8][31]~q  & ( (!\controller|rs2[3]~1_combout  & 
// ((\reg_file|data[4][31]~q ))) # (\controller|rs2[3]~1_combout  & (\reg_file|data[12][31]~q )) ) ) ) # ( !\controller|rs2[2]~0_combout  & ( !\reg_file|data[8][31]~q  & ( (\reg_file|data[0][31]~q  & !\controller|rs2[3]~1_combout ) ) ) )

	.dataa(!\reg_file|data[0][31]~q ),
	.datab(!\reg_file|data[12][31]~q ),
	.datac(!\controller|rs2[3]~1_combout ),
	.datad(!\reg_file|data[4][31]~q ),
	.datae(!\controller|rs2[2]~0_combout ),
	.dataf(!\reg_file|data[8][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux32~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux32~0 .extended_lut = "off";
defparam \reg_file|Mux32~0 .lut_mask = 64'h505003F35F5F03F3;
defparam \reg_file|Mux32~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N27
cyclonev_lcell_comb \reg_file|Mux43~3 (
// Equation(s):
// \reg_file|Mux43~3_combout  = ( \controller|rs2[1]~3_combout  & ( \controller|rs2[0]~2_combout  & ( \reg_file|data[14][20]~q  ) ) ) # ( !\controller|rs2[1]~3_combout  & ( \controller|rs2[0]~2_combout  & ( \reg_file|data[12][20]~q  ) ) ) # ( 
// \controller|rs2[1]~3_combout  & ( !\controller|rs2[0]~2_combout  & ( \reg_file|data[15][20]~q  ) ) ) # ( !\controller|rs2[1]~3_combout  & ( !\controller|rs2[0]~2_combout  & ( \reg_file|data[13][20]~q  ) ) )

	.dataa(!\reg_file|data[13][20]~q ),
	.datab(!\reg_file|data[12][20]~q ),
	.datac(!\reg_file|data[15][20]~q ),
	.datad(!\reg_file|data[14][20]~q ),
	.datae(!\controller|rs2[1]~3_combout ),
	.dataf(!\controller|rs2[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux43~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux43~3 .extended_lut = "off";
defparam \reg_file|Mux43~3 .lut_mask = 64'h55550F0F333300FF;
defparam \reg_file|Mux43~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y24_N6
cyclonev_lcell_comb \reg_file|Mux42~0 (
// Equation(s):
// \reg_file|Mux42~0_combout  = ( \reg_file|data[4][21]~q  & ( \controller|rs2[2]~0_combout  & ( (!\controller|rs2[3]~1_combout ) # (\reg_file|data[12][21]~q ) ) ) ) # ( !\reg_file|data[4][21]~q  & ( \controller|rs2[2]~0_combout  & ( 
// (\controller|rs2[3]~1_combout  & \reg_file|data[12][21]~q ) ) ) ) # ( \reg_file|data[4][21]~q  & ( !\controller|rs2[2]~0_combout  & ( (!\controller|rs2[3]~1_combout  & ((\reg_file|data[0][21]~q ))) # (\controller|rs2[3]~1_combout  & 
// (\reg_file|data[8][21]~q )) ) ) ) # ( !\reg_file|data[4][21]~q  & ( !\controller|rs2[2]~0_combout  & ( (!\controller|rs2[3]~1_combout  & ((\reg_file|data[0][21]~q ))) # (\controller|rs2[3]~1_combout  & (\reg_file|data[8][21]~q )) ) ) )

	.dataa(!\controller|rs2[3]~1_combout ),
	.datab(!\reg_file|data[12][21]~q ),
	.datac(!\reg_file|data[8][21]~q ),
	.datad(!\reg_file|data[0][21]~q ),
	.datae(!\reg_file|data[4][21]~q ),
	.dataf(!\controller|rs2[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux42~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux42~0 .extended_lut = "off";
defparam \reg_file|Mux42~0 .lut_mask = 64'h05AF05AF1111BBBB;
defparam \reg_file|Mux42~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N21
cyclonev_lcell_comb \reg_file|Mux45~1 (
// Equation(s):
// \reg_file|Mux45~1_combout  = ( \reg_file|data[4][18]~q  & ( \reg_file|data[7][18]~q  & ( (!\controller|rs2[1]~3_combout  & (((\controller|rs2[0]~2_combout ) # (\reg_file|data[5][18]~q )))) # (\controller|rs2[1]~3_combout  & 
// (((!\controller|rs2[0]~2_combout )) # (\reg_file|data[6][18]~q ))) ) ) ) # ( !\reg_file|data[4][18]~q  & ( \reg_file|data[7][18]~q  & ( (!\controller|rs2[1]~3_combout  & (((\reg_file|data[5][18]~q  & !\controller|rs2[0]~2_combout )))) # 
// (\controller|rs2[1]~3_combout  & (((!\controller|rs2[0]~2_combout )) # (\reg_file|data[6][18]~q ))) ) ) ) # ( \reg_file|data[4][18]~q  & ( !\reg_file|data[7][18]~q  & ( (!\controller|rs2[1]~3_combout  & (((\controller|rs2[0]~2_combout ) # 
// (\reg_file|data[5][18]~q )))) # (\controller|rs2[1]~3_combout  & (\reg_file|data[6][18]~q  & ((\controller|rs2[0]~2_combout )))) ) ) ) # ( !\reg_file|data[4][18]~q  & ( !\reg_file|data[7][18]~q  & ( (!\controller|rs2[1]~3_combout  & 
// (((\reg_file|data[5][18]~q  & !\controller|rs2[0]~2_combout )))) # (\controller|rs2[1]~3_combout  & (\reg_file|data[6][18]~q  & ((\controller|rs2[0]~2_combout )))) ) ) )

	.dataa(!\reg_file|data[6][18]~q ),
	.datab(!\controller|rs2[1]~3_combout ),
	.datac(!\reg_file|data[5][18]~q ),
	.datad(!\controller|rs2[0]~2_combout ),
	.datae(!\reg_file|data[4][18]~q ),
	.dataf(!\reg_file|data[7][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux45~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux45~1 .extended_lut = "off";
defparam \reg_file|Mux45~1 .lut_mask = 64'h0C110CDD3F113FDD;
defparam \reg_file|Mux45~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N48
cyclonev_lcell_comb \reg_file|Mux44~1 (
// Equation(s):
// \reg_file|Mux44~1_combout  = ( \reg_file|data[1][19]~q  & ( \reg_file|data[9][19]~q  & ( (!\controller|rs2[2]~0_combout ) # ((!\controller|rs2[3]~1_combout  & ((\reg_file|data[5][19]~q ))) # (\controller|rs2[3]~1_combout  & (\reg_file|data[13][19]~q ))) ) 
// ) ) # ( !\reg_file|data[1][19]~q  & ( \reg_file|data[9][19]~q  & ( (!\controller|rs2[2]~0_combout  & (\controller|rs2[3]~1_combout )) # (\controller|rs2[2]~0_combout  & ((!\controller|rs2[3]~1_combout  & ((\reg_file|data[5][19]~q ))) # 
// (\controller|rs2[3]~1_combout  & (\reg_file|data[13][19]~q )))) ) ) ) # ( \reg_file|data[1][19]~q  & ( !\reg_file|data[9][19]~q  & ( (!\controller|rs2[2]~0_combout  & (!\controller|rs2[3]~1_combout )) # (\controller|rs2[2]~0_combout  & 
// ((!\controller|rs2[3]~1_combout  & ((\reg_file|data[5][19]~q ))) # (\controller|rs2[3]~1_combout  & (\reg_file|data[13][19]~q )))) ) ) ) # ( !\reg_file|data[1][19]~q  & ( !\reg_file|data[9][19]~q  & ( (\controller|rs2[2]~0_combout  & 
// ((!\controller|rs2[3]~1_combout  & ((\reg_file|data[5][19]~q ))) # (\controller|rs2[3]~1_combout  & (\reg_file|data[13][19]~q )))) ) ) )

	.dataa(!\controller|rs2[2]~0_combout ),
	.datab(!\controller|rs2[3]~1_combout ),
	.datac(!\reg_file|data[13][19]~q ),
	.datad(!\reg_file|data[5][19]~q ),
	.datae(!\reg_file|data[1][19]~q ),
	.dataf(!\reg_file|data[9][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux44~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux44~1 .extended_lut = "off";
defparam \reg_file|Mux44~1 .lut_mask = 64'h014589CD2367ABEF;
defparam \reg_file|Mux44~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N9
cyclonev_lcell_comb \reg_file|Mux48~1 (
// Equation(s):
// \reg_file|Mux48~1_combout  = ( \controller|rs2[2]~0_combout  & ( \controller|rs2[3]~1_combout  & ( \reg_file|data[13][15]~q  ) ) ) # ( !\controller|rs2[2]~0_combout  & ( \controller|rs2[3]~1_combout  & ( \reg_file|data[9][15]~q  ) ) ) # ( 
// \controller|rs2[2]~0_combout  & ( !\controller|rs2[3]~1_combout  & ( \reg_file|data[5][15]~q  ) ) ) # ( !\controller|rs2[2]~0_combout  & ( !\controller|rs2[3]~1_combout  & ( \reg_file|data[1][15]~q  ) ) )

	.dataa(!\reg_file|data[5][15]~q ),
	.datab(!\reg_file|data[1][15]~q ),
	.datac(!\reg_file|data[9][15]~q ),
	.datad(!\reg_file|data[13][15]~q ),
	.datae(!\controller|rs2[2]~0_combout ),
	.dataf(!\controller|rs2[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux48~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux48~1 .extended_lut = "off";
defparam \reg_file|Mux48~1 .lut_mask = 64'h333355550F0F00FF;
defparam \reg_file|Mux48~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N0
cyclonev_lcell_comb \reg_file|Mux51~0 (
// Equation(s):
// \reg_file|Mux51~0_combout  = ( \reg_file|data[4][12]~q  & ( \reg_file|data[8][12]~q  & ( (!\controller|rs2[3]~1_combout  & (((\controller|rs2[2]~0_combout )) # (\reg_file|data[0][12]~q ))) # (\controller|rs2[3]~1_combout  & 
// (((!\controller|rs2[2]~0_combout ) # (\reg_file|data[12][12]~q )))) ) ) ) # ( !\reg_file|data[4][12]~q  & ( \reg_file|data[8][12]~q  & ( (!\controller|rs2[3]~1_combout  & (\reg_file|data[0][12]~q  & (!\controller|rs2[2]~0_combout ))) # 
// (\controller|rs2[3]~1_combout  & (((!\controller|rs2[2]~0_combout ) # (\reg_file|data[12][12]~q )))) ) ) ) # ( \reg_file|data[4][12]~q  & ( !\reg_file|data[8][12]~q  & ( (!\controller|rs2[3]~1_combout  & (((\controller|rs2[2]~0_combout )) # 
// (\reg_file|data[0][12]~q ))) # (\controller|rs2[3]~1_combout  & (((\controller|rs2[2]~0_combout  & \reg_file|data[12][12]~q )))) ) ) ) # ( !\reg_file|data[4][12]~q  & ( !\reg_file|data[8][12]~q  & ( (!\controller|rs2[3]~1_combout  & 
// (\reg_file|data[0][12]~q  & (!\controller|rs2[2]~0_combout ))) # (\controller|rs2[3]~1_combout  & (((\controller|rs2[2]~0_combout  & \reg_file|data[12][12]~q )))) ) ) )

	.dataa(!\reg_file|data[0][12]~q ),
	.datab(!\controller|rs2[3]~1_combout ),
	.datac(!\controller|rs2[2]~0_combout ),
	.datad(!\reg_file|data[12][12]~q ),
	.datae(!\reg_file|data[4][12]~q ),
	.dataf(!\reg_file|data[8][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux51~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux51~0 .extended_lut = "off";
defparam \reg_file|Mux51~0 .lut_mask = 64'h40434C4F70737C7F;
defparam \reg_file|Mux51~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N42
cyclonev_lcell_comb \reg_file|Mux53~3 (
// Equation(s):
// \reg_file|Mux53~3_combout  = ( \reg_file|data[11][10]~q  & ( \reg_file|data[3][10]~q  & ( (!\controller|rs2[2]~0_combout ) # ((!\controller|rs2[3]~1_combout  & ((\reg_file|data[7][10]~q ))) # (\controller|rs2[3]~1_combout  & (\reg_file|data[15][10]~q ))) 
// ) ) ) # ( !\reg_file|data[11][10]~q  & ( \reg_file|data[3][10]~q  & ( (!\controller|rs2[3]~1_combout  & ((!\controller|rs2[2]~0_combout ) # ((\reg_file|data[7][10]~q )))) # (\controller|rs2[3]~1_combout  & (\controller|rs2[2]~0_combout  & 
// (\reg_file|data[15][10]~q ))) ) ) ) # ( \reg_file|data[11][10]~q  & ( !\reg_file|data[3][10]~q  & ( (!\controller|rs2[3]~1_combout  & (\controller|rs2[2]~0_combout  & ((\reg_file|data[7][10]~q )))) # (\controller|rs2[3]~1_combout  & 
// ((!\controller|rs2[2]~0_combout ) # ((\reg_file|data[15][10]~q )))) ) ) ) # ( !\reg_file|data[11][10]~q  & ( !\reg_file|data[3][10]~q  & ( (\controller|rs2[2]~0_combout  & ((!\controller|rs2[3]~1_combout  & ((\reg_file|data[7][10]~q ))) # 
// (\controller|rs2[3]~1_combout  & (\reg_file|data[15][10]~q )))) ) ) )

	.dataa(!\controller|rs2[3]~1_combout ),
	.datab(!\controller|rs2[2]~0_combout ),
	.datac(!\reg_file|data[15][10]~q ),
	.datad(!\reg_file|data[7][10]~q ),
	.datae(!\reg_file|data[11][10]~q ),
	.dataf(!\reg_file|data[3][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux53~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux53~3 .extended_lut = "off";
defparam \reg_file|Mux53~3 .lut_mask = 64'h0123456789ABCDEF;
defparam \reg_file|Mux53~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N48
cyclonev_lcell_comb \instMem|data~96 (
// Equation(s):
// \instMem|data~96_combout  = ( \pc|dataOut [6] & ( (\pc|dataOut [5] & (!\pc|dataOut [2] & (\pc|dataOut [7] & \pc|dataOut [9]))) ) ) # ( !\pc|dataOut [6] & ( (!\pc|dataOut [5] & ((!\pc|dataOut [2] & (\pc|dataOut [7] & !\pc|dataOut [9])) # (\pc|dataOut [2] & 
// (!\pc|dataOut [7] & \pc|dataOut [9])))) ) )

	.dataa(!\pc|dataOut [5]),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [7]),
	.datad(!\pc|dataOut [9]),
	.datae(gnd),
	.dataf(!\pc|dataOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~96_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~96 .extended_lut = "off";
defparam \instMem|data~96 .lut_mask = 64'h0820082000040004;
defparam \instMem|data~96 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N18
cyclonev_lcell_comb \reg_file|Mux41~0 (
// Equation(s):
// \reg_file|Mux41~0_combout  = ( \reg_file|data[1][22]~q  & ( \reg_file|data[2][22]~q  & ( (!\controller|rs2[1]~3_combout  & (((!\controller|rs2[0]~2_combout ) # (\reg_file|data[0][22]~q )))) # (\controller|rs2[1]~3_combout  & 
// (((\controller|rs2[0]~2_combout )) # (\reg_file|data[3][22]~q ))) ) ) ) # ( !\reg_file|data[1][22]~q  & ( \reg_file|data[2][22]~q  & ( (!\controller|rs2[1]~3_combout  & (((\controller|rs2[0]~2_combout  & \reg_file|data[0][22]~q )))) # 
// (\controller|rs2[1]~3_combout  & (((\controller|rs2[0]~2_combout )) # (\reg_file|data[3][22]~q ))) ) ) ) # ( \reg_file|data[1][22]~q  & ( !\reg_file|data[2][22]~q  & ( (!\controller|rs2[1]~3_combout  & (((!\controller|rs2[0]~2_combout ) # 
// (\reg_file|data[0][22]~q )))) # (\controller|rs2[1]~3_combout  & (\reg_file|data[3][22]~q  & (!\controller|rs2[0]~2_combout ))) ) ) ) # ( !\reg_file|data[1][22]~q  & ( !\reg_file|data[2][22]~q  & ( (!\controller|rs2[1]~3_combout  & 
// (((\controller|rs2[0]~2_combout  & \reg_file|data[0][22]~q )))) # (\controller|rs2[1]~3_combout  & (\reg_file|data[3][22]~q  & (!\controller|rs2[0]~2_combout ))) ) ) )

	.dataa(!\controller|rs2[1]~3_combout ),
	.datab(!\reg_file|data[3][22]~q ),
	.datac(!\controller|rs2[0]~2_combout ),
	.datad(!\reg_file|data[0][22]~q ),
	.datae(!\reg_file|data[1][22]~q ),
	.dataf(!\reg_file|data[2][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux41~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux41~0 .extended_lut = "off";
defparam \reg_file|Mux41~0 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \reg_file|Mux41~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N30
cyclonev_lcell_comb \reg_file|Mux36~2 (
// Equation(s):
// \reg_file|Mux36~2_combout  = ( \reg_file|data[14][27]~q  & ( \reg_file|data[6][27]~q  & ( ((!\controller|rs2[3]~1_combout  & ((\reg_file|data[2][27]~q ))) # (\controller|rs2[3]~1_combout  & (\reg_file|data[10][27]~q ))) # (\controller|rs2[2]~0_combout ) ) 
// ) ) # ( !\reg_file|data[14][27]~q  & ( \reg_file|data[6][27]~q  & ( (!\controller|rs2[3]~1_combout  & (((\reg_file|data[2][27]~q )) # (\controller|rs2[2]~0_combout ))) # (\controller|rs2[3]~1_combout  & (!\controller|rs2[2]~0_combout  & 
// (\reg_file|data[10][27]~q ))) ) ) ) # ( \reg_file|data[14][27]~q  & ( !\reg_file|data[6][27]~q  & ( (!\controller|rs2[3]~1_combout  & (!\controller|rs2[2]~0_combout  & ((\reg_file|data[2][27]~q )))) # (\controller|rs2[3]~1_combout  & 
// (((\reg_file|data[10][27]~q )) # (\controller|rs2[2]~0_combout ))) ) ) ) # ( !\reg_file|data[14][27]~q  & ( !\reg_file|data[6][27]~q  & ( (!\controller|rs2[2]~0_combout  & ((!\controller|rs2[3]~1_combout  & ((\reg_file|data[2][27]~q ))) # 
// (\controller|rs2[3]~1_combout  & (\reg_file|data[10][27]~q )))) ) ) )

	.dataa(!\controller|rs2[3]~1_combout ),
	.datab(!\controller|rs2[2]~0_combout ),
	.datac(!\reg_file|data[10][27]~q ),
	.datad(!\reg_file|data[2][27]~q ),
	.datae(!\reg_file|data[14][27]~q ),
	.dataf(!\reg_file|data[6][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux36~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux36~2 .extended_lut = "off";
defparam \reg_file|Mux36~2 .lut_mask = 64'h048C159D26AE37BF;
defparam \reg_file|Mux36~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N33
cyclonev_lcell_comb \instMem|data~102 (
// Equation(s):
// \instMem|data~102_combout  = ( \pc|dataOut [5] & ( (!\pc|dataOut [9] & \pc|dataOut [6]) ) ) # ( !\pc|dataOut [5] & ( (!\pc|dataOut [9] & (!\pc|dataOut [6] $ (\pc|dataOut [4]))) ) )

	.dataa(!\pc|dataOut [9]),
	.datab(gnd),
	.datac(!\pc|dataOut [6]),
	.datad(!\pc|dataOut [4]),
	.datae(gnd),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~102_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~102 .extended_lut = "off";
defparam \instMem|data~102 .lut_mask = 64'hA00AA00A0A0A0A0A;
defparam \instMem|data~102 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y24_N3
cyclonev_lcell_comb \alu|Equal0~13 (
// Equation(s):
// \alu|Equal0~13_combout  = ( \reg_file|Mux30~4_combout  & ( (\alu_in2_mux|out[1]~23_combout  & (!\alu_in2_mux|out[0]~7_combout  $ (\reg_file|Mux31~4_combout ))) ) ) # ( !\reg_file|Mux30~4_combout  & ( (!\alu_in2_mux|out[1]~23_combout  & 
// (!\alu_in2_mux|out[0]~7_combout  $ (\reg_file|Mux31~4_combout ))) ) )

	.dataa(gnd),
	.datab(!\alu_in2_mux|out[0]~7_combout ),
	.datac(!\reg_file|Mux31~4_combout ),
	.datad(!\alu_in2_mux|out[1]~23_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux30~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal0~13 .extended_lut = "off";
defparam \alu|Equal0~13 .lut_mask = 64'hC300C30000C300C3;
defparam \alu|Equal0~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N0
cyclonev_lcell_comb \alu|LessThan1~7 (
// Equation(s):
// \alu|LessThan1~7_combout  = ( \alu_in2_mux|out[5]~22_combout  & ( (!\alu_in2_mux|out[4]~21_combout  & (\reg_file|Mux26~4_combout  & \reg_file|Mux27~4_combout )) ) ) # ( !\alu_in2_mux|out[5]~22_combout  & ( ((!\alu_in2_mux|out[4]~21_combout  & 
// \reg_file|Mux27~4_combout )) # (\reg_file|Mux26~4_combout ) ) )

	.dataa(!\alu_in2_mux|out[4]~21_combout ),
	.datab(!\reg_file|Mux26~4_combout ),
	.datac(!\reg_file|Mux27~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_in2_mux|out[5]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan1~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan1~7 .extended_lut = "off";
defparam \alu|LessThan1~7 .lut_mask = 64'h3B3B3B3B02020202;
defparam \alu|LessThan1~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N9
cyclonev_lcell_comb \alu|LessThan1~14 (
// Equation(s):
// \alu|LessThan1~14_combout  = ( \reg_file|Mux17~4_combout  & ( \alu_in2_mux|out[14]~12_combout  & ( (\reg_file|Mux16~4_combout  & !\alu_in2_mux|out[15]~13_combout ) ) ) ) # ( !\reg_file|Mux17~4_combout  & ( \alu_in2_mux|out[14]~12_combout  & ( 
// (\reg_file|Mux16~4_combout  & !\alu_in2_mux|out[15]~13_combout ) ) ) ) # ( \reg_file|Mux17~4_combout  & ( !\alu_in2_mux|out[14]~12_combout  & ( (!\alu_in2_mux|out[15]~13_combout ) # (\reg_file|Mux16~4_combout ) ) ) ) # ( !\reg_file|Mux17~4_combout  & ( 
// !\alu_in2_mux|out[14]~12_combout  & ( (\reg_file|Mux16~4_combout  & !\alu_in2_mux|out[15]~13_combout ) ) ) )

	.dataa(!\reg_file|Mux16~4_combout ),
	.datab(gnd),
	.datac(!\alu_in2_mux|out[15]~13_combout ),
	.datad(gnd),
	.datae(!\reg_file|Mux17~4_combout ),
	.dataf(!\alu_in2_mux|out[14]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan1~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan1~14 .extended_lut = "off";
defparam \alu|LessThan1~14 .lut_mask = 64'h5050F5F550505050;
defparam \alu|LessThan1~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N45
cyclonev_lcell_comb \alu|LessThan0~4 (
// Equation(s):
// \alu|LessThan0~4_combout  = ( \reg_file|Mux28~4_combout  & ( (!\reg_file|Mux29~4_combout  & (\alu_in2_mux|out[3]~6_combout  & \alu_in2_mux|out[2]~5_combout )) ) ) # ( !\reg_file|Mux28~4_combout  & ( ((!\reg_file|Mux29~4_combout  & 
// \alu_in2_mux|out[2]~5_combout )) # (\alu_in2_mux|out[3]~6_combout ) ) )

	.dataa(!\reg_file|Mux29~4_combout ),
	.datab(gnd),
	.datac(!\alu_in2_mux|out[3]~6_combout ),
	.datad(!\alu_in2_mux|out[2]~5_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux28~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~4 .extended_lut = "off";
defparam \alu|LessThan0~4 .lut_mask = 64'h0FAF0FAF000A000A;
defparam \alu|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y24_N48
cyclonev_lcell_comb \alu|LessThan0~15 (
// Equation(s):
// \alu|LessThan0~15_combout  = ( \reg_file|Mux12~4_combout  & ( \reg_file|Mux45~4_combout  & ( (!\reg_file|Mux13~4_combout  & (((\alu_in2_mux|out[0]~0_combout  & \reg_file|Mux44~4_combout )) # (\alu_in2_mux|out[29]~1_combout ))) ) ) ) # ( 
// !\reg_file|Mux12~4_combout  & ( \reg_file|Mux45~4_combout  & ( ((\alu_in2_mux|out[0]~0_combout  & ((!\reg_file|Mux13~4_combout ) # (\reg_file|Mux44~4_combout )))) # (\alu_in2_mux|out[29]~1_combout ) ) ) ) # ( \reg_file|Mux12~4_combout  & ( 
// !\reg_file|Mux45~4_combout  & ( (!\reg_file|Mux13~4_combout  & \alu_in2_mux|out[29]~1_combout ) ) ) ) # ( !\reg_file|Mux12~4_combout  & ( !\reg_file|Mux45~4_combout  & ( ((\alu_in2_mux|out[0]~0_combout  & \reg_file|Mux44~4_combout )) # 
// (\alu_in2_mux|out[29]~1_combout ) ) ) )

	.dataa(!\reg_file|Mux13~4_combout ),
	.datab(!\alu_in2_mux|out[29]~1_combout ),
	.datac(!\alu_in2_mux|out[0]~0_combout ),
	.datad(!\reg_file|Mux44~4_combout ),
	.datae(!\reg_file|Mux12~4_combout ),
	.dataf(!\reg_file|Mux45~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~15 .extended_lut = "off";
defparam \alu|LessThan0~15 .lut_mask = 64'h333F22223B3F222A;
defparam \alu|LessThan0~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N33
cyclonev_lcell_comb \alu|LessThan0~16 (
// Equation(s):
// \alu|LessThan0~16_combout  = ( \alu_in2_mux|out[20]~24_combout  & ( \alu|LessThan0~15_combout  & ( (!\alu_in2_mux|out[21]~25_combout  & ((!\reg_file|Mux10~4_combout ) # (!\reg_file|Mux11~4_combout ))) # (\alu_in2_mux|out[21]~25_combout  & 
// (!\reg_file|Mux10~4_combout  & !\reg_file|Mux11~4_combout )) ) ) ) # ( !\alu_in2_mux|out[20]~24_combout  & ( \alu|LessThan0~15_combout  & ( (!\alu_in2_mux|out[21]~25_combout ) # (!\reg_file|Mux10~4_combout ) ) ) ) # ( \alu_in2_mux|out[20]~24_combout  & ( 
// !\alu|LessThan0~15_combout  & ( (!\alu_in2_mux|out[21]~25_combout  & !\reg_file|Mux10~4_combout ) ) ) ) # ( !\alu_in2_mux|out[20]~24_combout  & ( !\alu|LessThan0~15_combout  & ( (!\alu_in2_mux|out[21]~25_combout  & ((!\reg_file|Mux10~4_combout ) # 
// (!\reg_file|Mux11~4_combout ))) # (\alu_in2_mux|out[21]~25_combout  & (!\reg_file|Mux10~4_combout  & !\reg_file|Mux11~4_combout )) ) ) )

	.dataa(!\alu_in2_mux|out[21]~25_combout ),
	.datab(!\reg_file|Mux10~4_combout ),
	.datac(!\reg_file|Mux11~4_combout ),
	.datad(gnd),
	.datae(!\alu_in2_mux|out[20]~24_combout ),
	.dataf(!\alu|LessThan0~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~16 .extended_lut = "off";
defparam \alu|LessThan0~16 .lut_mask = 64'hE8E88888EEEEE8E8;
defparam \alu|LessThan0~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N27
cyclonev_lcell_comb \alu|LessThan0~21 (
// Equation(s):
// \alu|LessThan0~21_combout  = ( \alu_in2_mux|out[29]~1_combout  & ( !\reg_file|Mux8~4_combout  ) ) # ( !\alu_in2_mux|out[29]~1_combout  & ( (\reg_file|Mux40~4_combout  & (\alu_in2_mux|out[0]~0_combout  & !\reg_file|Mux8~4_combout )) ) )

	.dataa(!\reg_file|Mux40~4_combout ),
	.datab(!\alu_in2_mux|out[0]~0_combout ),
	.datac(!\reg_file|Mux8~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_in2_mux|out[29]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~21 .extended_lut = "off";
defparam \alu|LessThan0~21 .lut_mask = 64'h10101010F0F0F0F0;
defparam \alu|LessThan0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N33
cyclonev_lcell_comb \alu|Mux31~12 (
// Equation(s):
// \alu|Mux31~12_combout  = (\controller|WideOr1~2_combout  & !\controller|WideOr3~2_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|WideOr1~2_combout ),
	.datad(!\controller|WideOr3~2_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux31~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux31~12 .extended_lut = "off";
defparam \alu|Mux31~12 .lut_mask = 64'h0F000F000F000F00;
defparam \alu|Mux31~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N6
cyclonev_lcell_comb \alu|Mux31~17 (
// Equation(s):
// \alu|Mux31~17_combout  = ( \controller|WideOr0~3_combout  & ( !\controller|alu_op[4]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|alu_op[4]~1_combout ),
	.datae(gnd),
	.dataf(!\controller|WideOr0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux31~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux31~17 .extended_lut = "off";
defparam \alu|Mux31~17 .lut_mask = 64'h00000000FF00FF00;
defparam \alu|Mux31~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N18
cyclonev_lcell_comb \rf_wrt_data_mux|out[0]~0 (
// Equation(s):
// \rf_wrt_data_mux|out[0]~0_combout  = ( \pc|dataOut [0] & ( ((!\alu|Mux31~18_combout  & !\controller|rf_wrt_data_sel[0]~0_combout )) # (\controller|pc_sel[1]~0_combout ) ) ) # ( !\pc|dataOut [0] & ( (!\alu|Mux31~18_combout  & 
// (!\controller|rf_wrt_data_sel[0]~0_combout  & !\controller|pc_sel[1]~0_combout )) ) )

	.dataa(!\alu|Mux31~18_combout ),
	.datab(gnd),
	.datac(!\controller|rf_wrt_data_sel[0]~0_combout ),
	.datad(!\controller|pc_sel[1]~0_combout ),
	.datae(gnd),
	.dataf(!\pc|dataOut [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[0]~0 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[0]~0 .lut_mask = 64'hA000A000A0FFA0FF;
defparam \rf_wrt_data_mux|out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N18
cyclonev_lcell_comb \alu|Mux27~1 (
// Equation(s):
// \alu|Mux27~1_combout  = ( \controller|WideOr2~2_combout  & ( (!\reg_file|Mux27~4_combout  & (!\alu_in2_mux|out[4]~21_combout  & (\alu|Mux19~0_combout ))) # (\reg_file|Mux27~4_combout  & (\alu_in2_mux|out[4]~21_combout  & ((!\alu|Mux19~0_combout ) # 
// (\controller|WideOr3~2_combout )))) ) ) # ( !\controller|WideOr2~2_combout  & ( (!\reg_file|Mux27~4_combout  & (\alu|Mux19~0_combout  & ((\controller|WideOr3~2_combout ) # (\alu_in2_mux|out[4]~21_combout )))) # (\reg_file|Mux27~4_combout  & 
// (!\alu_in2_mux|out[4]~21_combout  $ ((!\alu|Mux19~0_combout )))) ) )

	.dataa(!\reg_file|Mux27~4_combout ),
	.datab(!\alu_in2_mux|out[4]~21_combout ),
	.datac(!\alu|Mux19~0_combout ),
	.datad(!\controller|WideOr3~2_combout ),
	.datae(gnd),
	.dataf(!\controller|WideOr2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux27~1 .extended_lut = "off";
defparam \alu|Mux27~1 .lut_mask = 64'h161E161E18191819;
defparam \alu|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N36
cyclonev_lcell_comb \clk_divider|LessThan0~0 (
// Equation(s):
// \clk_divider|LessThan0~0_combout  = ( \clk_divider|count_100hz [2] & ( !\clk_divider|count_100hz [8] & ( (!\clk_divider|count_100hz [0]) # ((!\clk_divider|count_100hz [4]) # ((!\clk_divider|count_100hz [1]) # (!\clk_divider|count_100hz [3]))) ) ) ) # ( 
// !\clk_divider|count_100hz [2] & ( !\clk_divider|count_100hz [8] ) )

	.dataa(!\clk_divider|count_100hz [0]),
	.datab(!\clk_divider|count_100hz [4]),
	.datac(!\clk_divider|count_100hz [1]),
	.datad(!\clk_divider|count_100hz [3]),
	.datae(!\clk_divider|count_100hz [2]),
	.dataf(!\clk_divider|count_100hz [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divider|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divider|LessThan0~0 .extended_lut = "off";
defparam \clk_divider|LessThan0~0 .lut_mask = 64'hFFFFFFFE00000000;
defparam \clk_divider|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N18
cyclonev_lcell_comb \clk_divider|LessThan0~1 (
// Equation(s):
// \clk_divider|LessThan0~1_combout  = ( !\clk_divider|count_100hz [7] & ( !\clk_divider|count_100hz [6] & ( (!\clk_divider|count_100hz [9] & !\clk_divider|count_100hz [5]) ) ) )

	.dataa(!\clk_divider|count_100hz [9]),
	.datab(gnd),
	.datac(!\clk_divider|count_100hz [5]),
	.datad(gnd),
	.datae(!\clk_divider|count_100hz [7]),
	.dataf(!\clk_divider|count_100hz [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divider|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divider|LessThan0~1 .extended_lut = "off";
defparam \clk_divider|LessThan0~1 .lut_mask = 64'hA0A0000000000000;
defparam \clk_divider|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N33
cyclonev_lcell_comb \clk_divider|LessThan0~2 (
// Equation(s):
// \clk_divider|LessThan0~2_combout  = ( \clk_divider|count_100hz [13] & ( \clk_divider|count_100hz [11] & ( (\clk_divider|count_100hz [12] & \clk_divider|count_100hz [10]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_divider|count_100hz [12]),
	.datad(!\clk_divider|count_100hz [10]),
	.datae(!\clk_divider|count_100hz [13]),
	.dataf(!\clk_divider|count_100hz [11]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divider|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divider|LessThan0~2 .extended_lut = "off";
defparam \clk_divider|LessThan0~2 .lut_mask = 64'h000000000000000F;
defparam \clk_divider|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N0
cyclonev_lcell_comb \clk_divider|LessThan0~3 (
// Equation(s):
// \clk_divider|LessThan0~3_combout  = ( \clk_divider|LessThan0~0_combout  & ( \clk_divider|LessThan0~1_combout  & ( (!\clk_divider|count_100hz [16] & ((!\clk_divider|count_100hz [15]) # (!\clk_divider|count_100hz [14]))) ) ) ) # ( 
// !\clk_divider|LessThan0~0_combout  & ( \clk_divider|LessThan0~1_combout  & ( (!\clk_divider|count_100hz [16] & ((!\clk_divider|count_100hz [15]) # ((!\clk_divider|LessThan0~2_combout  & !\clk_divider|count_100hz [14])))) ) ) ) # ( 
// \clk_divider|LessThan0~0_combout  & ( !\clk_divider|LessThan0~1_combout  & ( (!\clk_divider|count_100hz [16] & ((!\clk_divider|count_100hz [15]) # ((!\clk_divider|LessThan0~2_combout  & !\clk_divider|count_100hz [14])))) ) ) ) # ( 
// !\clk_divider|LessThan0~0_combout  & ( !\clk_divider|LessThan0~1_combout  & ( (!\clk_divider|count_100hz [16] & ((!\clk_divider|count_100hz [15]) # ((!\clk_divider|LessThan0~2_combout  & !\clk_divider|count_100hz [14])))) ) ) )

	.dataa(!\clk_divider|count_100hz [15]),
	.datab(!\clk_divider|count_100hz [16]),
	.datac(!\clk_divider|LessThan0~2_combout ),
	.datad(!\clk_divider|count_100hz [14]),
	.datae(!\clk_divider|LessThan0~0_combout ),
	.dataf(!\clk_divider|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divider|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divider|LessThan0~3 .extended_lut = "off";
defparam \clk_divider|LessThan0~3 .lut_mask = 64'hC888C888C888CC88;
defparam \clk_divider|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N54
cyclonev_lcell_comb \clk_divider|LessThan0~4 (
// Equation(s):
// \clk_divider|LessThan0~4_combout  = ( \clk_divider|count_100hz [21] & ( \clk_divider|count_100hz [20] & ( (\clk_divider|count_100hz [17] & (\clk_divider|count_100hz [18] & \clk_divider|count_100hz [19])) ) ) )

	.dataa(!\clk_divider|count_100hz [17]),
	.datab(!\clk_divider|count_100hz [18]),
	.datac(!\clk_divider|count_100hz [19]),
	.datad(gnd),
	.datae(!\clk_divider|count_100hz [21]),
	.dataf(!\clk_divider|count_100hz [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divider|LessThan0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divider|LessThan0~4 .extended_lut = "off";
defparam \clk_divider|LessThan0~4 .lut_mask = 64'h0000000000000101;
defparam \clk_divider|LessThan0~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X42_Y2_N48
cyclonev_lcell_comb \clk_divider|LessThan0~5 (
// Equation(s):
// \clk_divider|LessThan0~5_combout  = ( !\clk_divider|count_100hz [29] & ( !\clk_divider|count_100hz [30] & ( (!\clk_divider|count_100hz [31] & !\clk_divider|count_100hz [24]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\clk_divider|count_100hz [31]),
	.datad(!\clk_divider|count_100hz [24]),
	.datae(!\clk_divider|count_100hz [29]),
	.dataf(!\clk_divider|count_100hz [30]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divider|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divider|LessThan0~5 .extended_lut = "off";
defparam \clk_divider|LessThan0~5 .lut_mask = 64'hF000000000000000;
defparam \clk_divider|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N42
cyclonev_lcell_comb \clk_divider|LessThan0~6 (
// Equation(s):
// \clk_divider|LessThan0~6_combout  = ( !\clk_divider|count_100hz [27] & ( \clk_divider|LessThan0~5_combout  & ( (!\clk_divider|count_100hz [28] & (!\clk_divider|count_100hz [26] & !\clk_divider|count_100hz [25])) ) ) )

	.dataa(gnd),
	.datab(!\clk_divider|count_100hz [28]),
	.datac(!\clk_divider|count_100hz [26]),
	.datad(!\clk_divider|count_100hz [25]),
	.datae(!\clk_divider|count_100hz [27]),
	.dataf(!\clk_divider|LessThan0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divider|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divider|LessThan0~6 .extended_lut = "off";
defparam \clk_divider|LessThan0~6 .lut_mask = 64'h00000000C0000000;
defparam \clk_divider|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N9
cyclonev_lcell_comb \clk_divider|c0~0 (
// Equation(s):
// \clk_divider|c0~0_combout  = ( \clk_divider|LessThan0~4_combout  & ( \clk_divider|c0~q  & ( (\clk_divider|LessThan0~6_combout  & ((!\clk_divider|count_100hz [23]) # ((!\clk_divider|count_100hz [22] & \clk_divider|LessThan0~3_combout )))) ) ) ) # ( 
// !\clk_divider|LessThan0~4_combout  & ( \clk_divider|c0~q  & ( (\clk_divider|LessThan0~6_combout  & ((!\clk_divider|count_100hz [23]) # (!\clk_divider|count_100hz [22]))) ) ) ) # ( \clk_divider|LessThan0~4_combout  & ( !\clk_divider|c0~q  & ( 
// (!\clk_divider|LessThan0~6_combout ) # ((\clk_divider|count_100hz [23] & ((!\clk_divider|LessThan0~3_combout ) # (\clk_divider|count_100hz [22])))) ) ) ) # ( !\clk_divider|LessThan0~4_combout  & ( !\clk_divider|c0~q  & ( (!\clk_divider|LessThan0~6_combout 
// ) # ((\clk_divider|count_100hz [23] & \clk_divider|count_100hz [22])) ) ) )

	.dataa(!\clk_divider|count_100hz [23]),
	.datab(!\clk_divider|count_100hz [22]),
	.datac(!\clk_divider|LessThan0~6_combout ),
	.datad(!\clk_divider|LessThan0~3_combout ),
	.datae(!\clk_divider|LessThan0~4_combout ),
	.dataf(!\clk_divider|c0~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divider|c0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divider|c0~0 .extended_lut = "off";
defparam \clk_divider|c0~0 .lut_mask = 64'hF1F1F5F10E0E0A0E;
defparam \clk_divider|c0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y16_N49
dffeas \dataMem|sw_reg[2] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\dataMem|sw_reg[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMem|sw_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|sw_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|sw_reg[2] .is_wysiwyg = "true";
defparam \dataMem|sw_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N48
cyclonev_lcell_comb \alu|Mux30~0 (
// Equation(s):
// \alu|Mux30~0_combout  = ( \alu_in2_mux|out[1]~23_combout  & ( \controller|WideOr3~2_combout  & ( (!\alu|Add1~61_sumout  & !\controller|WideOr2~2_combout ) ) ) ) # ( !\alu_in2_mux|out[1]~23_combout  & ( \controller|WideOr3~2_combout  & ( 
// (!\controller|WideOr2~2_combout  & (!\alu|Add1~61_sumout )) # (\controller|WideOr2~2_combout  & ((!\reg_file|Mux30~4_combout ))) ) ) ) # ( \alu_in2_mux|out[1]~23_combout  & ( !\controller|WideOr3~2_combout  & ( (!\alu|Add0~61_sumout  & 
// !\controller|WideOr2~2_combout ) ) ) ) # ( !\alu_in2_mux|out[1]~23_combout  & ( !\controller|WideOr3~2_combout  & ( (!\controller|WideOr2~2_combout  & (!\alu|Add0~61_sumout )) # (\controller|WideOr2~2_combout  & ((!\reg_file|Mux30~4_combout ))) ) ) )

	.dataa(!\alu|Add0~61_sumout ),
	.datab(!\alu|Add1~61_sumout ),
	.datac(!\reg_file|Mux30~4_combout ),
	.datad(!\controller|WideOr2~2_combout ),
	.datae(!\alu_in2_mux|out[1]~23_combout ),
	.dataf(!\controller|WideOr3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux30~0 .extended_lut = "off";
defparam \alu|Mux30~0 .lut_mask = 64'hAAF0AA00CCF0CC00;
defparam \alu|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y16_N28
dffeas \dataMem|key_reg[3] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\dataMem|key_reg[3]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMem|key_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|key_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|key_reg[3] .is_wysiwyg = "true";
defparam \dataMem|key_reg[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N54
cyclonev_lcell_comb \rf_wrt_data_mux|out[3]~19 (
// Equation(s):
// \rf_wrt_data_mux|out[3]~19_combout  = ( \dataMem|key_reg [3] & ( \alu|Mux2~0_combout  & ( ((!\alu|Mux29~3_combout  & ((\alu|Mux2~1_combout ) # (\alu|Mux2~3_combout )))) # (\rf_wrt_data_mux|out[0]~2_combout ) ) ) ) # ( \dataMem|key_reg [3] & ( 
// !\alu|Mux2~0_combout  & ( ((!\alu|Mux29~3_combout  & \alu|Mux2~3_combout )) # (\rf_wrt_data_mux|out[0]~2_combout ) ) ) )

	.dataa(!\alu|Mux29~3_combout ),
	.datab(!\alu|Mux2~3_combout ),
	.datac(!\alu|Mux2~1_combout ),
	.datad(!\rf_wrt_data_mux|out[0]~2_combout ),
	.datae(!\dataMem|key_reg [3]),
	.dataf(!\alu|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[3]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[3]~19 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[3]~19 .lut_mask = 64'h000022FF00002AFF;
defparam \rf_wrt_data_mux|out[3]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N27
cyclonev_lcell_comb \pc_mux|out[6]~11 (
// Equation(s):
// \pc_mux|out[6]~11_combout  = ( \controller|pc_sel[1]~0_combout  & ( !\controller|WideOr4~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|WideOr4~1_combout ),
	.datae(gnd),
	.dataf(!\controller|pc_sel[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[6]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[6]~11 .extended_lut = "off";
defparam \pc_mux|out[6]~11 .lut_mask = 64'h00000000FF00FF00;
defparam \pc_mux|out[6]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N39
cyclonev_lcell_comb \pc_mux|out[0]~12 (
// Equation(s):
// \pc_mux|out[0]~12_combout  = ( \pc_mux|out[6]~11_combout  & ( !\alu|Mux31~18_combout  ) )

	.dataa(gnd),
	.datab(!\alu|Mux31~18_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\pc_mux|out[6]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[0]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[0]~12 .extended_lut = "off";
defparam \pc_mux|out[0]~12 .lut_mask = 64'h00000000CCCCCCCC;
defparam \pc_mux|out[0]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N51
cyclonev_lcell_comb \alu|Mux16~0 (
// Equation(s):
// \alu|Mux16~0_combout  = ( !\alu_in2_mux|out[15]~13_combout  & ( !\reg_file|Mux16~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_file|Mux16~4_combout ),
	.datae(gnd),
	.dataf(!\alu_in2_mux|out[15]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux16~0 .extended_lut = "off";
defparam \alu|Mux16~0 .lut_mask = 64'hFF00FF0000000000;
defparam \alu|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N45
cyclonev_lcell_comb \alu|Mux16~1 (
// Equation(s):
// \alu|Mux16~1_combout  = ( \alu|Add0~73_sumout  & ( \alu|Mux16~0_combout  & ( (!\controller|WideOr2~2_combout  & (\alu|Mux29~1_combout  & ((!\controller|WideOr3~2_combout ) # (\alu|Add1~77_sumout )))) ) ) ) # ( !\alu|Add0~73_sumout  & ( 
// \alu|Mux16~0_combout  & ( (\controller|WideOr3~2_combout  & (!\controller|WideOr2~2_combout  & (\alu|Add1~77_sumout  & \alu|Mux29~1_combout ))) ) ) ) # ( \alu|Add0~73_sumout  & ( !\alu|Mux16~0_combout  & ( (\alu|Mux29~1_combout  & 
// ((!\controller|WideOr3~2_combout ) # ((\alu|Add1~77_sumout ) # (\controller|WideOr2~2_combout )))) ) ) ) # ( !\alu|Add0~73_sumout  & ( !\alu|Mux16~0_combout  & ( (\alu|Mux29~1_combout  & (((\controller|WideOr3~2_combout  & \alu|Add1~77_sumout )) # 
// (\controller|WideOr2~2_combout ))) ) ) )

	.dataa(!\controller|WideOr3~2_combout ),
	.datab(!\controller|WideOr2~2_combout ),
	.datac(!\alu|Add1~77_sumout ),
	.datad(!\alu|Mux29~1_combout ),
	.datae(!\alu|Add0~73_sumout ),
	.dataf(!\alu|Mux16~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux16~1 .extended_lut = "off";
defparam \alu|Mux16~1 .lut_mask = 64'h003700BF0004008C;
defparam \alu|Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N0
cyclonev_lcell_comb \alu|Mux13~0 (
// Equation(s):
// \alu|Mux13~0_combout  = ( \controller|WideOr2~2_combout  & ( \reg_file|Mux13~4_combout  & ( (!\alu_in2_mux|out[18]~32_combout ) # (\controller|WideOr3~2_combout ) ) ) ) # ( !\controller|WideOr2~2_combout  & ( \reg_file|Mux13~4_combout  & ( 
// (!\controller|WideOr3~2_combout  & ((\alu|Add0~85_sumout ))) # (\controller|WideOr3~2_combout  & (\alu|Add1~89_sumout )) ) ) ) # ( \controller|WideOr2~2_combout  & ( !\reg_file|Mux13~4_combout  & ( (\controller|WideOr3~2_combout  & 
// !\alu_in2_mux|out[18]~32_combout ) ) ) ) # ( !\controller|WideOr2~2_combout  & ( !\reg_file|Mux13~4_combout  & ( (!\controller|WideOr3~2_combout  & ((\alu|Add0~85_sumout ))) # (\controller|WideOr3~2_combout  & (\alu|Add1~89_sumout )) ) ) )

	.dataa(!\controller|WideOr3~2_combout ),
	.datab(!\alu|Add1~89_sumout ),
	.datac(!\alu|Add0~85_sumout ),
	.datad(!\alu_in2_mux|out[18]~32_combout ),
	.datae(!\controller|WideOr2~2_combout ),
	.dataf(!\reg_file|Mux13~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux13~0 .extended_lut = "off";
defparam \alu|Mux13~0 .lut_mask = 64'h1B1B55001B1BFF55;
defparam \alu|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N18
cyclonev_lcell_comb \alu|Mux9~1 (
// Equation(s):
// \alu|Mux9~1_combout  = ( \controller|WideOr2~2_combout  & ( \reg_file|Mux9~4_combout  & ( (!\alu_in2_mux|out[22]~26_combout  & \controller|WideOr3~2_combout ) ) ) ) # ( !\controller|WideOr2~2_combout  & ( \reg_file|Mux9~4_combout  & ( 
// \alu_in2_mux|out[22]~26_combout  ) ) ) # ( \controller|WideOr2~2_combout  & ( !\reg_file|Mux9~4_combout  & ( \alu_in2_mux|out[22]~26_combout  ) ) ) # ( !\controller|WideOr2~2_combout  & ( !\reg_file|Mux9~4_combout  & ( (!\alu_in2_mux|out[22]~26_combout ) 
// # (\controller|WideOr3~2_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_in2_mux|out[22]~26_combout ),
	.datad(!\controller|WideOr3~2_combout ),
	.datae(!\controller|WideOr2~2_combout ),
	.dataf(!\reg_file|Mux9~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux9~1 .extended_lut = "off";
defparam \alu|Mux9~1 .lut_mask = 64'hF0FF0F0F0F0F00F0;
defparam \alu|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N45
cyclonev_lcell_comb \dataMem|key_reg[3]~0 (
// Equation(s):
// \dataMem|key_reg[3]~0_combout  = ( \alu|Mux2~0_combout  & ( (!\alu|Mux2~1_combout  & (!\alu|Mux2~3_combout  & \controller|mem_wrt_en~2_combout )) ) ) # ( !\alu|Mux2~0_combout  & ( (!\alu|Mux2~3_combout  & \controller|mem_wrt_en~2_combout ) ) )

	.dataa(gnd),
	.datab(!\alu|Mux2~1_combout ),
	.datac(!\alu|Mux2~3_combout ),
	.datad(!\controller|mem_wrt_en~2_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem|key_reg[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem|key_reg[3]~0 .extended_lut = "off";
defparam \dataMem|key_reg[3]~0 .lut_mask = 64'h00F000F000C000C0;
defparam \dataMem|key_reg[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N48
cyclonev_lcell_comb \clk_divider|LessThan0~7 (
// Equation(s):
// \clk_divider|LessThan0~7_combout  = ( \clk_divider|LessThan0~3_combout  & ( \clk_divider|LessThan0~6_combout  & ( (\clk_divider|count_100hz [23] & \clk_divider|count_100hz [22]) ) ) ) # ( !\clk_divider|LessThan0~3_combout  & ( 
// \clk_divider|LessThan0~6_combout  & ( (\clk_divider|count_100hz [23] & ((\clk_divider|count_100hz [22]) # (\clk_divider|LessThan0~4_combout ))) ) ) ) # ( \clk_divider|LessThan0~3_combout  & ( !\clk_divider|LessThan0~6_combout  ) ) # ( 
// !\clk_divider|LessThan0~3_combout  & ( !\clk_divider|LessThan0~6_combout  ) )

	.dataa(!\clk_divider|count_100hz [23]),
	.datab(gnd),
	.datac(!\clk_divider|LessThan0~4_combout ),
	.datad(!\clk_divider|count_100hz [22]),
	.datae(!\clk_divider|LessThan0~3_combout ),
	.dataf(!\clk_divider|LessThan0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divider|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divider|LessThan0~7 .extended_lut = "off";
defparam \clk_divider|LessThan0~7 .lut_mask = 64'hFFFFFFFF05550055;
defparam \clk_divider|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N54
cyclonev_lcell_comb \pc_mux|out[13]~16 (
// Equation(s):
// \pc_mux|out[13]~16_combout  = ( \pc_mux|Equal0~1_combout  & ( \alu|Mux18~1_combout  & ( (!\pc_mux|Equal0~0_combout  & ((\pc_plus_4_plus_imm_adder|Add0~49_sumout ))) # (\pc_mux|Equal0~0_combout  & (\pc_plus_4_adder|Add0~49_sumout )) ) ) ) # ( 
// !\pc_mux|Equal0~1_combout  & ( \alu|Mux18~1_combout  & ( (!\pc_mux|Equal0~0_combout ) # (\pc_plus_4_adder|Add0~49_sumout ) ) ) ) # ( \pc_mux|Equal0~1_combout  & ( !\alu|Mux18~1_combout  & ( (!\pc_mux|Equal0~0_combout  & 
// ((\pc_plus_4_plus_imm_adder|Add0~49_sumout ))) # (\pc_mux|Equal0~0_combout  & (\pc_plus_4_adder|Add0~49_sumout )) ) ) ) # ( !\pc_mux|Equal0~1_combout  & ( !\alu|Mux18~1_combout  & ( (!\pc_mux|Equal0~0_combout  & ((\alu|Mux18~2_combout ))) # 
// (\pc_mux|Equal0~0_combout  & (\pc_plus_4_adder|Add0~49_sumout )) ) ) )

	.dataa(!\pc_plus_4_adder|Add0~49_sumout ),
	.datab(!\pc_plus_4_plus_imm_adder|Add0~49_sumout ),
	.datac(!\pc_mux|Equal0~0_combout ),
	.datad(!\alu|Mux18~2_combout ),
	.datae(!\pc_mux|Equal0~1_combout ),
	.dataf(!\alu|Mux18~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[13]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[13]~16 .extended_lut = "off";
defparam \pc_mux|out[13]~16 .lut_mask = 64'h05F53535F5F53535;
defparam \pc_mux|out[13]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N42
cyclonev_lcell_comb \pc_mux|out[31]~17 (
// Equation(s):
// \pc_mux|out[31]~17_combout  = ( \pc_mux|Equal0~0_combout  & ( \pc_plus_4_adder|Add0~53_sumout  ) ) # ( !\pc_mux|Equal0~0_combout  & ( (\pc_mux|Equal0~1_combout  & \pc_plus_4_plus_imm_adder|Add0~53_sumout ) ) )

	.dataa(!\pc_plus_4_adder|Add0~53_sumout ),
	.datab(gnd),
	.datac(!\pc_mux|Equal0~1_combout ),
	.datad(!\pc_plus_4_plus_imm_adder|Add0~53_sumout ),
	.datae(!\pc_mux|Equal0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[31]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[31]~17 .extended_lut = "off";
defparam \pc_mux|out[31]~17 .lut_mask = 64'h000F5555000F5555;
defparam \pc_mux|out[31]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N0
cyclonev_lcell_comb \pc_mux|out[31]~18 (
// Equation(s):
// \pc_mux|out[31]~18_combout  = ( \controller|pc_sel[1]~0_combout  & ( \pc_mux|out[31]~17_combout  ) ) # ( !\controller|pc_sel[1]~0_combout  & ( \pc_mux|out[31]~17_combout  ) ) # ( \controller|pc_sel[1]~0_combout  & ( !\pc_mux|out[31]~17_combout  & ( 
// ((\alu|Mux0~0_combout  & \alu|Mux2~1_combout )) # (\alu|Mux0~2_combout ) ) ) )

	.dataa(!\alu|Mux0~0_combout ),
	.datab(gnd),
	.datac(!\alu|Mux2~1_combout ),
	.datad(!\alu|Mux0~2_combout ),
	.datae(!\controller|pc_sel[1]~0_combout ),
	.dataf(!\pc_mux|out[31]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[31]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[31]~18 .extended_lut = "off";
defparam \pc_mux|out[31]~18 .lut_mask = 64'h000005FFFFFFFFFF;
defparam \pc_mux|out[31]~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N36
cyclonev_lcell_comb \pc_mux|out[15]~20 (
// Equation(s):
// \pc_mux|out[15]~20_combout  = ( \pc_mux|Equal0~1_combout  & ( \alu|Mux16~1_combout  & ( (!\pc_mux|Equal0~0_combout  & ((\pc_plus_4_plus_imm_adder|Add0~61_sumout ))) # (\pc_mux|Equal0~0_combout  & (\pc_plus_4_adder|Add0~61_sumout )) ) ) ) # ( 
// !\pc_mux|Equal0~1_combout  & ( \alu|Mux16~1_combout  & ( (!\pc_mux|Equal0~0_combout ) # (\pc_plus_4_adder|Add0~61_sumout ) ) ) ) # ( \pc_mux|Equal0~1_combout  & ( !\alu|Mux16~1_combout  & ( (!\pc_mux|Equal0~0_combout  & 
// ((\pc_plus_4_plus_imm_adder|Add0~61_sumout ))) # (\pc_mux|Equal0~0_combout  & (\pc_plus_4_adder|Add0~61_sumout )) ) ) ) # ( !\pc_mux|Equal0~1_combout  & ( !\alu|Mux16~1_combout  & ( (!\pc_mux|Equal0~0_combout  & ((\alu|Mux16~2_combout ))) # 
// (\pc_mux|Equal0~0_combout  & (\pc_plus_4_adder|Add0~61_sumout )) ) ) )

	.dataa(!\pc_plus_4_adder|Add0~61_sumout ),
	.datab(!\pc_plus_4_plus_imm_adder|Add0~61_sumout ),
	.datac(!\pc_mux|Equal0~0_combout ),
	.datad(!\alu|Mux16~2_combout ),
	.datae(!\pc_mux|Equal0~1_combout ),
	.dataf(!\alu|Mux16~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[15]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[15]~20 .extended_lut = "off";
defparam \pc_mux|out[15]~20 .lut_mask = 64'h05F53535F5F53535;
defparam \pc_mux|out[15]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y25_N0
cyclonev_lcell_comb \pc_mux|out[21]~26 (
// Equation(s):
// \pc_mux|out[21]~26_combout  = ( \pc_plus_4_adder|Add0~85_sumout  & ( \pc_mux|Equal0~1_combout  & ( (\pc_mux|Equal0~0_combout ) # (\pc_plus_4_plus_imm_adder|Add0~85_sumout ) ) ) ) # ( !\pc_plus_4_adder|Add0~85_sumout  & ( \pc_mux|Equal0~1_combout  & ( 
// (\pc_plus_4_plus_imm_adder|Add0~85_sumout  & !\pc_mux|Equal0~0_combout ) ) ) ) # ( \pc_plus_4_adder|Add0~85_sumout  & ( !\pc_mux|Equal0~1_combout  & ( (\pc_mux|Equal0~0_combout ) # (\alu|Mux10~2_combout ) ) ) ) # ( !\pc_plus_4_adder|Add0~85_sumout  & ( 
// !\pc_mux|Equal0~1_combout  & ( (\alu|Mux10~2_combout  & !\pc_mux|Equal0~0_combout ) ) ) )

	.dataa(!\alu|Mux10~2_combout ),
	.datab(!\pc_plus_4_plus_imm_adder|Add0~85_sumout ),
	.datac(!\pc_mux|Equal0~0_combout ),
	.datad(gnd),
	.datae(!\pc_plus_4_adder|Add0~85_sumout ),
	.dataf(!\pc_mux|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[21]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[21]~26 .extended_lut = "off";
defparam \pc_mux|out[21]~26 .lut_mask = 64'h50505F5F30303F3F;
defparam \pc_mux|out[21]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N6
cyclonev_lcell_comb \pc_mux|out[23]~27 (
// Equation(s):
// \pc_mux|out[23]~27_combout  = ( \pc_mux|Equal0~1_combout  & ( \pc_plus_4_plus_imm_adder|Add0~89_sumout  & ( (!\pc_mux|Equal0~0_combout ) # (\pc_plus_4_adder|Add0~89_sumout ) ) ) ) # ( !\pc_mux|Equal0~1_combout  & ( \pc_plus_4_plus_imm_adder|Add0~89_sumout 
//  & ( (\pc_mux|Equal0~0_combout  & \pc_plus_4_adder|Add0~89_sumout ) ) ) ) # ( \pc_mux|Equal0~1_combout  & ( !\pc_plus_4_plus_imm_adder|Add0~89_sumout  & ( (\pc_mux|Equal0~0_combout  & \pc_plus_4_adder|Add0~89_sumout ) ) ) ) # ( !\pc_mux|Equal0~1_combout  
// & ( !\pc_plus_4_plus_imm_adder|Add0~89_sumout  & ( (\pc_mux|Equal0~0_combout  & \pc_plus_4_adder|Add0~89_sumout ) ) ) )

	.dataa(!\pc_mux|Equal0~0_combout ),
	.datab(gnd),
	.datac(!\pc_plus_4_adder|Add0~89_sumout ),
	.datad(gnd),
	.datae(!\pc_mux|Equal0~1_combout ),
	.dataf(!\pc_plus_4_plus_imm_adder|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[23]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[23]~27 .extended_lut = "off";
defparam \pc_mux|out[23]~27 .lut_mask = 64'h050505050505AFAF;
defparam \pc_mux|out[23]~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N6
cyclonev_lcell_comb \pc_mux|out[23]~28 (
// Equation(s):
// \pc_mux|out[23]~28_combout  = ( \alu|Mux8~2_combout  & ( (\pc_mux|out[23]~27_combout ) # (\controller|pc_sel[1]~0_combout ) ) ) # ( !\alu|Mux8~2_combout  & ( ((\alu|Mux2~1_combout  & (\alu|Mux8~0_combout  & \controller|pc_sel[1]~0_combout ))) # 
// (\pc_mux|out[23]~27_combout ) ) )

	.dataa(!\alu|Mux2~1_combout ),
	.datab(!\alu|Mux8~0_combout ),
	.datac(!\controller|pc_sel[1]~0_combout ),
	.datad(!\pc_mux|out[23]~27_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux8~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[23]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[23]~28 .extended_lut = "off";
defparam \pc_mux|out[23]~28 .lut_mask = 64'h01FF01FF0FFF0FFF;
defparam \pc_mux|out[23]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N9
cyclonev_lcell_comb \pc_mux|out[24]~33 (
// Equation(s):
// \pc_mux|out[24]~33_combout  = ( \pc_mux|Equal0~0_combout  & ( \pc_plus_4_adder|Add0~101_sumout  ) ) # ( !\pc_mux|Equal0~0_combout  & ( (\pc_plus_4_plus_imm_adder|Add0~101_sumout  & \pc_mux|Equal0~1_combout ) ) )

	.dataa(gnd),
	.datab(!\pc_plus_4_plus_imm_adder|Add0~101_sumout ),
	.datac(!\pc_plus_4_adder|Add0~101_sumout ),
	.datad(!\pc_mux|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\pc_mux|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[24]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[24]~33 .extended_lut = "off";
defparam \pc_mux|out[24]~33 .lut_mask = 64'h003300330F0F0F0F;
defparam \pc_mux|out[24]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N15
cyclonev_lcell_comb \pc_mux|out[26]~37 (
// Equation(s):
// \pc_mux|out[26]~37_combout  = ( \pc_mux|Equal0~0_combout  & ( \pc_plus_4_adder|Add0~109_sumout  ) ) # ( !\pc_mux|Equal0~0_combout  & ( (\pc_mux|Equal0~1_combout  & \pc_plus_4_plus_imm_adder|Add0~109_sumout ) ) )

	.dataa(!\pc_mux|Equal0~1_combout ),
	.datab(!\pc_plus_4_plus_imm_adder|Add0~109_sumout ),
	.datac(gnd),
	.datad(!\pc_plus_4_adder|Add0~109_sumout ),
	.datae(gnd),
	.dataf(!\pc_mux|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[26]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[26]~37 .extended_lut = "off";
defparam \pc_mux|out[26]~37 .lut_mask = 64'h1111111100FF00FF;
defparam \pc_mux|out[26]~37 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N45
cyclonev_lcell_comb \pc_mux|out[27]~39 (
// Equation(s):
// \pc_mux|out[27]~39_combout  = ( \pc_mux|Equal0~0_combout  & ( \pc_plus_4_adder|Add0~113_sumout  ) ) # ( !\pc_mux|Equal0~0_combout  & ( (\pc_plus_4_plus_imm_adder|Add0~113_sumout  & \pc_mux|Equal0~1_combout ) ) )

	.dataa(!\pc_plus_4_adder|Add0~113_sumout ),
	.datab(gnd),
	.datac(!\pc_plus_4_plus_imm_adder|Add0~113_sumout ),
	.datad(!\pc_mux|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\pc_mux|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[27]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[27]~39 .extended_lut = "off";
defparam \pc_mux|out[27]~39 .lut_mask = 64'h000F000F55555555;
defparam \pc_mux|out[27]~39 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N24
cyclonev_lcell_comb \pc_mux|out[27]~40 (
// Equation(s):
// \pc_mux|out[27]~40_combout  = ( \alu|Mux4~0_combout  & ( ((\controller|pc_sel[1]~0_combout  & ((\alu|Mux4~2_combout ) # (\alu|Mux2~1_combout )))) # (\pc_mux|out[27]~39_combout ) ) ) # ( !\alu|Mux4~0_combout  & ( ((\alu|Mux4~2_combout  & 
// \controller|pc_sel[1]~0_combout )) # (\pc_mux|out[27]~39_combout ) ) )

	.dataa(!\alu|Mux2~1_combout ),
	.datab(!\pc_mux|out[27]~39_combout ),
	.datac(!\alu|Mux4~2_combout ),
	.datad(!\controller|pc_sel[1]~0_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[27]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[27]~40 .extended_lut = "off";
defparam \pc_mux|out[27]~40 .lut_mask = 64'h333F333F337F337F;
defparam \pc_mux|out[27]~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N24
cyclonev_lcell_comb \instMem|data~113 (
// Equation(s):
// \instMem|data~113_combout  = ( \pc|dataOut [6] & ( \pc|dataOut [9] & ( (!\pc|dataOut [7] & (\pc|dataOut [4] & \pc|dataOut [3])) # (\pc|dataOut [7] & ((!\pc|dataOut [3]))) ) ) ) # ( !\pc|dataOut [6] & ( \pc|dataOut [9] & ( (!\pc|dataOut [7] & (\pc|dataOut 
// [4] & \pc|dataOut [3])) # (\pc|dataOut [7] & ((!\pc|dataOut [3]))) ) ) ) # ( \pc|dataOut [6] & ( !\pc|dataOut [9] & ( (!\pc|dataOut [7] & (((!\pc|dataOut [3]) # (!\pc|dataOut [2])) # (\pc|dataOut [4]))) ) ) ) # ( !\pc|dataOut [6] & ( !\pc|dataOut [9] & ( 
// (!\pc|dataOut [7] & (((!\pc|dataOut [2])))) # (\pc|dataOut [7] & (\pc|dataOut [2] & ((\pc|dataOut [3]) # (\pc|dataOut [4])))) ) ) )

	.dataa(!\pc|dataOut [4]),
	.datab(!\pc|dataOut [7]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [2]),
	.datae(!\pc|dataOut [6]),
	.dataf(!\pc|dataOut [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~113_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~113 .extended_lut = "off";
defparam \instMem|data~113 .lut_mask = 64'hCC13CCC434343434;
defparam \instMem|data~113 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N48
cyclonev_lcell_comb \instMem|data~128 (
// Equation(s):
// \instMem|data~128_combout  = ( \pc|dataOut [4] & ( \pc|dataOut [6] & ( (\pc|dataOut [7] & (!\pc|dataOut [8] & (!\pc|dataOut [3] & \pc|dataOut [9]))) ) ) ) # ( \pc|dataOut [4] & ( !\pc|dataOut [6] & ( (\pc|dataOut [7] & (!\pc|dataOut [8] & (\pc|dataOut [3] 
// & !\pc|dataOut [9]))) ) ) ) # ( !\pc|dataOut [4] & ( !\pc|dataOut [6] & ( (\pc|dataOut [7] & (!\pc|dataOut [8] & (\pc|dataOut [3] & !\pc|dataOut [9]))) ) ) )

	.dataa(!\pc|dataOut [7]),
	.datab(!\pc|dataOut [8]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [9]),
	.datae(!\pc|dataOut [4]),
	.dataf(!\pc|dataOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~128_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~128 .extended_lut = "off";
defparam \instMem|data~128 .lut_mask = 64'h0400040000000040;
defparam \instMem|data~128 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N27
cyclonev_lcell_comb \dataMem|key_reg[3]~5 (
// Equation(s):
// \dataMem|key_reg[3]~5_combout  = ( !\KEY[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem|key_reg[3]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem|key_reg[3]~5 .extended_lut = "off";
defparam \dataMem|key_reg[3]~5 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dataMem|key_reg[3]~5 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X22_Y0_N1
cyclonev_io_ibuf \CLOCK_50~input (
	.i(CLOCK_50),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\CLOCK_50~input_o ));
// synopsys translate_off
defparam \CLOCK_50~input .bus_hold = "false";
defparam \CLOCK_50~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N1
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N18
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G7
cyclonev_clkena \CLOCK_50~inputCLKENA0 (
	.inclk(\CLOCK_50~input_o ),
	.ena(vcc),
	.outclk(\CLOCK_50~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \CLOCK_50~inputCLKENA0 .clock_type = "global clock";
defparam \CLOCK_50~inputCLKENA0 .disable_mode = "low";
defparam \CLOCK_50~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \CLOCK_50~inputCLKENA0 .ena_register_power_up = "high";
defparam \CLOCK_50~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N45
cyclonev_lcell_comb \reg_file|data[2][27]~feeder (
// Equation(s):
// \reg_file|data[2][27]~feeder_combout  = \rf_wrt_data_mux|out[27]~49_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf_wrt_data_mux|out[27]~49_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[2][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[2][27]~feeder .extended_lut = "off";
defparam \reg_file|data[2][27]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|data[2][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N33
cyclonev_lcell_comb \reg_file|data[9][27]~feeder (
// Equation(s):
// \reg_file|data[9][27]~feeder_combout  = \rf_wrt_data_mux|out[27]~49_combout 

	.dataa(gnd),
	.datab(!\rf_wrt_data_mux|out[27]~49_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[9][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[9][27]~feeder .extended_lut = "off";
defparam \reg_file|data[9][27]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file|data[9][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N6
cyclonev_lcell_comb \reg_file|data[1][28]~feeder (
// Equation(s):
// \reg_file|data[1][28]~feeder_combout  = ( \rf_wrt_data_mux|out[28]~65_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[28]~65_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[1][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[1][28]~feeder .extended_lut = "off";
defparam \reg_file|data[1][28]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[1][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N36
cyclonev_lcell_comb \reg_file|data[0][22]~feeder (
// Equation(s):
// \reg_file|data[0][22]~feeder_combout  = \rf_wrt_data_mux|out[22]~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf_wrt_data_mux|out[22]~69_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[0][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[0][22]~feeder .extended_lut = "off";
defparam \reg_file|data[0][22]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|data[0][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X41_Y3_N24
cyclonev_lcell_comb \clk_divider|c0~feeder (
// Equation(s):
// \clk_divider|c0~feeder_combout  = ( \clk_divider|c0~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\clk_divider|c0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\clk_divider|c0~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \clk_divider|c0~feeder .extended_lut = "off";
defparam \clk_divider|c0~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \clk_divider|c0~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N54
cyclonev_lcell_comb \reg_file|data[10][4]~feeder (
// Equation(s):
// \reg_file|data[10][4]~feeder_combout  = \rf_wrt_data_mux|out[4]~23_combout 

	.dataa(!\rf_wrt_data_mux|out[4]~23_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[10][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[10][4]~feeder .extended_lut = "off";
defparam \reg_file|data[10][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_file|data[10][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N30
cyclonev_lcell_comb \reg_file|data[7][5]~feeder (
// Equation(s):
// \reg_file|data[7][5]~feeder_combout  = ( \rf_wrt_data_mux|out[5]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[5]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[7][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[7][5]~feeder .extended_lut = "off";
defparam \reg_file|data[7][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[7][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N36
cyclonev_lcell_comb \reg_file|data[15][6]~feeder (
// Equation(s):
// \reg_file|data[15][6]~feeder_combout  = \rf_wrt_data_mux|out[6]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf_wrt_data_mux|out[6]~27_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[15][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[15][6]~feeder .extended_lut = "off";
defparam \reg_file|data[15][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|data[15][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N18
cyclonev_lcell_comb \reg_file|data[10][8]~feeder (
// Equation(s):
// \reg_file|data[10][8]~feeder_combout  = \rf_wrt_data_mux|out[8]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf_wrt_data_mux|out[8]~31_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[10][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[10][8]~feeder .extended_lut = "off";
defparam \reg_file|data[10][8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|data[10][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N18
cyclonev_lcell_comb \reg_file|data[0][9]~feeder (
// Equation(s):
// \reg_file|data[0][9]~feeder_combout  = \rf_wrt_data_mux|out[9]~33_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf_wrt_data_mux|out[9]~33_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[0][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[0][9]~feeder .extended_lut = "off";
defparam \reg_file|data[0][9]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|data[0][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y25_N48
cyclonev_lcell_comb \reg_file|data[12][9]~feeder (
// Equation(s):
// \reg_file|data[12][9]~feeder_combout  = ( \rf_wrt_data_mux|out[9]~33_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[9]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[12][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[12][9]~feeder .extended_lut = "off";
defparam \reg_file|data[12][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[12][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N51
cyclonev_lcell_comb \reg_file|data[8][10]~feeder (
// Equation(s):
// \reg_file|data[8][10]~feeder_combout  = ( \rf_wrt_data_mux|out[10]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[10]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[8][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[8][10]~feeder .extended_lut = "off";
defparam \reg_file|data[8][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[8][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N36
cyclonev_lcell_comb \reg_file|data[0][12]~feeder (
// Equation(s):
// \reg_file|data[0][12]~feeder_combout  = ( \rf_wrt_data_mux|out[12]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[12]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[0][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[0][12]~feeder .extended_lut = "off";
defparam \reg_file|data[0][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[0][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y25_N24
cyclonev_lcell_comb \reg_file|data[8][21]~feeder (
// Equation(s):
// \reg_file|data[8][21]~feeder_combout  = \rf_wrt_data_mux|out[21]~44_combout 

	.dataa(!\rf_wrt_data_mux|out[21]~44_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[8][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[8][21]~feeder .extended_lut = "off";
defparam \reg_file|data[8][21]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_file|data[8][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N48
cyclonev_lcell_comb \dataMem|sw_reg[2]~feeder (
// Equation(s):
// \dataMem|sw_reg[2]~feeder_combout  = ( \SW[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem|sw_reg[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem|sw_reg[2]~feeder .extended_lut = "off";
defparam \dataMem|sw_reg[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dataMem|sw_reg[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N79
cyclonev_io_obuf \LEDR[0]~output (
	.i(\dataMem|ledr [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N96
cyclonev_io_obuf \LEDR[1]~output (
	.i(\dataMem|ledr [1]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N62
cyclonev_io_obuf \LEDR[2]~output (
	.i(\dataMem|ledr [2]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y18_N45
cyclonev_io_obuf \LEDR[3]~output (
	.i(\dataMem|ledr [3]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N39
cyclonev_io_obuf \LEDR[4]~output (
	.i(\dataMem|ledr [4]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N56
cyclonev_io_obuf \LEDR[5]~output (
	.i(\dataMem|ledr [5]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N5
cyclonev_io_obuf \LEDR[6]~output (
	.i(\dataMem|ledr [6]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y19_N22
cyclonev_io_obuf \LEDR[7]~output (
	.i(\dataMem|ledr [7]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N39
cyclonev_io_obuf \LEDR[8]~output (
	.i(\dataMem|ledr [8]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y20_N56
cyclonev_io_obuf \LEDR[9]~output (
	.i(\dataMem|ledr [9]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N53
cyclonev_io_obuf \HEX0[0]~output (
	.i(\ss0|dOut[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N36
cyclonev_io_obuf \HEX0[1]~output (
	.i(\ss0|dOut[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N76
cyclonev_io_obuf \HEX0[2]~output (
	.i(!\ss0|dOut[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N36
cyclonev_io_obuf \HEX0[3]~output (
	.i(\ss0|dOut[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N93
cyclonev_io_obuf \HEX0[4]~output (
	.i(\ss0|dOut[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N53
cyclonev_io_obuf \HEX0[5]~output (
	.i(\ss0|dOut[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N36
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\ss0|dOut[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\ss0|dOut[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N93
cyclonev_io_obuf \HEX1[1]~output (
	.i(\ss0|dOut[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X44_Y0_N53
cyclonev_io_obuf \HEX1[2]~output (
	.i(!\ss0|dOut[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N36
cyclonev_io_obuf \HEX1[3]~output (
	.i(\ss0|dOut[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N36
cyclonev_io_obuf \HEX1[4]~output (
	.i(\ss0|dOut[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X43_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\ss0|dOut[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N53
cyclonev_io_obuf \HEX1[6]~output (
	.i(!\ss0|dOut[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X48_Y0_N42
cyclonev_io_obuf \HEX2[0]~output (
	.i(\ss0|dOut[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\ss0|dOut[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X22_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(!\ss0|dOut[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X36_Y0_N19
cyclonev_io_obuf \HEX2[3]~output (
	.i(\ss0|dOut[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y0_N19
cyclonev_io_obuf \HEX2[4]~output (
	.i(\ss0|dOut[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\ss0|dOut[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N76
cyclonev_io_obuf \HEX2[6]~output (
	.i(!\ss0|dOut[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N59
cyclonev_io_obuf \HEX3[0]~output (
	.i(\ss0|dOut[0]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(\ss0|dOut[1]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N42
cyclonev_io_obuf \HEX3[2]~output (
	.i(!\ss0|dOut[2]~2_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X46_Y0_N19
cyclonev_io_obuf \HEX3[3]~output (
	.i(\ss0|dOut[3]~3_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(\ss0|dOut[4]~4_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N2
cyclonev_io_obuf \HEX3[5]~output (
	.i(\ss0|dOut[5]~5_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X51_Y0_N19
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\ss0|dOut[6]~6_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: CLKCTRL_G8
cyclonev_clkena \clk_divider|c0~CLKENA0 (
	.inclk(\clk_divider|c0~q ),
	.ena(vcc),
	.outclk(\clk_divider|c0~CLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \clk_divider|c0~CLKENA0 .clock_type = "global clock";
defparam \clk_divider|c0~CLKENA0 .disable_mode = "low";
defparam \clk_divider|c0~CLKENA0 .ena_register_mode = "always enabled";
defparam \clk_divider|c0~CLKENA0 .ena_register_power_up = "high";
defparam \clk_divider|c0~CLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N21
cyclonev_lcell_comb \pc_plus_4_adder|Add0~29 (
// Equation(s):
// \pc_plus_4_adder|Add0~29_sumout  = SUM(( \pc|dataOut [9] ) + ( GND ) + ( \pc_plus_4_adder|Add0~26  ))
// \pc_plus_4_adder|Add0~30  = CARRY(( \pc|dataOut [9] ) + ( GND ) + ( \pc_plus_4_adder|Add0~26  ))

	.dataa(!\pc|dataOut [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_plus_4_adder|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_adder|Add0~29_sumout ),
	.cout(\pc_plus_4_adder|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_adder|Add0~29 .extended_lut = "off";
defparam \pc_plus_4_adder|Add0~29 .lut_mask = 64'h0000FFFF00005555;
defparam \pc_plus_4_adder|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N12
cyclonev_lcell_comb \instMem|data~7 (
// Equation(s):
// \instMem|data~7_combout  = ( !\pc|dataOut [11] & ( !\pc|dataOut [10] & ( !\pc|dataOut [12] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [12]),
	.datad(gnd),
	.datae(!\pc|dataOut [11]),
	.dataf(!\pc|dataOut [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~7 .extended_lut = "off";
defparam \instMem|data~7 .lut_mask = 64'hF0F0000000000000;
defparam \instMem|data~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N0
cyclonev_lcell_comb \pc_plus_4_adder|Add0~5 (
// Equation(s):
// \pc_plus_4_adder|Add0~5_sumout  = SUM(( \pc|dataOut [2] ) + ( VCC ) + ( !VCC ))
// \pc_plus_4_adder|Add0~6  = CARRY(( \pc|dataOut [2] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\pc|dataOut [2]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_adder|Add0~5_sumout ),
	.cout(\pc_plus_4_adder|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_adder|Add0~5 .extended_lut = "off";
defparam \pc_plus_4_adder|Add0~5 .lut_mask = 64'h0000000000003333;
defparam \pc_plus_4_adder|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N3
cyclonev_lcell_comb \pc_plus_4_adder|Add0~33 (
// Equation(s):
// \pc_plus_4_adder|Add0~33_sumout  = SUM(( \pc|dataOut [3] ) + ( GND ) + ( \pc_plus_4_adder|Add0~6  ))
// \pc_plus_4_adder|Add0~34  = CARRY(( \pc|dataOut [3] ) + ( GND ) + ( \pc_plus_4_adder|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_plus_4_adder|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_adder|Add0~33_sumout ),
	.cout(\pc_plus_4_adder|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_adder|Add0~33 .extended_lut = "off";
defparam \pc_plus_4_adder|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_plus_4_adder|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N6
cyclonev_lcell_comb \pc_plus_4_adder|Add0~17 (
// Equation(s):
// \pc_plus_4_adder|Add0~17_sumout  = SUM(( \pc|dataOut [4] ) + ( GND ) + ( \pc_plus_4_adder|Add0~34  ))
// \pc_plus_4_adder|Add0~18  = CARRY(( \pc|dataOut [4] ) + ( GND ) + ( \pc_plus_4_adder|Add0~34  ))

	.dataa(gnd),
	.datab(!\pc|dataOut [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_plus_4_adder|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_adder|Add0~17_sumout ),
	.cout(\pc_plus_4_adder|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_adder|Add0~17 .extended_lut = "off";
defparam \pc_plus_4_adder|Add0~17 .lut_mask = 64'h0000FFFF00003333;
defparam \pc_plus_4_adder|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N18
cyclonev_lcell_comb \instMem|data~82 (
// Equation(s):
// \instMem|data~82_combout  = ( \pc|dataOut [7] & ( \pc|dataOut [5] & ( (!\pc|dataOut [6]) # ((!\pc|dataOut [2] & (\pc|dataOut [3] & !\pc|dataOut [4])) # (\pc|dataOut [2] & ((\pc|dataOut [4])))) ) ) ) # ( !\pc|dataOut [7] & ( \pc|dataOut [5] & ( 
// (!\pc|dataOut [2] & ((!\pc|dataOut [4]))) # (\pc|dataOut [2] & (\pc|dataOut [3])) ) ) ) # ( \pc|dataOut [7] & ( !\pc|dataOut [5] & ( (!\pc|dataOut [6] & (((\pc|dataOut [4]) # (\pc|dataOut [3])) # (\pc|dataOut [2]))) # (\pc|dataOut [6] & (\pc|dataOut [2] & 
// ((\pc|dataOut [4]) # (\pc|dataOut [3])))) ) ) ) # ( !\pc|dataOut [7] & ( !\pc|dataOut [5] & ( (!\pc|dataOut [2] & (((!\pc|dataOut [6] & !\pc|dataOut [3])) # (\pc|dataOut [4]))) # (\pc|dataOut [2] & (!\pc|dataOut [4] & (!\pc|dataOut [6] $ (!\pc|dataOut 
// [3])))) ) ) )

	.dataa(!\pc|dataOut [6]),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [4]),
	.datae(!\pc|dataOut [7]),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~82_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~82 .extended_lut = "off";
defparam \instMem|data~82 .lut_mask = 64'h92CC2BBBCF03AEBB;
defparam \instMem|data~82 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N45
cyclonev_lcell_comb \instMem|data~81 (
// Equation(s):
// \instMem|data~81_combout  = ( \pc|dataOut [5] & ( \pc|dataOut [2] & ( (!\pc|dataOut [7] & (\pc|dataOut [4] & ((\pc|dataOut [6])))) # (\pc|dataOut [7] & (!\pc|dataOut [6] & (!\pc|dataOut [4] $ (\pc|dataOut [3])))) ) ) ) # ( !\pc|dataOut [5] & ( \pc|dataOut 
// [2] & ( (!\pc|dataOut [4] & (\pc|dataOut [7] & (\pc|dataOut [3]))) # (\pc|dataOut [4] & (((!\pc|dataOut [6])))) ) ) ) # ( \pc|dataOut [5] & ( !\pc|dataOut [2] & ( (!\pc|dataOut [7] & ((!\pc|dataOut [4] & (!\pc|dataOut [3] & !\pc|dataOut [6])) # 
// (\pc|dataOut [4] & ((!\pc|dataOut [3]) # (!\pc|dataOut [6]))))) ) ) ) # ( !\pc|dataOut [5] & ( !\pc|dataOut [2] & ( (!\pc|dataOut [3] & (!\pc|dataOut [4] & (!\pc|dataOut [7] $ (\pc|dataOut [6])))) # (\pc|dataOut [3] & (\pc|dataOut [7] & ((\pc|dataOut 
// [6])))) ) ) )

	.dataa(!\pc|dataOut [7]),
	.datab(!\pc|dataOut [4]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [6]),
	.datae(!\pc|dataOut [5]),
	.dataf(!\pc|dataOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~81_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~81 .extended_lut = "off";
defparam \instMem|data~81 .lut_mask = 64'h8045A22037044122;
defparam \instMem|data~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N36
cyclonev_lcell_comb \instMem|data~137 (
// Equation(s):
// \instMem|data~137_combout  = ( !\pc|dataOut [9] & ( (!\pc|dataOut [8] & ((((\instMem|data~81_combout ))))) # (\pc|dataOut [8] & (\pc|dataOut [2] & ((!\pc|dataOut [3]) # ((\pc|dataOut [4]))))) ) ) # ( \pc|dataOut [9] & ( ((((\pc|dataOut [8])) # 
// (\instMem|data~82_combout ))) ) )

	.dataa(!\pc|dataOut [2]),
	.datab(!\pc|dataOut [3]),
	.datac(!\instMem|data~82_combout ),
	.datad(!\pc|dataOut [4]),
	.datae(!\pc|dataOut [9]),
	.dataf(!\pc|dataOut [8]),
	.datag(!\instMem|data~81_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~137_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~137 .extended_lut = "on";
defparam \instMem|data~137 .lut_mask = 64'h0F0F0F0F4455FFFF;
defparam \instMem|data~137 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N21
cyclonev_lcell_comb \instMem|data~134 (
// Equation(s):
// \instMem|data~134_combout  = ( \pc|dataOut [5] & ( \pc|dataOut [9] & ( (\pc|dataOut [3] & (\pc|dataOut [2] & !\pc|dataOut [7])) ) ) ) # ( !\pc|dataOut [5] & ( \pc|dataOut [9] & ( (!\pc|dataOut [4] & (\pc|dataOut [3] & (!\pc|dataOut [2] & !\pc|dataOut 
// [7]))) ) ) ) # ( \pc|dataOut [5] & ( !\pc|dataOut [9] & ( (!\pc|dataOut [2] & (!\pc|dataOut [3] & (!\pc|dataOut [4] $ (\pc|dataOut [7])))) # (\pc|dataOut [2] & (!\pc|dataOut [4] & (!\pc|dataOut [3] $ (\pc|dataOut [7])))) ) ) ) # ( !\pc|dataOut [5] & ( 
// !\pc|dataOut [9] & ( (!\pc|dataOut [4] & (!\pc|dataOut [3] & (!\pc|dataOut [2] & !\pc|dataOut [7]))) ) ) )

	.dataa(!\pc|dataOut [4]),
	.datab(!\pc|dataOut [3]),
	.datac(!\pc|dataOut [2]),
	.datad(!\pc|dataOut [7]),
	.datae(!\pc|dataOut [5]),
	.dataf(!\pc|dataOut [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~134_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~134 .extended_lut = "off";
defparam \instMem|data~134 .lut_mask = 64'h8000884220000300;
defparam \instMem|data~134 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N30
cyclonev_lcell_comb \instMem|data~135 (
// Equation(s):
// \instMem|data~135_combout  = ( \pc|dataOut [7] & ( \pc|dataOut [2] & ( (!\pc|dataOut [5] & (\pc|dataOut [3] & (!\pc|dataOut [4] & !\pc|dataOut [9]))) ) ) ) # ( !\pc|dataOut [7] & ( \pc|dataOut [2] & ( (\pc|dataOut [5] & (\pc|dataOut [3] & (!\pc|dataOut 
// [4] & \pc|dataOut [9]))) ) ) ) # ( \pc|dataOut [7] & ( !\pc|dataOut [2] & ( (!\pc|dataOut [5] & (!\pc|dataOut [3] & (\pc|dataOut [4] & !\pc|dataOut [9]))) ) ) )

	.dataa(!\pc|dataOut [5]),
	.datab(!\pc|dataOut [3]),
	.datac(!\pc|dataOut [4]),
	.datad(!\pc|dataOut [9]),
	.datae(!\pc|dataOut [7]),
	.dataf(!\pc|dataOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~135_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~135 .extended_lut = "off";
defparam \instMem|data~135 .lut_mask = 64'h0000080000102000;
defparam \instMem|data~135 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N48
cyclonev_lcell_comb \instMem|data~136 (
// Equation(s):
// \instMem|data~136_combout  = ( \instMem|data~135_combout  & ( (\instMem|data~134_combout ) # (\pc|dataOut [6]) ) ) # ( !\instMem|data~135_combout  & ( (!\pc|dataOut [6] & \instMem|data~134_combout ) ) )

	.dataa(gnd),
	.datab(!\pc|dataOut [6]),
	.datac(gnd),
	.datad(!\instMem|data~134_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~135_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~136_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~136 .extended_lut = "off";
defparam \instMem|data~136 .lut_mask = 64'h00CC00CC33FF33FF;
defparam \instMem|data~136 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N51
cyclonev_lcell_comb \instMem|data~109 (
// Equation(s):
// \instMem|data~109_combout  = ( \instMem|data~136_combout  & ( !\pc|dataOut [8] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\instMem|data~136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~109_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~109 .extended_lut = "off";
defparam \instMem|data~109 .lut_mask = 64'h00000000F0F0F0F0;
defparam \instMem|data~109 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N0
cyclonev_lcell_comb \pc_plus_4_plus_imm_adder|Add0~5 (
// Equation(s):
// \pc_plus_4_plus_imm_adder|Add0~5_sumout  = SUM(( (((\instMem|data~85_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [11])) # (\pc|dataOut [12]) ) + ( \pc_plus_4_adder|Add0~5_sumout  ) + ( !VCC ))
// \pc_plus_4_plus_imm_adder|Add0~6  = CARRY(( (((\instMem|data~85_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [11])) # (\pc|dataOut [12]) ) + ( \pc_plus_4_adder|Add0~5_sumout  ) + ( !VCC ))

	.dataa(!\pc|dataOut [12]),
	.datab(!\pc|dataOut [11]),
	.datac(!\pc|dataOut [10]),
	.datad(!\instMem|data~85_combout ),
	.datae(gnd),
	.dataf(!\pc_plus_4_adder|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_plus_imm_adder|Add0~5_sumout ),
	.cout(\pc_plus_4_plus_imm_adder|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_plus_imm_adder|Add0~5 .extended_lut = "off";
defparam \pc_plus_4_plus_imm_adder|Add0~5 .lut_mask = 64'h0000FF0000007FFF;
defparam \pc_plus_4_plus_imm_adder|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N3
cyclonev_lcell_comb \pc_plus_4_plus_imm_adder|Add0~33 (
// Equation(s):
// \pc_plus_4_plus_imm_adder|Add0~33_sumout  = SUM(( \pc_plus_4_adder|Add0~33_sumout  ) + ( (!\pc|dataOut [12] & (!\pc|dataOut [11] & (!\pc|dataOut [10] & \instMem|data~109_combout ))) ) + ( \pc_plus_4_plus_imm_adder|Add0~6  ))
// \pc_plus_4_plus_imm_adder|Add0~34  = CARRY(( \pc_plus_4_adder|Add0~33_sumout  ) + ( (!\pc|dataOut [12] & (!\pc|dataOut [11] & (!\pc|dataOut [10] & \instMem|data~109_combout ))) ) + ( \pc_plus_4_plus_imm_adder|Add0~6  ))

	.dataa(!\pc|dataOut [12]),
	.datab(!\pc|dataOut [11]),
	.datac(!\pc|dataOut [10]),
	.datad(!\pc_plus_4_adder|Add0~33_sumout ),
	.datae(gnd),
	.dataf(!\instMem|data~109_combout ),
	.datag(gnd),
	.cin(\pc_plus_4_plus_imm_adder|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_plus_imm_adder|Add0~33_sumout ),
	.cout(\pc_plus_4_plus_imm_adder|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_plus_imm_adder|Add0~33 .extended_lut = "off";
defparam \pc_plus_4_plus_imm_adder|Add0~33 .lut_mask = 64'h0000FF7F000000FF;
defparam \pc_plus_4_plus_imm_adder|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N6
cyclonev_lcell_comb \pc_plus_4_plus_imm_adder|Add0~17 (
// Equation(s):
// \pc_plus_4_plus_imm_adder|Add0~17_sumout  = SUM(( \pc_plus_4_adder|Add0~17_sumout  ) + ( (((\instMem|data~137_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [11])) # (\pc|dataOut [12]) ) + ( \pc_plus_4_plus_imm_adder|Add0~34  ))
// \pc_plus_4_plus_imm_adder|Add0~18  = CARRY(( \pc_plus_4_adder|Add0~17_sumout  ) + ( (((\instMem|data~137_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [11])) # (\pc|dataOut [12]) ) + ( \pc_plus_4_plus_imm_adder|Add0~34  ))

	.dataa(!\pc|dataOut [12]),
	.datab(!\pc|dataOut [11]),
	.datac(!\pc|dataOut [10]),
	.datad(!\pc_plus_4_adder|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\instMem|data~137_combout ),
	.datag(gnd),
	.cin(\pc_plus_4_plus_imm_adder|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_plus_imm_adder|Add0~17_sumout ),
	.cout(\pc_plus_4_plus_imm_adder|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_plus_imm_adder|Add0~17 .extended_lut = "off";
defparam \pc_plus_4_plus_imm_adder|Add0~17 .lut_mask = 64'h00008000000000FF;
defparam \pc_plus_4_plus_imm_adder|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N57
cyclonev_lcell_comb \instMem|data~12 (
// Equation(s):
// \instMem|data~12_combout  = ( \pc|dataOut [6] & ( \pc|dataOut [3] & ( (!\pc|dataOut [4] & (!\pc|dataOut [2] $ ((\pc|dataOut [5])))) # (\pc|dataOut [4] & (!\pc|dataOut [2] & ((\pc|dataOut [7])))) ) ) ) # ( !\pc|dataOut [6] & ( \pc|dataOut [3] & ( 
// (!\pc|dataOut [7] & ((!\pc|dataOut [2] & (\pc|dataOut [5] & \pc|dataOut [4])) # (\pc|dataOut [2] & ((!\pc|dataOut [4]))))) ) ) ) # ( \pc|dataOut [6] & ( !\pc|dataOut [3] & ( (!\pc|dataOut [4] & (!\pc|dataOut [2] $ (!\pc|dataOut [5] $ (!\pc|dataOut [7])))) 
// # (\pc|dataOut [4] & (!\pc|dataOut [7] & ((\pc|dataOut [5]) # (\pc|dataOut [2])))) ) ) ) # ( !\pc|dataOut [6] & ( !\pc|dataOut [3] & ( (!\pc|dataOut [7] & ((!\pc|dataOut [5] $ (\pc|dataOut [4])) # (\pc|dataOut [2]))) ) ) )

	.dataa(!\pc|dataOut [2]),
	.datab(!\pc|dataOut [5]),
	.datac(!\pc|dataOut [7]),
	.datad(!\pc|dataOut [4]),
	.datae(!\pc|dataOut [6]),
	.dataf(!\pc|dataOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~12 .extended_lut = "off";
defparam \instMem|data~12 .lut_mask = 64'hD07096705020990A;
defparam \instMem|data~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N0
cyclonev_lcell_comb \instMem|data~14 (
// Equation(s):
// \instMem|data~14_combout  = ( \pc|dataOut [8] & ( \instMem|data~7_combout  & ( (!\pc|dataOut [9] & !\pc|dataOut [2]) ) ) ) # ( !\pc|dataOut [8] & ( \instMem|data~7_combout  & ( (!\pc|dataOut [9] & (!\instMem|data~13_combout )) # (\pc|dataOut [9] & 
// ((\instMem|data~12_combout ))) ) ) )

	.dataa(!\instMem|data~13_combout ),
	.datab(!\pc|dataOut [9]),
	.datac(!\pc|dataOut [2]),
	.datad(!\instMem|data~12_combout ),
	.datae(!\pc|dataOut [8]),
	.dataf(!\instMem|data~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~14 .extended_lut = "off";
defparam \instMem|data~14 .lut_mask = 64'h0000000088BBC0C0;
defparam \instMem|data~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N15
cyclonev_lcell_comb \controller|WideOr0~0 (
// Equation(s):
// \controller|WideOr0~0_combout  = ( !\instMem|data~11_combout  & ( \instMem|data~14_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instMem|data~14_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr0~0 .extended_lut = "off";
defparam \controller|WideOr0~0 .lut_mask = 64'h00FF00FF00000000;
defparam \controller|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N18
cyclonev_lcell_comb \instMem|data~112 (
// Equation(s):
// \instMem|data~112_combout  = ( \pc|dataOut [6] & ( \pc|dataOut [9] & ( (!\pc|dataOut [3] & (\pc|dataOut [4] & (!\pc|dataOut [5] & \pc|dataOut [2]))) # (\pc|dataOut [3] & (!\pc|dataOut [2] & (!\pc|dataOut [4] $ (\pc|dataOut [5])))) ) ) ) # ( !\pc|dataOut 
// [6] & ( \pc|dataOut [9] & ( (\pc|dataOut [4] & (!\pc|dataOut [3] & ((\pc|dataOut [2]) # (\pc|dataOut [5])))) ) ) ) # ( \pc|dataOut [6] & ( !\pc|dataOut [9] & ( ((\pc|dataOut [4] & (!\pc|dataOut [3] & \pc|dataOut [2]))) # (\pc|dataOut [5]) ) ) ) # ( 
// !\pc|dataOut [6] & ( !\pc|dataOut [9] & ( (!\pc|dataOut [3] & (!\pc|dataOut [5] $ (((\pc|dataOut [4] & \pc|dataOut [2]))))) # (\pc|dataOut [3] & (\pc|dataOut [5] & (!\pc|dataOut [4] $ (!\pc|dataOut [2])))) ) ) )

	.dataa(!\pc|dataOut [4]),
	.datab(!\pc|dataOut [5]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [2]),
	.datae(!\pc|dataOut [6]),
	.dataf(!\pc|dataOut [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~112_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~112 .extended_lut = "off";
defparam \instMem|data~112 .lut_mask = 64'hC192337310500940;
defparam \instMem|data~112 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N18
cyclonev_lcell_comb \instMem|data~8 (
// Equation(s):
// \instMem|data~8_combout  = ( \pc|dataOut [8] & ( \instMem|data~112_combout  & ( (!\pc|dataOut [9] & (!\pc|dataOut [2] & \pc|dataOut [3])) ) ) ) # ( !\pc|dataOut [8] & ( \instMem|data~112_combout  & ( !\instMem|data~113_combout  ) ) ) # ( \pc|dataOut [8] & 
// ( !\instMem|data~112_combout  & ( (!\pc|dataOut [9] & (!\pc|dataOut [2] & \pc|dataOut [3])) ) ) )

	.dataa(!\instMem|data~113_combout ),
	.datab(!\pc|dataOut [9]),
	.datac(!\pc|dataOut [2]),
	.datad(!\pc|dataOut [3]),
	.datae(!\pc|dataOut [8]),
	.dataf(!\instMem|data~112_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~8 .extended_lut = "off";
defparam \instMem|data~8 .lut_mask = 64'h000000C0AAAA00C0;
defparam \instMem|data~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N39
cyclonev_lcell_comb \controller|Equal0~0 (
// Equation(s):
// \controller|Equal0~0_combout  = ( \instMem|data~8_combout  & ( (!\instMem|data~14_combout  & (\instMem|data~11_combout  & !\instMem|data~7_combout )) ) ) # ( !\instMem|data~8_combout  & ( (!\instMem|data~14_combout  & \instMem|data~11_combout ) ) )

	.dataa(!\instMem|data~14_combout ),
	.datab(gnd),
	.datac(!\instMem|data~11_combout ),
	.datad(!\instMem|data~7_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal0~0 .extended_lut = "off";
defparam \controller|Equal0~0 .lut_mask = 64'h0A0A0A0A0A000A00;
defparam \controller|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N30
cyclonev_lcell_comb \instMem|data~5 (
// Equation(s):
// \instMem|data~5_combout  = ( !\pc|dataOut [11] & ( !\pc|dataOut [10] ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pc|dataOut [11]),
	.dataf(!\pc|dataOut [10]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~5 .extended_lut = "off";
defparam \instMem|data~5 .lut_mask = 64'hFFFF000000000000;
defparam \instMem|data~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N42
cyclonev_lcell_comb \instMem|data~2 (
// Equation(s):
// \instMem|data~2_combout  = ( \pc|dataOut [7] & ( \pc|dataOut [4] & ( (!\pc|dataOut [2] & ((!\pc|dataOut [6]) # (\pc|dataOut [8]))) ) ) ) # ( !\pc|dataOut [7] & ( \pc|dataOut [4] & ( (!\pc|dataOut [8] & ((!\pc|dataOut [2] & ((\pc|dataOut [5]))) # 
// (\pc|dataOut [2] & (!\pc|dataOut [6])))) # (\pc|dataOut [8] & (!\pc|dataOut [2])) ) ) ) # ( \pc|dataOut [7] & ( !\pc|dataOut [4] & ( (!\pc|dataOut [2] & (((\pc|dataOut [6] & !\pc|dataOut [5])) # (\pc|dataOut [8]))) ) ) ) # ( !\pc|dataOut [7] & ( 
// !\pc|dataOut [4] & ( (\pc|dataOut [8] & !\pc|dataOut [2]) ) ) )

	.dataa(!\pc|dataOut [8]),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [6]),
	.datad(!\pc|dataOut [5]),
	.datae(!\pc|dataOut [7]),
	.dataf(!\pc|dataOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~2 .extended_lut = "off";
defparam \instMem|data~2 .lut_mask = 64'h44444C4464ECC4C4;
defparam \instMem|data~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N36
cyclonev_lcell_comb \instMem|data~3 (
// Equation(s):
// \instMem|data~3_combout  = ( \pc|dataOut [7] & ( \pc|dataOut [4] & ( (!\pc|dataOut [8] & (\pc|dataOut [2] & \pc|dataOut [6])) ) ) ) # ( !\pc|dataOut [7] & ( \pc|dataOut [4] & ( (!\pc|dataOut [8] & ((!\pc|dataOut [5]) # (\pc|dataOut [6]))) ) ) ) # ( 
// \pc|dataOut [7] & ( !\pc|dataOut [4] & ( (!\pc|dataOut [8] & (\pc|dataOut [2] & \pc|dataOut [6])) ) ) ) # ( !\pc|dataOut [7] & ( !\pc|dataOut [4] & ( (!\pc|dataOut [8] & (!\pc|dataOut [2] $ (((!\pc|dataOut [6] & !\pc|dataOut [5]))))) ) ) )

	.dataa(!\pc|dataOut [8]),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [6]),
	.datad(!\pc|dataOut [5]),
	.datae(!\pc|dataOut [7]),
	.dataf(!\pc|dataOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~3 .extended_lut = "off";
defparam \instMem|data~3 .lut_mask = 64'h28880202AA0A0202;
defparam \instMem|data~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N0
cyclonev_lcell_comb \instMem|data~1 (
// Equation(s):
// \instMem|data~1_combout  = ( \pc|dataOut [7] & ( \pc|dataOut [4] & ( (!\pc|dataOut [8] & (!\pc|dataOut [2] & \pc|dataOut [6])) ) ) ) # ( \pc|dataOut [7] & ( !\pc|dataOut [4] & ( (!\pc|dataOut [8] & ((!\pc|dataOut [6] & (!\pc|dataOut [2] & !\pc|dataOut 
// [5])) # (\pc|dataOut [6] & ((\pc|dataOut [5]))))) ) ) ) # ( !\pc|dataOut [7] & ( !\pc|dataOut [4] & ( (!\pc|dataOut [8] & (\pc|dataOut [2] & !\pc|dataOut [5])) ) ) )

	.dataa(!\pc|dataOut [8]),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [6]),
	.datad(!\pc|dataOut [5]),
	.datae(!\pc|dataOut [7]),
	.dataf(!\pc|dataOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~1 .extended_lut = "off";
defparam \instMem|data~1 .lut_mask = 64'h2200800A00000808;
defparam \instMem|data~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N24
cyclonev_lcell_comb \instMem|data~0 (
// Equation(s):
// \instMem|data~0_combout  = ( \pc|dataOut [6] & ( \pc|dataOut [4] & ( (!\pc|dataOut [2] & (!\pc|dataOut [7] & (!\pc|dataOut [8] & \pc|dataOut [5]))) # (\pc|dataOut [2] & (((\pc|dataOut [8])))) ) ) ) # ( !\pc|dataOut [6] & ( \pc|dataOut [4] & ( (\pc|dataOut 
// [2] & ((!\pc|dataOut [5]) # (\pc|dataOut [8]))) ) ) ) # ( \pc|dataOut [6] & ( !\pc|dataOut [4] & ( (\pc|dataOut [2] & \pc|dataOut [8]) ) ) ) # ( !\pc|dataOut [6] & ( !\pc|dataOut [4] & ( (\pc|dataOut [2] & (((\pc|dataOut [7] & \pc|dataOut [5])) # 
// (\pc|dataOut [8]))) ) ) )

	.dataa(!\pc|dataOut [2]),
	.datab(!\pc|dataOut [7]),
	.datac(!\pc|dataOut [8]),
	.datad(!\pc|dataOut [5]),
	.datae(!\pc|dataOut [6]),
	.dataf(!\pc|dataOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~0 .extended_lut = "off";
defparam \instMem|data~0 .lut_mask = 64'h0515050555050585;
defparam \instMem|data~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N48
cyclonev_lcell_comb \instMem|data~4 (
// Equation(s):
// \instMem|data~4_combout  = ( \instMem|data~1_combout  & ( \instMem|data~0_combout  & ( (!\pc|dataOut [3]) # ((!\pc|dataOut [9] & (\instMem|data~2_combout )) # (\pc|dataOut [9] & ((\instMem|data~3_combout )))) ) ) ) # ( !\instMem|data~1_combout  & ( 
// \instMem|data~0_combout  & ( (!\pc|dataOut [9] & (((!\pc|dataOut [3])) # (\instMem|data~2_combout ))) # (\pc|dataOut [9] & (((\instMem|data~3_combout  & \pc|dataOut [3])))) ) ) ) # ( \instMem|data~1_combout  & ( !\instMem|data~0_combout  & ( (!\pc|dataOut 
// [9] & (\instMem|data~2_combout  & ((\pc|dataOut [3])))) # (\pc|dataOut [9] & (((!\pc|dataOut [3]) # (\instMem|data~3_combout )))) ) ) ) # ( !\instMem|data~1_combout  & ( !\instMem|data~0_combout  & ( (\pc|dataOut [3] & ((!\pc|dataOut [9] & 
// (\instMem|data~2_combout )) # (\pc|dataOut [9] & ((\instMem|data~3_combout ))))) ) ) )

	.dataa(!\pc|dataOut [9]),
	.datab(!\instMem|data~2_combout ),
	.datac(!\instMem|data~3_combout ),
	.datad(!\pc|dataOut [3]),
	.datae(!\instMem|data~1_combout ),
	.dataf(!\instMem|data~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~4 .extended_lut = "off";
defparam \instMem|data~4 .lut_mask = 64'h00275527AA27FF27;
defparam \instMem|data~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N12
cyclonev_lcell_comb \instMem|data~6 (
// Equation(s):
// \instMem|data~6_combout  = ( \instMem|data~4_combout  & ( (!\pc|dataOut [12] & \instMem|data~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [12]),
	.datad(!\instMem|data~5_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~6 .extended_lut = "off";
defparam \instMem|data~6 .lut_mask = 64'h0000000000F000F0;
defparam \instMem|data~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N6
cyclonev_lcell_comb \instMem|data~69 (
// Equation(s):
// \instMem|data~69_combout  = ( \pc|dataOut [3] & ( \pc|dataOut [5] & ( (!\pc|dataOut [2] & (\pc|dataOut [8] & (!\pc|dataOut [7] $ (!\pc|dataOut [6])))) # (\pc|dataOut [2] & (((\pc|dataOut [7] & !\pc|dataOut [6])) # (\pc|dataOut [8]))) ) ) ) # ( 
// !\pc|dataOut [3] & ( \pc|dataOut [5] & ( (!\pc|dataOut [8] & ((!\pc|dataOut [7] & (\pc|dataOut [2] & \pc|dataOut [6])) # (\pc|dataOut [7] & ((!\pc|dataOut [6]))))) # (\pc|dataOut [8] & (!\pc|dataOut [2])) ) ) ) # ( \pc|dataOut [3] & ( !\pc|dataOut [5] & ( 
// (!\pc|dataOut [2] & ((!\pc|dataOut [7] & (!\pc|dataOut [8])) # (\pc|dataOut [7] & ((\pc|dataOut [6]))))) # (\pc|dataOut [2] & (((!\pc|dataOut [7] & \pc|dataOut [6])) # (\pc|dataOut [8]))) ) ) ) # ( !\pc|dataOut [3] & ( !\pc|dataOut [5] & ( (!\pc|dataOut 
// [8] & (((!\pc|dataOut [2] & !\pc|dataOut [7])) # (\pc|dataOut [6]))) # (\pc|dataOut [8] & (!\pc|dataOut [2])) ) ) )

	.dataa(!\pc|dataOut [2]),
	.datab(!\pc|dataOut [7]),
	.datac(!\pc|dataOut [8]),
	.datad(!\pc|dataOut [6]),
	.datae(!\pc|dataOut [3]),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~69 .extended_lut = "off";
defparam \instMem|data~69 .lut_mask = 64'h8AFA85E73A4A170D;
defparam \instMem|data~69 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N15
cyclonev_lcell_comb \instMem|data~67 (
// Equation(s):
// \instMem|data~67_combout  = ( \pc|dataOut [7] & ( \pc|dataOut [3] & ( (\pc|dataOut [6] & ((!\pc|dataOut [2] & (!\pc|dataOut [8] $ (\pc|dataOut [5]))) # (\pc|dataOut [2] & (!\pc|dataOut [8] & \pc|dataOut [5])))) ) ) ) # ( !\pc|dataOut [7] & ( \pc|dataOut 
// [3] & ( (!\pc|dataOut [8] & (((\pc|dataOut [5] & \pc|dataOut [6])))) # (\pc|dataOut [8] & (!\pc|dataOut [2] & (!\pc|dataOut [5] & !\pc|dataOut [6]))) ) ) ) # ( \pc|dataOut [7] & ( !\pc|dataOut [3] & ( !\pc|dataOut [2] $ ((((\pc|dataOut [5] & !\pc|dataOut 
// [6])) # (\pc|dataOut [8]))) ) ) ) # ( !\pc|dataOut [7] & ( !\pc|dataOut [3] & ( (!\pc|dataOut [8] & (!\pc|dataOut [5] & (!\pc|dataOut [2] $ (!\pc|dataOut [6])))) # (\pc|dataOut [8] & (\pc|dataOut [2])) ) ) )

	.dataa(!\pc|dataOut [2]),
	.datab(!\pc|dataOut [8]),
	.datac(!\pc|dataOut [5]),
	.datad(!\pc|dataOut [6]),
	.datae(!\pc|dataOut [7]),
	.dataf(!\pc|dataOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~67_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~67 .extended_lut = "off";
defparam \instMem|data~67 .lut_mask = 64'h51919599200C0086;
defparam \instMem|data~67 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N18
cyclonev_lcell_comb \instMem|data~70 (
// Equation(s):
// \instMem|data~70_combout  = ( \pc|dataOut [7] & ( \pc|dataOut [3] & ( (!\pc|dataOut [2] & (!\pc|dataOut [8] & (\pc|dataOut [6] & !\pc|dataOut [5]))) ) ) ) # ( \pc|dataOut [7] & ( !\pc|dataOut [3] & ( (\pc|dataOut [2] & (!\pc|dataOut [8] & (\pc|dataOut [6] 
// & \pc|dataOut [5]))) ) ) ) # ( !\pc|dataOut [7] & ( !\pc|dataOut [3] & ( (!\pc|dataOut [8] & \pc|dataOut [5]) ) ) )

	.dataa(!\pc|dataOut [2]),
	.datab(!\pc|dataOut [8]),
	.datac(!\pc|dataOut [6]),
	.datad(!\pc|dataOut [5]),
	.datae(!\pc|dataOut [7]),
	.dataf(!\pc|dataOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~70_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~70 .extended_lut = "off";
defparam \instMem|data~70 .lut_mask = 64'h00CC000400000800;
defparam \instMem|data~70 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N24
cyclonev_lcell_comb \instMem|data~68 (
// Equation(s):
// \instMem|data~68_combout  = ( \pc|dataOut [3] & ( \pc|dataOut [6] & ( (!\pc|dataOut [8] & (!\pc|dataOut [7] & \pc|dataOut [2])) ) ) ) # ( !\pc|dataOut [3] & ( \pc|dataOut [6] & ( (!\pc|dataOut [8] & ((!\pc|dataOut [5] & ((!\pc|dataOut [2]))) # 
// (\pc|dataOut [5] & (!\pc|dataOut [7] & \pc|dataOut [2])))) ) ) ) # ( \pc|dataOut [3] & ( !\pc|dataOut [6] & ( (!\pc|dataOut [8] & (!\pc|dataOut [7] & (!\pc|dataOut [5] $ (\pc|dataOut [2])))) ) ) ) # ( !\pc|dataOut [3] & ( !\pc|dataOut [6] & ( 
// (!\pc|dataOut [8] & (!\pc|dataOut [7] & (!\pc|dataOut [5] $ (\pc|dataOut [2])))) ) ) )

	.dataa(!\pc|dataOut [5]),
	.datab(!\pc|dataOut [8]),
	.datac(!\pc|dataOut [7]),
	.datad(!\pc|dataOut [2]),
	.datae(!\pc|dataOut [3]),
	.dataf(!\pc|dataOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~68_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~68 .extended_lut = "off";
defparam \instMem|data~68 .lut_mask = 64'h80408040884000C0;
defparam \instMem|data~68 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N36
cyclonev_lcell_comb \instMem|data~71 (
// Equation(s):
// \instMem|data~71_combout  = ( \instMem|data~68_combout  & ( \pc|dataOut [4] & ( (!\pc|dataOut [9] & (\instMem|data~69_combout )) # (\pc|dataOut [9] & ((\instMem|data~70_combout ))) ) ) ) # ( !\instMem|data~68_combout  & ( \pc|dataOut [4] & ( (!\pc|dataOut 
// [9] & (\instMem|data~69_combout )) # (\pc|dataOut [9] & ((\instMem|data~70_combout ))) ) ) ) # ( \instMem|data~68_combout  & ( !\pc|dataOut [4] & ( (!\instMem|data~67_combout ) # (\pc|dataOut [9]) ) ) ) # ( !\instMem|data~68_combout  & ( !\pc|dataOut [4] 
// & ( (!\pc|dataOut [9] & !\instMem|data~67_combout ) ) ) )

	.dataa(!\pc|dataOut [9]),
	.datab(!\instMem|data~69_combout ),
	.datac(!\instMem|data~67_combout ),
	.datad(!\instMem|data~70_combout ),
	.datae(!\instMem|data~68_combout ),
	.dataf(!\pc|dataOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~71_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~71 .extended_lut = "off";
defparam \instMem|data~71 .lut_mask = 64'hA0A0F5F522772277;
defparam \instMem|data~71 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N45
cyclonev_lcell_comb \instMem|data~76 (
// Equation(s):
// \instMem|data~76_combout  = ( !\pc|dataOut [12] & ( (\instMem|data~71_combout  & \instMem|data~5_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instMem|data~71_combout ),
	.datad(!\instMem|data~5_combout ),
	.datae(gnd),
	.dataf(!\pc|dataOut [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~76_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~76 .extended_lut = "off";
defparam \instMem|data~76 .lut_mask = 64'h000F000F00000000;
defparam \instMem|data~76 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N0
cyclonev_lcell_comb \instMem|data~58 (
// Equation(s):
// \instMem|data~58_combout  = ( \pc|dataOut [5] & ( \pc|dataOut [3] & ( (\pc|dataOut [7] & (!\pc|dataOut [4] & (!\pc|dataOut [8] & \pc|dataOut [6]))) ) ) ) # ( !\pc|dataOut [5] & ( \pc|dataOut [3] & ( (!\pc|dataOut [8] & (\pc|dataOut [6] & (!\pc|dataOut [7] 
// $ (\pc|dataOut [4])))) ) ) ) # ( \pc|dataOut [5] & ( !\pc|dataOut [3] & ( (!\pc|dataOut [7] & (\pc|dataOut [4] & !\pc|dataOut [8])) ) ) ) # ( !\pc|dataOut [5] & ( !\pc|dataOut [3] & ( (!\pc|dataOut [7] & (!\pc|dataOut [8] & ((!\pc|dataOut [4]) # 
// (!\pc|dataOut [6])))) ) ) )

	.dataa(!\pc|dataOut [7]),
	.datab(!\pc|dataOut [4]),
	.datac(!\pc|dataOut [8]),
	.datad(!\pc|dataOut [6]),
	.datae(!\pc|dataOut [5]),
	.dataf(!\pc|dataOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~58_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~58 .extended_lut = "off";
defparam \instMem|data~58 .lut_mask = 64'hA080202000900040;
defparam \instMem|data~58 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N42
cyclonev_lcell_comb \instMem|data~57 (
// Equation(s):
// \instMem|data~57_combout  = ( \pc|dataOut [3] & ( \pc|dataOut [8] & ( !\pc|dataOut [4] $ (((!\pc|dataOut [7] & (!\pc|dataOut [5] & !\pc|dataOut [6])) # (\pc|dataOut [7] & (\pc|dataOut [5] & \pc|dataOut [6])))) ) ) ) # ( \pc|dataOut [3] & ( !\pc|dataOut 
// [8] & ( (!\pc|dataOut [4] & (\pc|dataOut [6] & ((\pc|dataOut [5]) # (\pc|dataOut [7])))) # (\pc|dataOut [4] & ((!\pc|dataOut [7] & (\pc|dataOut [5])) # (\pc|dataOut [7] & ((!\pc|dataOut [5]) # (!\pc|dataOut [6]))))) ) ) ) # ( !\pc|dataOut [3] & ( 
// !\pc|dataOut [8] & ( (!\pc|dataOut [7] & (\pc|dataOut [6] & (!\pc|dataOut [4] $ (\pc|dataOut [5])))) # (\pc|dataOut [7] & (!\pc|dataOut [5] & (!\pc|dataOut [4] $ (!\pc|dataOut [6])))) ) ) )

	.dataa(!\pc|dataOut [4]),
	.datab(!\pc|dataOut [7]),
	.datac(!\pc|dataOut [5]),
	.datad(!\pc|dataOut [6]),
	.datae(!\pc|dataOut [3]),
	.dataf(!\pc|dataOut [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~57 .extended_lut = "off";
defparam \instMem|data~57 .lut_mask = 64'h10A4153E00006AA9;
defparam \instMem|data~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N24
cyclonev_lcell_comb \instMem|data~59 (
// Equation(s):
// \instMem|data~59_combout  = ( \pc|dataOut [5] & ( !\pc|dataOut [8] & ( (!\pc|dataOut [6] & (!\pc|dataOut [4] $ (((!\pc|dataOut [3] & \pc|dataOut [7]))))) # (\pc|dataOut [6] & ((!\pc|dataOut [3] & ((!\pc|dataOut [7]))) # (\pc|dataOut [3] & (\pc|dataOut [4] 
// & \pc|dataOut [7])))) ) ) ) # ( !\pc|dataOut [5] & ( !\pc|dataOut [8] & ( (!\pc|dataOut [6] & (!\pc|dataOut [4] & ((!\pc|dataOut [3]) # (!\pc|dataOut [7])))) # (\pc|dataOut [6] & ((!\pc|dataOut [3]) # ((!\pc|dataOut [4]) # (!\pc|dataOut [7])))) ) ) )

	.dataa(!\pc|dataOut [6]),
	.datab(!\pc|dataOut [3]),
	.datac(!\pc|dataOut [4]),
	.datad(!\pc|dataOut [7]),
	.datae(!\pc|dataOut [5]),
	.dataf(!\pc|dataOut [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~59_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~59 .extended_lut = "off";
defparam \instMem|data~59 .lut_mask = 64'hF5D4E42900000000;
defparam \instMem|data~59 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N12
cyclonev_lcell_comb \instMem|data~61 (
// Equation(s):
// \instMem|data~61_combout  = ( \pc|dataOut [2] & ( \instMem|data~59_combout  & ( (!\pc|dataOut [9]) # (\instMem|data~60_combout ) ) ) ) # ( !\pc|dataOut [2] & ( \instMem|data~59_combout  & ( (!\pc|dataOut [9] & ((!\instMem|data~57_combout ))) # 
// (\pc|dataOut [9] & (\instMem|data~58_combout )) ) ) ) # ( \pc|dataOut [2] & ( !\instMem|data~59_combout  & ( (\instMem|data~60_combout  & \pc|dataOut [9]) ) ) ) # ( !\pc|dataOut [2] & ( !\instMem|data~59_combout  & ( (!\pc|dataOut [9] & 
// ((!\instMem|data~57_combout ))) # (\pc|dataOut [9] & (\instMem|data~58_combout )) ) ) )

	.dataa(!\instMem|data~60_combout ),
	.datab(!\pc|dataOut [9]),
	.datac(!\instMem|data~58_combout ),
	.datad(!\instMem|data~57_combout ),
	.datae(!\pc|dataOut [2]),
	.dataf(!\instMem|data~59_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~61 .extended_lut = "off";
defparam \instMem|data~61 .lut_mask = 64'hCF031111CF03DDDD;
defparam \instMem|data~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N0
cyclonev_lcell_comb \instMem|data~62 (
// Equation(s):
// \instMem|data~62_combout  = ( !\pc|dataOut [12] & ( (\instMem|data~5_combout  & \instMem|data~61_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instMem|data~5_combout ),
	.datad(!\instMem|data~61_combout ),
	.datae(gnd),
	.dataf(!\pc|dataOut [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~62_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~62 .extended_lut = "off";
defparam \instMem|data~62 .lut_mask = 64'h000F000F00000000;
defparam \instMem|data~62 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N39
cyclonev_lcell_comb \instMem|data~52 (
// Equation(s):
// \instMem|data~52_combout  = ( \pc|dataOut [2] & ( !\pc|dataOut [5] & ( (\pc|dataOut [4] & (!\pc|dataOut [7] & !\pc|dataOut [8])) ) ) )

	.dataa(!\pc|dataOut [4]),
	.datab(gnd),
	.datac(!\pc|dataOut [7]),
	.datad(!\pc|dataOut [8]),
	.datae(!\pc|dataOut [2]),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~52_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~52 .extended_lut = "off";
defparam \instMem|data~52 .lut_mask = 64'h0000500000000000;
defparam \instMem|data~52 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N54
cyclonev_lcell_comb \instMem|data~51 (
// Equation(s):
// \instMem|data~51_combout  = ( \pc|dataOut [6] & ( \pc|dataOut [5] & ( (!\pc|dataOut [4] & (\pc|dataOut [2] & (!\pc|dataOut [8] & !\pc|dataOut [7]))) ) ) ) # ( !\pc|dataOut [6] & ( \pc|dataOut [5] & ( (\pc|dataOut [4] & (\pc|dataOut [2] & (!\pc|dataOut [8] 
// & !\pc|dataOut [7]))) ) ) ) # ( !\pc|dataOut [6] & ( !\pc|dataOut [5] & ( (\pc|dataOut [4] & (!\pc|dataOut [2] & (!\pc|dataOut [8] & \pc|dataOut [7]))) ) ) )

	.dataa(!\pc|dataOut [4]),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [8]),
	.datad(!\pc|dataOut [7]),
	.datae(!\pc|dataOut [6]),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~51_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~51 .extended_lut = "off";
defparam \instMem|data~51 .lut_mask = 64'h0040000010002000;
defparam \instMem|data~51 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N30
cyclonev_lcell_comb \instMem|data~54 (
// Equation(s):
// \instMem|data~54_combout  = ( \pc|dataOut [6] & ( \pc|dataOut [5] & ( (\pc|dataOut [4] & (!\pc|dataOut [2] & (!\pc|dataOut [8] & \pc|dataOut [7]))) ) ) ) # ( \pc|dataOut [6] & ( !\pc|dataOut [5] & ( (!\pc|dataOut [4] & (!\pc|dataOut [2] & !\pc|dataOut 
// [8])) ) ) )

	.dataa(!\pc|dataOut [4]),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [8]),
	.datad(!\pc|dataOut [7]),
	.datae(!\pc|dataOut [6]),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~54_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~54 .extended_lut = "off";
defparam \instMem|data~54 .lut_mask = 64'h0000808000000040;
defparam \instMem|data~54 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N18
cyclonev_lcell_comb \instMem|data~55 (
// Equation(s):
// \instMem|data~55_combout  = ( \pc|dataOut [3] & ( \pc|dataOut [9] & ( \instMem|data~54_combout  ) ) ) # ( !\pc|dataOut [3] & ( \pc|dataOut [9] & ( \instMem|data~52_combout  ) ) ) # ( \pc|dataOut [3] & ( !\pc|dataOut [9] & ( \instMem|data~53_combout  ) ) ) 
// # ( !\pc|dataOut [3] & ( !\pc|dataOut [9] & ( \instMem|data~51_combout  ) ) )

	.dataa(!\instMem|data~53_combout ),
	.datab(!\instMem|data~52_combout ),
	.datac(!\instMem|data~51_combout ),
	.datad(!\instMem|data~54_combout ),
	.datae(!\pc|dataOut [3]),
	.dataf(!\pc|dataOut [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~55_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~55 .extended_lut = "off";
defparam \instMem|data~55 .lut_mask = 64'h0F0F5555333300FF;
defparam \instMem|data~55 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N9
cyclonev_lcell_comb \instMem|data~56 (
// Equation(s):
// \instMem|data~56_combout  = ( !\pc|dataOut [12] & ( (\instMem|data~5_combout  & \instMem|data~55_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instMem|data~5_combout ),
	.datad(!\instMem|data~55_combout ),
	.datae(gnd),
	.dataf(!\pc|dataOut [12]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~56_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~56 .extended_lut = "off";
defparam \instMem|data~56 .lut_mask = 64'h000F000F00000000;
defparam \instMem|data~56 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N30
cyclonev_lcell_comb \controller|WideOr3~1 (
// Equation(s):
// \controller|WideOr3~1_combout  = ( \instMem|data~56_combout  & ( (!\instMem|data~6_combout  & (!\instMem|data~76_combout  $ (\instMem|data~62_combout ))) ) ) # ( !\instMem|data~56_combout  & ( (!\instMem|data~6_combout  & (!\instMem|data~76_combout  $ 
// (!\instMem|data~62_combout ))) ) )

	.dataa(gnd),
	.datab(!\instMem|data~6_combout ),
	.datac(!\instMem|data~76_combout ),
	.datad(!\instMem|data~62_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr3~1 .extended_lut = "off";
defparam \controller|WideOr3~1 .lut_mask = 64'h0CC00CC0C00CC00C;
defparam \controller|WideOr3~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N24
cyclonev_lcell_comb \controller|WideOr3~2 (
// Equation(s):
// \controller|WideOr3~2_combout  = ( \controller|WideOr3~1_combout  & ( ((\controller|WideOr3~0_combout  & \controller|WideOr0~0_combout )) # (\controller|Equal0~0_combout ) ) ) # ( !\controller|WideOr3~1_combout  & ( (\controller|WideOr3~0_combout  & 
// \controller|WideOr0~0_combout ) ) )

	.dataa(!\controller|WideOr3~0_combout ),
	.datab(gnd),
	.datac(!\controller|WideOr0~0_combout ),
	.datad(!\controller|Equal0~0_combout ),
	.datae(gnd),
	.dataf(!\controller|WideOr3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr3~2 .extended_lut = "off";
defparam \controller|WideOr3~2 .lut_mask = 64'h0505050505FF05FF;
defparam \controller|WideOr3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N33
cyclonev_lcell_comb \controller|alu_op[4]~0 (
// Equation(s):
// \controller|alu_op[4]~0_combout  = ( \instMem|data~14_combout  & ( (!\instMem|data~11_combout  & ((!\instMem|data~7_combout ) # (!\instMem|data~8_combout ))) ) )

	.dataa(!\instMem|data~7_combout ),
	.datab(gnd),
	.datac(!\instMem|data~8_combout ),
	.datad(!\instMem|data~11_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|alu_op[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|alu_op[4]~0 .extended_lut = "off";
defparam \controller|alu_op[4]~0 .lut_mask = 64'h00000000FA00FA00;
defparam \controller|alu_op[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N36
cyclonev_lcell_comb \controller|alu_op[4]~1 (
// Equation(s):
// \controller|alu_op[4]~1_combout  = ( \instMem|data~56_combout  & ( \instMem|data~141_combout  & ( (\instMem|data~62_combout  & (!\instMem|data~6_combout  & (\controller|alu_op[4]~0_combout  & \instMem|data~76_combout ))) ) ) )

	.dataa(!\instMem|data~62_combout ),
	.datab(!\instMem|data~6_combout ),
	.datac(!\controller|alu_op[4]~0_combout ),
	.datad(!\instMem|data~76_combout ),
	.datae(!\instMem|data~56_combout ),
	.dataf(!\instMem|data~141_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|alu_op[4]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|alu_op[4]~1 .extended_lut = "off";
defparam \controller|alu_op[4]~1 .lut_mask = 64'h0000000000000004;
defparam \controller|alu_op[4]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N21
cyclonev_lcell_comb \instMem|data~77 (
// Equation(s):
// \instMem|data~77_combout  = ( \instMem|data~8_combout  & ( \instMem|data~7_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instMem|data~7_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~77 .extended_lut = "off";
defparam \instMem|data~77 .lut_mask = 64'h0000000000FF00FF;
defparam \instMem|data~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N9
cyclonev_lcell_comb \controller|WideOr1~0 (
// Equation(s):
// \controller|WideOr1~0_combout  = ( \instMem|data~141_combout  & ( (!\instMem|data~62_combout  & (\instMem|data~76_combout  & !\instMem|data~56_combout )) # (\instMem|data~62_combout  & ((\instMem|data~56_combout ))) ) ) # ( !\instMem|data~141_combout  & ( 
// !\instMem|data~62_combout  $ (\instMem|data~56_combout ) ) )

	.dataa(!\instMem|data~62_combout ),
	.datab(gnd),
	.datac(!\instMem|data~76_combout ),
	.datad(!\instMem|data~56_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~141_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr1~0 .extended_lut = "off";
defparam \controller|WideOr1~0 .lut_mask = 64'hAA55AA550A550A55;
defparam \controller|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N54
cyclonev_lcell_comb \controller|WideOr1~2 (
// Equation(s):
// \controller|WideOr1~2_combout  = ( \controller|WideOr1~0_combout  & ( \instMem|data~6_combout  & ( (\controller|WideOr1~1_combout  & (\instMem|data~14_combout  & !\instMem|data~11_combout )) ) ) ) # ( !\controller|WideOr1~0_combout  & ( 
// \instMem|data~6_combout  & ( (\controller|WideOr1~1_combout  & (\instMem|data~14_combout  & !\instMem|data~11_combout )) ) ) ) # ( \controller|WideOr1~0_combout  & ( !\instMem|data~6_combout  & ( (!\instMem|data~14_combout  & (((!\instMem|data~77_combout  
// & \instMem|data~11_combout )))) # (\instMem|data~14_combout  & (\controller|WideOr1~1_combout  & ((!\instMem|data~11_combout )))) ) ) ) # ( !\controller|WideOr1~0_combout  & ( !\instMem|data~6_combout  & ( (\controller|WideOr1~1_combout  & 
// (\instMem|data~14_combout  & !\instMem|data~11_combout )) ) ) )

	.dataa(!\controller|WideOr1~1_combout ),
	.datab(!\instMem|data~14_combout ),
	.datac(!\instMem|data~77_combout ),
	.datad(!\instMem|data~11_combout ),
	.datae(!\controller|WideOr1~0_combout ),
	.dataf(!\instMem|data~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr1~2 .extended_lut = "off";
defparam \controller|WideOr1~2 .lut_mask = 64'h110011C011001100;
defparam \controller|WideOr1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N0
cyclonev_lcell_comb \controller|WideOr2~1 (
// Equation(s):
// \controller|WideOr2~1_combout  = ( \instMem|data~6_combout  & ( !\instMem|data~141_combout  $ (!\instMem|data~62_combout  $ (\instMem|data~76_combout )) ) ) # ( !\instMem|data~6_combout  & ( (!\instMem|data~141_combout  & (!\instMem|data~62_combout  $ 
// (!\instMem|data~76_combout ))) ) )

	.dataa(gnd),
	.datab(!\instMem|data~141_combout ),
	.datac(!\instMem|data~62_combout ),
	.datad(!\instMem|data~76_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr2~1 .extended_lut = "off";
defparam \controller|WideOr2~1 .lut_mask = 64'h0CC00CC03CC33CC3;
defparam \controller|WideOr2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N33
cyclonev_lcell_comb \controller|WideOr2~0 (
// Equation(s):
// \controller|WideOr2~0_combout  = ( !\instMem|data~141_combout  & ( !\instMem|data~62_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instMem|data~62_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~141_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr2~0 .extended_lut = "off";
defparam \controller|WideOr2~0 .lut_mask = 64'hFF00FF0000000000;
defparam \controller|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N54
cyclonev_lcell_comb \controller|WideOr2~2 (
// Equation(s):
// \controller|WideOr2~2_combout  = ( \instMem|data~56_combout  & ( \controller|WideOr2~0_combout  & ( ((\controller|WideOr2~1_combout  & \controller|WideOr0~0_combout )) # (\controller|Equal0~1_combout ) ) ) ) # ( !\instMem|data~56_combout  & ( 
// \controller|WideOr2~0_combout  & ( (!\instMem|data~6_combout  & \controller|WideOr0~0_combout ) ) ) ) # ( \instMem|data~56_combout  & ( !\controller|WideOr2~0_combout  & ( ((\controller|WideOr2~1_combout  & \controller|WideOr0~0_combout )) # 
// (\controller|Equal0~1_combout ) ) ) )

	.dataa(!\instMem|data~6_combout ),
	.datab(!\controller|Equal0~1_combout ),
	.datac(!\controller|WideOr2~1_combout ),
	.datad(!\controller|WideOr0~0_combout ),
	.datae(!\instMem|data~56_combout ),
	.dataf(!\controller|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr2~2 .extended_lut = "off";
defparam \controller|WideOr2~2 .lut_mask = 64'h0000333F00AA333F;
defparam \controller|WideOr2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N6
cyclonev_lcell_comb \alu|Mux19~1 (
// Equation(s):
// \alu|Mux19~1_combout  = ( \controller|WideOr2~2_combout  & ( (!\controller|WideOr0~3_combout  & (!\controller|alu_op[4]~1_combout  & ((!\controller|WideOr3~2_combout ) # (\controller|WideOr1~2_combout )))) ) ) # ( !\controller|WideOr2~2_combout  & ( 
// (!\controller|WideOr0~3_combout  & (!\controller|alu_op[4]~1_combout  & \controller|WideOr1~2_combout )) ) )

	.dataa(!\controller|WideOr0~3_combout ),
	.datab(!\controller|WideOr3~2_combout ),
	.datac(!\controller|alu_op[4]~1_combout ),
	.datad(!\controller|WideOr1~2_combout ),
	.datae(gnd),
	.dataf(!\controller|WideOr2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux19~1 .extended_lut = "off";
defparam \alu|Mux19~1 .lut_mask = 64'h00A000A080A080A0;
defparam \alu|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N6
cyclonev_lcell_comb \controller|mem_wrt_en~1 (
// Equation(s):
// \controller|mem_wrt_en~1_combout  = ( \controller|mem_wrt_en~0_combout  & ( (!\instMem|data~141_combout  & (\instMem|data~6_combout  & (!\instMem|data~56_combout  & !\instMem|data~62_combout ))) ) )

	.dataa(!\instMem|data~141_combout ),
	.datab(!\instMem|data~6_combout ),
	.datac(!\instMem|data~56_combout ),
	.datad(!\instMem|data~62_combout ),
	.datae(gnd),
	.dataf(!\controller|mem_wrt_en~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mem_wrt_en~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mem_wrt_en~1 .extended_lut = "off";
defparam \controller|mem_wrt_en~1 .lut_mask = 64'h0000000020002000;
defparam \controller|mem_wrt_en~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N51
cyclonev_lcell_comb \rf_wrt_data_mux|out[0]~2 (
// Equation(s):
// \rf_wrt_data_mux|out[0]~2_combout  = ( \instMem|data~14_combout  & ( (!\controller|pc_sel[1]~0_combout  & !\controller|mem_wrt_en~1_combout ) ) ) # ( !\instMem|data~14_combout  & ( !\controller|pc_sel[1]~0_combout  ) )

	.dataa(gnd),
	.datab(!\controller|pc_sel[1]~0_combout ),
	.datac(gnd),
	.datad(!\controller|mem_wrt_en~1_combout ),
	.datae(!\instMem|data~14_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[0]~2 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[0]~2 .lut_mask = 64'hCCCCCC00CCCCCC00;
defparam \rf_wrt_data_mux|out[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N35
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N9
cyclonev_lcell_comb \dataMem|sw_reg[4]~feeder (
// Equation(s):
// \dataMem|sw_reg[4]~feeder_combout  = ( \SW[4]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[4]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem|sw_reg[4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem|sw_reg[4]~feeder .extended_lut = "off";
defparam \dataMem|sw_reg[4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dataMem|sw_reg[4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N57
cyclonev_lcell_comb \controller|rf_wrt_data_sel[0]~0 (
// Equation(s):
// \controller|rf_wrt_data_sel[0]~0_combout  = ( \controller|mem_wrt_en~1_combout  & ( \instMem|data~14_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instMem|data~14_combout ),
	.datae(!\controller|mem_wrt_en~1_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|rf_wrt_data_sel[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|rf_wrt_data_sel[0]~0 .extended_lut = "off";
defparam \controller|rf_wrt_data_sel[0]~0 .lut_mask = 64'h000000FF000000FF;
defparam \controller|rf_wrt_data_sel[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N21
cyclonev_lcell_comb \instMem|data~20 (
// Equation(s):
// \instMem|data~20_combout  = ( \pc|dataOut [6] & ( \pc|dataOut [4] & ( (\pc|dataOut [5] & (\pc|dataOut [3] & ((\pc|dataOut [2]) # (\pc|dataOut [7])))) ) ) ) # ( !\pc|dataOut [6] & ( \pc|dataOut [4] & ( (\pc|dataOut [3] & (!\pc|dataOut [7] $ (!\pc|dataOut 
// [2]))) ) ) ) # ( \pc|dataOut [6] & ( !\pc|dataOut [4] & ( (\pc|dataOut [5] & (\pc|dataOut [3] & \pc|dataOut [2])) ) ) ) # ( !\pc|dataOut [6] & ( !\pc|dataOut [4] & ( (\pc|dataOut [3] & (((!\pc|dataOut [5] & \pc|dataOut [2])) # (\pc|dataOut [7]))) ) ) )

	.dataa(!\pc|dataOut [5]),
	.datab(!\pc|dataOut [7]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [2]),
	.datae(!\pc|dataOut [6]),
	.dataf(!\pc|dataOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~20 .extended_lut = "off";
defparam \instMem|data~20 .lut_mask = 64'h030B0005030C0105;
defparam \instMem|data~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N0
cyclonev_lcell_comb \instMem|data~18 (
// Equation(s):
// \instMem|data~18_combout  = ( \pc|dataOut [5] & ( \pc|dataOut [4] & ( (!\pc|dataOut [6] & ((\pc|dataOut [7]))) # (\pc|dataOut [6] & (\pc|dataOut [3] & !\pc|dataOut [7])) ) ) ) # ( !\pc|dataOut [5] & ( \pc|dataOut [4] & ( (!\pc|dataOut [6] & \pc|dataOut 
// [7]) ) ) ) # ( \pc|dataOut [5] & ( !\pc|dataOut [4] & ( (!\pc|dataOut [6] & \pc|dataOut [7]) ) ) ) # ( !\pc|dataOut [5] & ( !\pc|dataOut [4] & ( (!\pc|dataOut [3] & (!\pc|dataOut [6] & ((!\pc|dataOut [7])))) # (\pc|dataOut [3] & (!\pc|dataOut [6] $ 
// (((!\pc|dataOut [2] & !\pc|dataOut [7]))))) ) ) )

	.dataa(!\pc|dataOut [3]),
	.datab(!\pc|dataOut [6]),
	.datac(!\pc|dataOut [2]),
	.datad(!\pc|dataOut [7]),
	.datae(!\pc|dataOut [5]),
	.dataf(!\pc|dataOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~18 .extended_lut = "off";
defparam \instMem|data~18 .lut_mask = 64'h9C4400CC00CC11CC;
defparam \instMem|data~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N12
cyclonev_lcell_comb \instMem|data~19 (
// Equation(s):
// \instMem|data~19_combout  = ( \pc|dataOut [6] & ( \pc|dataOut [4] & ( (!\pc|dataOut [3] & (\pc|dataOut [2] & (\pc|dataOut [5] & \pc|dataOut [7]))) # (\pc|dataOut [3] & (((\pc|dataOut [2] & \pc|dataOut [5])) # (\pc|dataOut [7]))) ) ) ) # ( !\pc|dataOut [6] 
// & ( \pc|dataOut [4] & ( (!\pc|dataOut [2] & (!\pc|dataOut [3] & (\pc|dataOut [5] & !\pc|dataOut [7]))) ) ) ) # ( \pc|dataOut [6] & ( !\pc|dataOut [4] & ( (\pc|dataOut [5] & ((!\pc|dataOut [2] & (!\pc|dataOut [3] & \pc|dataOut [7])) # (\pc|dataOut [2] & 
// ((!\pc|dataOut [3]) # (\pc|dataOut [7]))))) ) ) ) # ( !\pc|dataOut [6] & ( !\pc|dataOut [4] & ( (!\pc|dataOut [5] & (!\pc|dataOut [3] $ (!\pc|dataOut [7]))) ) ) )

	.dataa(!\pc|dataOut [2]),
	.datab(!\pc|dataOut [3]),
	.datac(!\pc|dataOut [5]),
	.datad(!\pc|dataOut [7]),
	.datae(!\pc|dataOut [6]),
	.dataf(!\pc|dataOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~19 .extended_lut = "off";
defparam \instMem|data~19 .lut_mask = 64'h30C0040D08000137;
defparam \instMem|data~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N42
cyclonev_lcell_comb \instMem|data~21 (
// Equation(s):
// \instMem|data~21_combout  = ( \instMem|data~19_combout  & ( (!\pc|dataOut [8] & (\pc|dataOut [9] & ((!\instMem|data~18_combout )))) # (\pc|dataOut [8] & (!\pc|dataOut [9] & (!\instMem|data~20_combout ))) ) ) # ( !\instMem|data~19_combout  & ( 
// (!\pc|dataOut [8] & ((!\pc|dataOut [9]) # ((!\instMem|data~18_combout )))) # (\pc|dataOut [8] & (!\pc|dataOut [9] & (!\instMem|data~20_combout ))) ) )

	.dataa(!\pc|dataOut [8]),
	.datab(!\pc|dataOut [9]),
	.datac(!\instMem|data~20_combout ),
	.datad(!\instMem|data~18_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~21 .extended_lut = "off";
defparam \instMem|data~21 .lut_mask = 64'hEAC8EAC862406240;
defparam \instMem|data~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N36
cyclonev_lcell_comb \instMem|data~16 (
// Equation(s):
// \instMem|data~16_combout  = ( \pc|dataOut [6] & ( \pc|dataOut [4] & ( (!\pc|dataOut [7] & (\pc|dataOut [2] & (!\pc|dataOut [5] $ (!\pc|dataOut [9])))) # (\pc|dataOut [7] & (((!\pc|dataOut [9])))) ) ) ) # ( !\pc|dataOut [6] & ( \pc|dataOut [4] & ( 
// (!\pc|dataOut [2] & (((\pc|dataOut [7])))) # (\pc|dataOut [2] & ((!\pc|dataOut [5] & (\pc|dataOut [9])) # (\pc|dataOut [5] & ((!\pc|dataOut [9]) # (\pc|dataOut [7]))))) ) ) ) # ( \pc|dataOut [6] & ( !\pc|dataOut [4] & ( (!\pc|dataOut [5] & (\pc|dataOut 
// [9] & !\pc|dataOut [7])) # (\pc|dataOut [5] & (!\pc|dataOut [9] & \pc|dataOut [7])) ) ) ) # ( !\pc|dataOut [6] & ( !\pc|dataOut [4] & ( (!\pc|dataOut [9] & (!\pc|dataOut [5] $ (((!\pc|dataOut [2]) # (!\pc|dataOut [7]))))) # (\pc|dataOut [9] & 
// ((!\pc|dataOut [5]) # ((\pc|dataOut [7])))) ) ) )

	.dataa(!\pc|dataOut [5]),
	.datab(!\pc|dataOut [9]),
	.datac(!\pc|dataOut [2]),
	.datad(!\pc|dataOut [7]),
	.datae(!\pc|dataOut [6]),
	.dataf(!\pc|dataOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~16 .extended_lut = "off";
defparam \instMem|data~16 .lut_mask = 64'h667B224406F706CC;
defparam \instMem|data~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N30
cyclonev_lcell_comb \instMem|data~15 (
// Equation(s):
// \instMem|data~15_combout  = ( \pc|dataOut [6] & ( \pc|dataOut [5] & ( (!\pc|dataOut [9] & (\pc|dataOut [7] & ((!\pc|dataOut [4]) # (!\pc|dataOut [2])))) # (\pc|dataOut [9] & (\pc|dataOut [4] & (\pc|dataOut [2] & !\pc|dataOut [7]))) ) ) ) # ( !\pc|dataOut 
// [6] & ( \pc|dataOut [5] & ( (!\pc|dataOut [9] & (\pc|dataOut [4] & (!\pc|dataOut [2] $ (\pc|dataOut [7])))) # (\pc|dataOut [9] & (((\pc|dataOut [7])))) ) ) ) # ( \pc|dataOut [6] & ( !\pc|dataOut [5] & ( (\pc|dataOut [4] & (!\pc|dataOut [9] & (\pc|dataOut 
// [2] & \pc|dataOut [7]))) ) ) ) # ( !\pc|dataOut [6] & ( !\pc|dataOut [5] & ( (!\pc|dataOut [4] & ((!\pc|dataOut [9] & ((!\pc|dataOut [2]) # (\pc|dataOut [7]))) # (\pc|dataOut [9] & ((!\pc|dataOut [7]))))) # (\pc|dataOut [4] & (\pc|dataOut [9] & 
// ((!\pc|dataOut [2]) # (\pc|dataOut [7])))) ) ) )

	.dataa(!\pc|dataOut [4]),
	.datab(!\pc|dataOut [9]),
	.datac(!\pc|dataOut [2]),
	.datad(!\pc|dataOut [7]),
	.datae(!\pc|dataOut [6]),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~15 .extended_lut = "off";
defparam \instMem|data~15 .lut_mask = 64'hB2990004403701C8;
defparam \instMem|data~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N45
cyclonev_lcell_comb \instMem|data~17 (
// Equation(s):
// \instMem|data~17_combout  = ( \instMem|data~15_combout  & ( (!\pc|dataOut [8] & (((\pc|dataOut [3] & !\instMem|data~16_combout )))) # (\pc|dataOut [8] & (!\pc|dataOut [9] & (!\pc|dataOut [3]))) ) ) # ( !\instMem|data~15_combout  & ( (!\pc|dataOut [8] & 
// (((!\pc|dataOut [3]) # (!\instMem|data~16_combout )))) # (\pc|dataOut [8] & (!\pc|dataOut [9] & (!\pc|dataOut [3]))) ) )

	.dataa(!\pc|dataOut [8]),
	.datab(!\pc|dataOut [9]),
	.datac(!\pc|dataOut [3]),
	.datad(!\instMem|data~16_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~15_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~17 .extended_lut = "off";
defparam \instMem|data~17 .lut_mask = 64'hEAE0EAE04A404A40;
defparam \instMem|data~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N36
cyclonev_lcell_comb \controller|rs1[2]~3 (
// Equation(s):
// \controller|rs1[2]~3_combout  = ( \controller|Equal0~1_combout  & ( (\instMem|data~7_combout  & \instMem|data~17_combout ) ) ) # ( !\controller|Equal0~1_combout  & ( (\instMem|data~7_combout  & \instMem|data~21_combout ) ) )

	.dataa(gnd),
	.datab(!\instMem|data~7_combout ),
	.datac(!\instMem|data~21_combout ),
	.datad(!\instMem|data~17_combout ),
	.datae(gnd),
	.dataf(!\controller|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|rs1[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|rs1[2]~3 .extended_lut = "off";
defparam \controller|rs1[2]~3 .lut_mask = 64'h0303030300330033;
defparam \controller|rs1[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: CLKCTRL_G12
cyclonev_clkena \KEY[0]~inputCLKENA0 (
	.inclk(\KEY[0]~input_o ),
	.ena(vcc),
	.outclk(\KEY[0]~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \KEY[0]~inputCLKENA0 .clock_type = "global clock";
defparam \KEY[0]~inputCLKENA0 .disable_mode = "low";
defparam \KEY[0]~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \KEY[0]~inputCLKENA0 .ena_register_power_up = "high";
defparam \KEY[0]~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N36
cyclonev_lcell_comb \instMem|data~43 (
// Equation(s):
// \instMem|data~43_combout  = ( \pc|dataOut [7] & ( \pc|dataOut [3] & ( (!\pc|dataOut [6] & (((\pc|dataOut [5] & \pc|dataOut [4])))) # (\pc|dataOut [6] & ((!\pc|dataOut [2] & ((!\pc|dataOut [4]))) # (\pc|dataOut [2] & ((\pc|dataOut [4]) # (\pc|dataOut 
// [5]))))) ) ) ) # ( !\pc|dataOut [7] & ( \pc|dataOut [3] & ( (!\pc|dataOut [2] & ((!\pc|dataOut [4] & (\pc|dataOut [6])) # (\pc|dataOut [4] & ((!\pc|dataOut [5]))))) # (\pc|dataOut [2] & (((!\pc|dataOut [5])))) ) ) ) # ( \pc|dataOut [7] & ( !\pc|dataOut 
// [3] & ( (!\pc|dataOut [4] & ((!\pc|dataOut [6] & ((\pc|dataOut [5]))) # (\pc|dataOut [6] & (\pc|dataOut [2] & !\pc|dataOut [5])))) ) ) ) # ( !\pc|dataOut [7] & ( !\pc|dataOut [3] & ( (!\pc|dataOut [4] & (\pc|dataOut [6] & (!\pc|dataOut [2] $ (!\pc|dataOut 
// [5])))) # (\pc|dataOut [4] & (((!\pc|dataOut [5])))) ) ) )

	.dataa(!\pc|dataOut [6]),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [5]),
	.datad(!\pc|dataOut [4]),
	.datae(!\pc|dataOut [7]),
	.dataf(!\pc|dataOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~43 .extended_lut = "off";
defparam \instMem|data~43 .lut_mask = 64'h14F01A0074F0451B;
defparam \instMem|data~43 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N18
cyclonev_lcell_comb \instMem|data~42 (
// Equation(s):
// \instMem|data~42_combout  = ( !\pc|dataOut [7] & ( \pc|dataOut [5] & ( (!\pc|dataOut [2] & (((\pc|dataOut [3] & !\pc|dataOut [4])))) # (\pc|dataOut [2] & (!\pc|dataOut [3] & ((!\pc|dataOut [4]) # (\pc|dataOut [6])))) ) ) ) # ( \pc|dataOut [7] & ( 
// !\pc|dataOut [5] & ( (\pc|dataOut [6] & (\pc|dataOut [3] & \pc|dataOut [4])) ) ) ) # ( !\pc|dataOut [7] & ( !\pc|dataOut [5] & ( (!\pc|dataOut [6] & (!\pc|dataOut [2] & (!\pc|dataOut [3] & !\pc|dataOut [4]))) # (\pc|dataOut [6] & ((!\pc|dataOut [4]) # 
// ((\pc|dataOut [2] & \pc|dataOut [3])))) ) ) )

	.dataa(!\pc|dataOut [6]),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [4]),
	.datae(!\pc|dataOut [7]),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~42 .extended_lut = "off";
defparam \instMem|data~42 .lut_mask = 64'hD50100053C100000;
defparam \instMem|data~42 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N6
cyclonev_lcell_comb \instMem|data~108 (
// Equation(s):
// \instMem|data~108_combout  = ( \pc|dataOut [9] & ( (\instMem|data~7_combout  & (!\pc|dataOut [8] & \instMem|data~42_combout )) ) ) # ( !\pc|dataOut [9] & ( (\instMem|data~7_combout  & ((\instMem|data~43_combout ) # (\pc|dataOut [8]))) ) )

	.dataa(!\instMem|data~7_combout ),
	.datab(!\pc|dataOut [8]),
	.datac(!\instMem|data~43_combout ),
	.datad(!\instMem|data~42_combout ),
	.datae(gnd),
	.dataf(!\pc|dataOut [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~108_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~108 .extended_lut = "off";
defparam \instMem|data~108 .lut_mask = 64'h1515151500440044;
defparam \instMem|data~108 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N24
cyclonev_lcell_comb \controller|mem_wrt_en~3 (
// Equation(s):
// \controller|mem_wrt_en~3_combout  = ( \controller|WideOr2~0_combout  & ( (\controller|mem_wrt_en~0_combout  & !\instMem|data~56_combout ) ) )

	.dataa(!\controller|mem_wrt_en~0_combout ),
	.datab(gnd),
	.datac(!\instMem|data~56_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|WideOr2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mem_wrt_en~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mem_wrt_en~3 .extended_lut = "off";
defparam \controller|mem_wrt_en~3 .lut_mask = 64'h0000000050505050;
defparam \controller|mem_wrt_en~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N21
cyclonev_lcell_comb \controller|WideOr6~0 (
// Equation(s):
// \controller|WideOr6~0_combout  = ( \instMem|data~6_combout  & ( \instMem|data~56_combout  & ( !\instMem|data~62_combout  $ (((\instMem|data~72_combout  & !\pc|dataOut [12]))) ) ) ) # ( !\instMem|data~6_combout  & ( \instMem|data~56_combout  & ( 
// (\instMem|data~72_combout  & (\instMem|data~62_combout  & (!\instMem|data~77_combout  & !\pc|dataOut [12]))) ) ) ) # ( \instMem|data~6_combout  & ( !\instMem|data~56_combout  & ( !\instMem|data~72_combout  $ (!\instMem|data~62_combout ) ) ) ) # ( 
// !\instMem|data~6_combout  & ( !\instMem|data~56_combout  & ( \instMem|data~62_combout  ) ) )

	.dataa(!\instMem|data~72_combout ),
	.datab(!\instMem|data~62_combout ),
	.datac(!\instMem|data~77_combout ),
	.datad(!\pc|dataOut [12]),
	.datae(!\instMem|data~6_combout ),
	.dataf(!\instMem|data~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr6~0 .extended_lut = "off";
defparam \controller|WideOr6~0 .lut_mask = 64'h33336666100099CC;
defparam \controller|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N24
cyclonev_lcell_comb \controller|WideOr6~2 (
// Equation(s):
// \controller|WideOr6~2_combout  = ( !\instMem|data~141_combout  & ( (!\instMem|data~11_combout  & ((!\instMem|data~6_combout  & ((!\instMem|data~76_combout ) # ((!\instMem|data~62_combout )))) # (\instMem|data~6_combout  & (!\instMem|data~76_combout  $ 
// (!\instMem|data~56_combout  $ (!\instMem|data~62_combout )))))) ) ) # ( \instMem|data~141_combout  & ( ((!\instMem|data~11_combout  & (\controller|WideOr6~0_combout ))) ) )

	.dataa(!\instMem|data~6_combout ),
	.datab(!\instMem|data~11_combout ),
	.datac(!\controller|WideOr6~0_combout ),
	.datad(!\instMem|data~56_combout ),
	.datae(!\instMem|data~141_combout ),
	.dataf(!\instMem|data~62_combout ),
	.datag(!\instMem|data~76_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr6~2 .extended_lut = "on";
defparam \controller|WideOr6~2 .lut_mask = 64'hC88C0C0C84C00C0C;
defparam \controller|WideOr6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N27
cyclonev_lcell_comb \controller|WideOr6~1 (
// Equation(s):
// \controller|WideOr6~1_combout  = ( \controller|WideOr6~2_combout  & ( \instMem|data~14_combout  ) ) # ( !\controller|WideOr6~2_combout  & ( (\controller|mem_wrt_en~3_combout  & \instMem|data~14_combout ) ) )

	.dataa(gnd),
	.datab(!\controller|mem_wrt_en~3_combout ),
	.datac(!\instMem|data~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|WideOr6~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr6~1 .extended_lut = "off";
defparam \controller|WideOr6~1 .lut_mask = 64'h030303030F0F0F0F;
defparam \controller|WideOr6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N24
cyclonev_lcell_comb \instMem|data~107 (
// Equation(s):
// \instMem|data~107_combout  = ( \instMem|data~16_combout  & ( \instMem|data~7_combout  & ( (!\pc|dataOut [3] & ((!\pc|dataOut [8] & (!\instMem|data~15_combout )) # (\pc|dataOut [8] & ((!\pc|dataOut [9]))))) ) ) ) # ( !\instMem|data~16_combout  & ( 
// \instMem|data~7_combout  & ( (!\pc|dataOut [8] & ((!\instMem|data~15_combout ) # ((\pc|dataOut [3])))) # (\pc|dataOut [8] & (((!\pc|dataOut [9] & !\pc|dataOut [3])))) ) ) )

	.dataa(!\instMem|data~15_combout ),
	.datab(!\pc|dataOut [9]),
	.datac(!\pc|dataOut [8]),
	.datad(!\pc|dataOut [3]),
	.datae(!\instMem|data~16_combout ),
	.dataf(!\instMem|data~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~107_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~107 .extended_lut = "off";
defparam \instMem|data~107 .lut_mask = 64'h00000000ACF0AC00;
defparam \instMem|data~107 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N54
cyclonev_lcell_comb \instMem|data~149 (
// Equation(s):
// \instMem|data~149_combout  = ( \pc|dataOut [5] & ( \pc|dataOut [6] & ( (!\pc|dataOut [7] & (!\pc|dataOut [2] & (!\pc|dataOut [3] & !\pc|dataOut [4]))) # (\pc|dataOut [7] & (!\pc|dataOut [2] $ (((!\pc|dataOut [4]))))) ) ) ) # ( !\pc|dataOut [5] & ( 
// \pc|dataOut [6] & ( (!\pc|dataOut [2] & (((\pc|dataOut [3] & !\pc|dataOut [7])) # (\pc|dataOut [4]))) # (\pc|dataOut [2] & (((!\pc|dataOut [7])))) ) ) ) # ( \pc|dataOut [5] & ( !\pc|dataOut [6] & ( (!\pc|dataOut [2] & (\pc|dataOut [7] & (!\pc|dataOut [3] 
// $ (!\pc|dataOut [4])))) # (\pc|dataOut [2] & (((!\pc|dataOut [4] & !\pc|dataOut [7])))) ) ) ) # ( !\pc|dataOut [5] & ( !\pc|dataOut [6] & ( (!\pc|dataOut [4] & ((!\pc|dataOut [2] & (\pc|dataOut [3] & \pc|dataOut [7])) # (\pc|dataOut [2] & (!\pc|dataOut 
// [3] & !\pc|dataOut [7])))) ) ) )

	.dataa(!\pc|dataOut [2]),
	.datab(!\pc|dataOut [3]),
	.datac(!\pc|dataOut [4]),
	.datad(!\pc|dataOut [7]),
	.datae(!\pc|dataOut [5]),
	.dataf(!\pc|dataOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~149_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~149 .extended_lut = "off";
defparam \instMem|data~149 .lut_mask = 64'h402050287F0A805A;
defparam \instMem|data~149 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N30
cyclonev_lcell_comb \instMem|data~150 (
// Equation(s):
// \instMem|data~150_combout  = ( \pc|dataOut [6] & ( \pc|dataOut [2] & ( (!\pc|dataOut [4] & (\pc|dataOut [7] & ((!\pc|dataOut [3]) # (\pc|dataOut [5])))) # (\pc|dataOut [4] & (\pc|dataOut [5] & (!\pc|dataOut [7] $ (!\pc|dataOut [3])))) ) ) ) # ( 
// !\pc|dataOut [6] & ( \pc|dataOut [2] & ( (!\pc|dataOut [7] & (\pc|dataOut [5] & (!\pc|dataOut [4] $ (!\pc|dataOut [3])))) ) ) ) # ( \pc|dataOut [6] & ( !\pc|dataOut [2] & ( (\pc|dataOut [5] & ((!\pc|dataOut [4] & (\pc|dataOut [7])) # (\pc|dataOut [4] & 
// ((!\pc|dataOut [3]))))) ) ) ) # ( !\pc|dataOut [6] & ( !\pc|dataOut [2] & ( (\pc|dataOut [4] & (!\pc|dataOut [7] & (\pc|dataOut [5] & !\pc|dataOut [3]))) ) ) )

	.dataa(!\pc|dataOut [4]),
	.datab(!\pc|dataOut [7]),
	.datac(!\pc|dataOut [5]),
	.datad(!\pc|dataOut [3]),
	.datae(!\pc|dataOut [6]),
	.dataf(!\pc|dataOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~150_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~150 .extended_lut = "off";
defparam \instMem|data~150 .lut_mask = 64'h0400070204082306;
defparam \instMem|data~150 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N15
cyclonev_lcell_comb \instMem|data~151 (
// Equation(s):
// \instMem|data~151_combout  = ( \instMem|data~149_combout  & ( \instMem|data~150_combout  ) ) # ( !\instMem|data~149_combout  & ( \instMem|data~150_combout  & ( \pc|dataOut [9] ) ) ) # ( \instMem|data~149_combout  & ( !\instMem|data~150_combout  & ( 
// !\pc|dataOut [9] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|dataOut [9]),
	.datae(!\instMem|data~149_combout ),
	.dataf(!\instMem|data~150_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~151_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~151 .extended_lut = "off";
defparam \instMem|data~151 .lut_mask = 64'h0000FF0000FFFFFF;
defparam \instMem|data~151 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N6
cyclonev_lcell_comb \instMem|data~34 (
// Equation(s):
// \instMem|data~34_combout  = ( \instMem|data~151_combout  & ( (!\pc|dataOut [8] & \instMem|data~7_combout ) ) )

	.dataa(gnd),
	.datab(!\pc|dataOut [8]),
	.datac(gnd),
	.datad(!\instMem|data~7_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~151_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~34 .extended_lut = "off";
defparam \instMem|data~34 .lut_mask = 64'h0000000000CC00CC;
defparam \instMem|data~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y26_N9
cyclonev_lcell_comb \reg_file|data[6][31]~9 (
// Equation(s):
// \reg_file|data[6][31]~9_combout  = ( !\instMem|data~34_combout  & ( (!\instMem|data~27_combout  & (\instMem|data~108_combout  & (\controller|WideOr6~1_combout  & \instMem|data~107_combout ))) ) )

	.dataa(!\instMem|data~27_combout ),
	.datab(!\instMem|data~108_combout ),
	.datac(!\controller|WideOr6~1_combout ),
	.datad(!\instMem|data~107_combout ),
	.datae(!\instMem|data~34_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[6][31]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[6][31]~9 .extended_lut = "off";
defparam \reg_file|data[6][31]~9 .lut_mask = 64'h0002000000020000;
defparam \reg_file|data[6][31]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N29
dffeas \reg_file|data[6][2] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[2]~13_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[6][31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[6][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[6][2] .is_wysiwyg = "true";
defparam \reg_file|data[6][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N36
cyclonev_lcell_comb \instMem|data~26 (
// Equation(s):
// \instMem|data~26_combout  = ( \pc|dataOut [2] & ( \pc|dataOut [5] & ( (\pc|dataOut [6] & !\pc|dataOut [3]) ) ) ) # ( \pc|dataOut [2] & ( !\pc|dataOut [5] & ( (!\pc|dataOut [6] & !\pc|dataOut [3]) ) ) ) # ( !\pc|dataOut [2] & ( !\pc|dataOut [5] & ( 
// !\pc|dataOut [6] ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [6]),
	.datad(!\pc|dataOut [3]),
	.datae(!\pc|dataOut [2]),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~26 .extended_lut = "off";
defparam \instMem|data~26 .lut_mask = 64'hF0F0F00000000F00;
defparam \instMem|data~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N57
cyclonev_lcell_comb \controller|rs1[3]~0 (
// Equation(s):
// \controller|rs1[3]~0_combout  = ( !\pc|dataOut [7] & ( !\pc|dataOut [9] & ( (!\pc|dataOut [8] & !\pc|dataOut [4]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [8]),
	.datad(!\pc|dataOut [4]),
	.datae(!\pc|dataOut [7]),
	.dataf(!\pc|dataOut [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|rs1[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|rs1[3]~0 .extended_lut = "off";
defparam \controller|rs1[3]~0 .lut_mask = 64'hF000000000000000;
defparam \controller|rs1[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N33
cyclonev_lcell_comb \instMem|data~27 (
// Equation(s):
// \instMem|data~27_combout  = ( \controller|rs1[3]~0_combout  & ( \instMem|data~7_combout  & ( \instMem|data~26_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instMem|data~26_combout ),
	.datae(!\controller|rs1[3]~0_combout ),
	.dataf(!\instMem|data~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~27 .extended_lut = "off";
defparam \instMem|data~27 .lut_mask = 64'h00000000000000FF;
defparam \instMem|data~27 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y26_N18
cyclonev_lcell_comb \reg_file|data[10][31]~10 (
// Equation(s):
// \reg_file|data[10][31]~10_combout  = ( \instMem|data~27_combout  & ( (!\instMem|data~34_combout  & (\instMem|data~108_combout  & (\controller|WideOr6~1_combout  & !\instMem|data~107_combout ))) ) )

	.dataa(!\instMem|data~34_combout ),
	.datab(!\instMem|data~108_combout ),
	.datac(!\controller|WideOr6~1_combout ),
	.datad(!\instMem|data~107_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[10][31]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[10][31]~10 .extended_lut = "off";
defparam \reg_file|data[10][31]~10 .lut_mask = 64'h0000000002000200;
defparam \reg_file|data[10][31]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N26
dffeas \reg_file|data[10][2] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[2]~13_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[10][31]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[10][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[10][2] .is_wysiwyg = "true";
defparam \reg_file|data[10][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y26_N21
cyclonev_lcell_comb \reg_file|data[14][31]~11 (
// Equation(s):
// \reg_file|data[14][31]~11_combout  = ( \instMem|data~27_combout  & ( (!\instMem|data~34_combout  & (\instMem|data~108_combout  & (\controller|WideOr6~1_combout  & \instMem|data~107_combout ))) ) )

	.dataa(!\instMem|data~34_combout ),
	.datab(!\instMem|data~108_combout ),
	.datac(!\controller|WideOr6~1_combout ),
	.datad(!\instMem|data~107_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[14][31]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[14][31]~11 .extended_lut = "off";
defparam \reg_file|data[14][31]~11 .lut_mask = 64'h0000000000020002;
defparam \reg_file|data[14][31]~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N2
dffeas \reg_file|data[14][2] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[2]~13_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[14][31]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[14][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[14][2] .is_wysiwyg = "true";
defparam \reg_file|data[14][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N27
cyclonev_lcell_comb \reg_file|Mux29~2 (
// Equation(s):
// \reg_file|Mux29~2_combout  = ( \reg_file|data[2][2]~q  & ( \reg_file|data[14][2]~q  & ( (!\controller|rs1[3]~4_combout  & ((!\controller|rs1[2]~3_combout ) # ((\reg_file|data[6][2]~q )))) # (\controller|rs1[3]~4_combout  & (((\reg_file|data[10][2]~q )) # 
// (\controller|rs1[2]~3_combout ))) ) ) ) # ( !\reg_file|data[2][2]~q  & ( \reg_file|data[14][2]~q  & ( (!\controller|rs1[3]~4_combout  & (\controller|rs1[2]~3_combout  & (\reg_file|data[6][2]~q ))) # (\controller|rs1[3]~4_combout  & 
// (((\reg_file|data[10][2]~q )) # (\controller|rs1[2]~3_combout ))) ) ) ) # ( \reg_file|data[2][2]~q  & ( !\reg_file|data[14][2]~q  & ( (!\controller|rs1[3]~4_combout  & ((!\controller|rs1[2]~3_combout ) # ((\reg_file|data[6][2]~q )))) # 
// (\controller|rs1[3]~4_combout  & (!\controller|rs1[2]~3_combout  & ((\reg_file|data[10][2]~q )))) ) ) ) # ( !\reg_file|data[2][2]~q  & ( !\reg_file|data[14][2]~q  & ( (!\controller|rs1[3]~4_combout  & (\controller|rs1[2]~3_combout  & 
// (\reg_file|data[6][2]~q ))) # (\controller|rs1[3]~4_combout  & (!\controller|rs1[2]~3_combout  & ((\reg_file|data[10][2]~q )))) ) ) )

	.dataa(!\controller|rs1[3]~4_combout ),
	.datab(!\controller|rs1[2]~3_combout ),
	.datac(!\reg_file|data[6][2]~q ),
	.datad(!\reg_file|data[10][2]~q ),
	.datae(!\reg_file|data[2][2]~q ),
	.dataf(!\reg_file|data[14][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux29~2 .extended_lut = "off";
defparam \reg_file|Mux29~2 .lut_mask = 64'h02468ACE13579BDF;
defparam \reg_file|Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y26_N24
cyclonev_lcell_comb \reg_file|data[15][31]~13 (
// Equation(s):
// \reg_file|data[15][31]~13_combout  = ( \instMem|data~108_combout  & ( \instMem|data~34_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instMem|data~34_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~108_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[15][31]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[15][31]~13 .extended_lut = "off";
defparam \reg_file|data[15][31]~13 .lut_mask = 64'h0000000000FF00FF;
defparam \reg_file|data[15][31]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y26_N18
cyclonev_lcell_comb \reg_file|data[7][31]~14 (
// Equation(s):
// \reg_file|data[7][31]~14_combout  = ( \controller|WideOr6~1_combout  & ( \reg_file|data[15][31]~13_combout  & ( (!\instMem|data~27_combout  & \instMem|data~107_combout ) ) ) )

	.dataa(!\instMem|data~27_combout ),
	.datab(gnd),
	.datac(!\instMem|data~107_combout ),
	.datad(gnd),
	.datae(!\controller|WideOr6~1_combout ),
	.dataf(!\reg_file|data[15][31]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[7][31]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[7][31]~14 .extended_lut = "off";
defparam \reg_file|data[7][31]~14 .lut_mask = 64'h0000000000000A0A;
defparam \reg_file|data[7][31]~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y21_N44
dffeas \reg_file|data[7][2] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[2]~13_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[7][31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[7][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[7][2] .is_wysiwyg = "true";
defparam \reg_file|data[7][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N6
cyclonev_lcell_comb \reg_file|data[3][2]~feeder (
// Equation(s):
// \reg_file|data[3][2]~feeder_combout  = ( \rf_wrt_data_mux|out[2]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[2]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[3][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[3][2]~feeder .extended_lut = "off";
defparam \reg_file|data[3][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[3][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y26_N42
cyclonev_lcell_comb \reg_file|data[3][31]~12 (
// Equation(s):
// \reg_file|data[3][31]~12_combout  = ( \controller|WideOr6~1_combout  & ( (\instMem|data~34_combout  & (\instMem|data~108_combout  & (!\instMem|data~27_combout  & !\instMem|data~107_combout ))) ) )

	.dataa(!\instMem|data~34_combout ),
	.datab(!\instMem|data~108_combout ),
	.datac(!\instMem|data~27_combout ),
	.datad(!\instMem|data~107_combout ),
	.datae(gnd),
	.dataf(!\controller|WideOr6~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[3][31]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[3][31]~12 .extended_lut = "off";
defparam \reg_file|data[3][31]~12 .lut_mask = 64'h0000000010001000;
defparam \reg_file|data[3][31]~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N8
dffeas \reg_file|data[3][2] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[3][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[3][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[3][2] .is_wysiwyg = "true";
defparam \reg_file|data[3][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y25_N9
cyclonev_lcell_comb \reg_file|data[11][31]~15 (
// Equation(s):
// \reg_file|data[11][31]~15_combout  = ( \reg_file|data[15][31]~13_combout  & ( (\instMem|data~27_combout  & (\controller|WideOr6~1_combout  & !\instMem|data~107_combout )) ) )

	.dataa(!\instMem|data~27_combout ),
	.datab(gnd),
	.datac(!\controller|WideOr6~1_combout ),
	.datad(!\instMem|data~107_combout ),
	.datae(gnd),
	.dataf(!\reg_file|data[15][31]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[11][31]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[11][31]~15 .extended_lut = "off";
defparam \reg_file|data[11][31]~15 .lut_mask = 64'h0000000005000500;
defparam \reg_file|data[11][31]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y20_N44
dffeas \reg_file|data[11][2] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[2]~13_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[11][31]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[11][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[11][2] .is_wysiwyg = "true";
defparam \reg_file|data[11][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N42
cyclonev_lcell_comb \instMem|data~29 (
// Equation(s):
// \instMem|data~29_combout  = ( \pc|dataOut [7] & ( \pc|dataOut [5] & ( !\pc|dataOut [6] $ (\pc|dataOut [9]) ) ) ) # ( !\pc|dataOut [7] & ( \pc|dataOut [5] & ( (!\pc|dataOut [6] & (!\pc|dataOut [9] $ (((!\pc|dataOut [4] & \pc|dataOut [3]))))) # (\pc|dataOut 
// [6] & (\pc|dataOut [9] & (!\pc|dataOut [4] $ (!\pc|dataOut [3])))) ) ) ) # ( \pc|dataOut [7] & ( !\pc|dataOut [5] & ( (!\pc|dataOut [6] & (\pc|dataOut [4] & (!\pc|dataOut [9] & !\pc|dataOut [3]))) # (\pc|dataOut [6] & (\pc|dataOut [3] & ((!\pc|dataOut 
// [4]) # (\pc|dataOut [9])))) ) ) ) # ( !\pc|dataOut [7] & ( !\pc|dataOut [5] & ( (!\pc|dataOut [6] & (((!\pc|dataOut [9] & !\pc|dataOut [3])) # (\pc|dataOut [4]))) # (\pc|dataOut [6] & (((\pc|dataOut [9])))) ) ) )

	.dataa(!\pc|dataOut [6]),
	.datab(!\pc|dataOut [4]),
	.datac(!\pc|dataOut [9]),
	.datad(!\pc|dataOut [3]),
	.datae(!\pc|dataOut [7]),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~29 .extended_lut = "off";
defparam \instMem|data~29 .lut_mask = 64'hA7272045A12CA5A5;
defparam \instMem|data~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N0
cyclonev_lcell_comb \instMem|data~28 (
// Equation(s):
// \instMem|data~28_combout  = ( \pc|dataOut [7] & ( \pc|dataOut [9] & ( (!\pc|dataOut [6] & (!\pc|dataOut [3] & (!\pc|dataOut [4] & !\pc|dataOut [5]))) # (\pc|dataOut [6] & ((!\pc|dataOut [3] $ (!\pc|dataOut [4])) # (\pc|dataOut [5]))) ) ) ) # ( 
// !\pc|dataOut [7] & ( \pc|dataOut [9] & ( (!\pc|dataOut [4] & (((\pc|dataOut [3] & \pc|dataOut [5])))) # (\pc|dataOut [4] & (!\pc|dataOut [3] $ (((!\pc|dataOut [6]) # (!\pc|dataOut [5]))))) ) ) ) # ( \pc|dataOut [7] & ( !\pc|dataOut [9] & ( (!\pc|dataOut 
// [4] & (\pc|dataOut [3] & ((!\pc|dataOut [6]) # (!\pc|dataOut [5])))) # (\pc|dataOut [4] & (!\pc|dataOut [6] & ((!\pc|dataOut [3]) # (!\pc|dataOut [5])))) ) ) ) # ( !\pc|dataOut [7] & ( !\pc|dataOut [9] & ( (\pc|dataOut [5] & ((!\pc|dataOut [6] & 
// ((!\pc|dataOut [4]) # (\pc|dataOut [3]))) # (\pc|dataOut [6] & ((\pc|dataOut [4]))))) ) ) )

	.dataa(!\pc|dataOut [6]),
	.datab(!\pc|dataOut [3]),
	.datac(!\pc|dataOut [4]),
	.datad(!\pc|dataOut [5]),
	.datae(!\pc|dataOut [7]),
	.dataf(!\pc|dataOut [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~28 .extended_lut = "off";
defparam \instMem|data~28 .lut_mask = 64'h00A73A2803369455;
defparam \instMem|data~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N6
cyclonev_lcell_comb \instMem|data~152 (
// Equation(s):
// \instMem|data~152_combout  = ( !\pc|dataOut [8] & ( ((!\pc|dataOut [2] & (\instMem|data~28_combout )) # (\pc|dataOut [2] & (((\instMem|data~29_combout ))))) ) ) # ( \pc|dataOut [8] & ( (\pc|dataOut [2] & (!\pc|dataOut [9] & ((!\instMem|data~30_combout ) # 
// ((!\pc|dataOut [3]))))) ) )

	.dataa(!\instMem|data~30_combout ),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [9]),
	.datad(!\pc|dataOut [3]),
	.datae(!\pc|dataOut [8]),
	.dataf(!\instMem|data~29_combout ),
	.datag(!\instMem|data~28_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~152_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~152 .extended_lut = "on";
defparam \instMem|data~152 .lut_mask = 64'h0C0C30203F3F3020;
defparam \instMem|data~152 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N33
cyclonev_lcell_comb \controller|rs1[3]~4 (
// Equation(s):
// \controller|rs1[3]~4_combout  = ( \instMem|data~152_combout  & ( \controller|Equal0~1_combout  & ( (\controller|rs1[3]~0_combout  & (\instMem|data~7_combout  & \instMem|data~26_combout )) ) ) ) # ( !\instMem|data~152_combout  & ( 
// \controller|Equal0~1_combout  & ( (\controller|rs1[3]~0_combout  & (\instMem|data~7_combout  & \instMem|data~26_combout )) ) ) ) # ( \instMem|data~152_combout  & ( !\controller|Equal0~1_combout  & ( \instMem|data~7_combout  ) ) )

	.dataa(!\controller|rs1[3]~0_combout ),
	.datab(gnd),
	.datac(!\instMem|data~7_combout ),
	.datad(!\instMem|data~26_combout ),
	.datae(!\instMem|data~152_combout ),
	.dataf(!\controller|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|rs1[3]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|rs1[3]~4 .extended_lut = "off";
defparam \controller|rs1[3]~4 .lut_mask = 64'h00000F0F00050005;
defparam \controller|rs1[3]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N9
cyclonev_lcell_comb \reg_file|Mux29~3 (
// Equation(s):
// \reg_file|Mux29~3_combout  = ( \reg_file|data[11][2]~q  & ( \controller|rs1[3]~4_combout  & ( (!\controller|rs1[2]~3_combout ) # (\reg_file|data[15][2]~q ) ) ) ) # ( !\reg_file|data[11][2]~q  & ( \controller|rs1[3]~4_combout  & ( (\reg_file|data[15][2]~q  
// & \controller|rs1[2]~3_combout ) ) ) ) # ( \reg_file|data[11][2]~q  & ( !\controller|rs1[3]~4_combout  & ( (!\controller|rs1[2]~3_combout  & ((\reg_file|data[3][2]~q ))) # (\controller|rs1[2]~3_combout  & (\reg_file|data[7][2]~q )) ) ) ) # ( 
// !\reg_file|data[11][2]~q  & ( !\controller|rs1[3]~4_combout  & ( (!\controller|rs1[2]~3_combout  & ((\reg_file|data[3][2]~q ))) # (\controller|rs1[2]~3_combout  & (\reg_file|data[7][2]~q )) ) ) )

	.dataa(!\reg_file|data[15][2]~q ),
	.datab(!\controller|rs1[2]~3_combout ),
	.datac(!\reg_file|data[7][2]~q ),
	.datad(!\reg_file|data[3][2]~q ),
	.datae(!\reg_file|data[11][2]~q ),
	.dataf(!\controller|rs1[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux29~3 .extended_lut = "off";
defparam \reg_file|Mux29~3 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \reg_file|Mux29~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N18
cyclonev_lcell_comb \instMem|data~36 (
// Equation(s):
// \instMem|data~36_combout  = ( \pc|dataOut [5] & ( \pc|dataOut [6] & ( (!\pc|dataOut [4] & (\pc|dataOut [3] & (!\pc|dataOut [2] $ (!\pc|dataOut [7])))) # (\pc|dataOut [4] & (!\pc|dataOut [3] $ (((!\pc|dataOut [2] & \pc|dataOut [7]))))) ) ) ) # ( 
// !\pc|dataOut [5] & ( \pc|dataOut [6] & ( (!\pc|dataOut [4] & ((!\pc|dataOut [2] & (\pc|dataOut [7])) # (\pc|dataOut [2] & (!\pc|dataOut [7] & \pc|dataOut [3])))) ) ) ) # ( \pc|dataOut [5] & ( !\pc|dataOut [6] & ( (!\pc|dataOut [7] & (!\pc|dataOut [4] $ 
// (((!\pc|dataOut [2]) # (!\pc|dataOut [3]))))) ) ) ) # ( !\pc|dataOut [5] & ( !\pc|dataOut [6] & ( (!\pc|dataOut [7] & ((!\pc|dataOut [2] & (!\pc|dataOut [4] & \pc|dataOut [3])) # (\pc|dataOut [2] & (\pc|dataOut [4] & !\pc|dataOut [3])))) ) ) )

	.dataa(!\pc|dataOut [2]),
	.datab(!\pc|dataOut [7]),
	.datac(!\pc|dataOut [4]),
	.datad(!\pc|dataOut [3]),
	.datae(!\pc|dataOut [5]),
	.dataf(!\pc|dataOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~36 .extended_lut = "off";
defparam \instMem|data~36 .lut_mask = 64'h04800C4820600D62;
defparam \instMem|data~36 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N51
cyclonev_lcell_comb \instMem|data~37 (
// Equation(s):
// \instMem|data~37_combout  = ( \pc|dataOut [6] & ( \pc|dataOut [5] & ( (\pc|dataOut [7] & !\pc|dataOut [4]) ) ) ) # ( !\pc|dataOut [6] & ( \pc|dataOut [5] & ( !\pc|dataOut [7] ) ) ) # ( \pc|dataOut [6] & ( !\pc|dataOut [5] & ( \pc|dataOut [7] ) ) ) # ( 
// !\pc|dataOut [6] & ( !\pc|dataOut [5] & ( (!\pc|dataOut [7] & \pc|dataOut [4]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [7]),
	.datad(!\pc|dataOut [4]),
	.datae(!\pc|dataOut [6]),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~37 .extended_lut = "off";
defparam \instMem|data~37 .lut_mask = 64'h00F00F0FF0F00F00;
defparam \instMem|data~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N0
cyclonev_lcell_comb \instMem|data~35 (
// Equation(s):
// \instMem|data~35_combout  = ( \pc|dataOut [3] & ( \pc|dataOut [6] & ( (!\pc|dataOut [2] & ((!\pc|dataOut [5] & ((!\pc|dataOut [7]))) # (\pc|dataOut [5] & (\pc|dataOut [4] & \pc|dataOut [7])))) # (\pc|dataOut [2] & (((!\pc|dataOut [5])))) ) ) ) # ( 
// !\pc|dataOut [3] & ( \pc|dataOut [6] & ( (!\pc|dataOut [7] & (!\pc|dataOut [5] $ (((!\pc|dataOut [2] & !\pc|dataOut [4]))))) # (\pc|dataOut [7] & (\pc|dataOut [2] & (\pc|dataOut [4]))) ) ) ) # ( \pc|dataOut [3] & ( !\pc|dataOut [6] & ( (!\pc|dataOut [5] & 
// (((!\pc|dataOut [4] & \pc|dataOut [7])))) # (\pc|dataOut [5] & ((!\pc|dataOut [2] & (!\pc|dataOut [4])) # (\pc|dataOut [2] & ((\pc|dataOut [7]))))) ) ) ) # ( !\pc|dataOut [3] & ( !\pc|dataOut [6] & ( (!\pc|dataOut [4] & ((!\pc|dataOut [5] & (\pc|dataOut 
// [2])) # (\pc|dataOut [5] & ((!\pc|dataOut [7]))))) # (\pc|dataOut [4] & (((!\pc|dataOut [2] & \pc|dataOut [7])) # (\pc|dataOut [5]))) ) ) )

	.dataa(!\pc|dataOut [2]),
	.datab(!\pc|dataOut [4]),
	.datac(!\pc|dataOut [5]),
	.datad(!\pc|dataOut [7]),
	.datae(!\pc|dataOut [3]),
	.dataf(!\pc|dataOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~35 .extended_lut = "off";
defparam \instMem|data~35 .lut_mask = 64'h4F6308CD7811F052;
defparam \instMem|data~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N48
cyclonev_lcell_comb \instMem|data~145 (
// Equation(s):
// \instMem|data~145_combout  = ( !\pc|dataOut [9] & ( (!\pc|dataOut [8] & ((((\instMem|data~35_combout ))))) # (\pc|dataOut [8] & (\pc|dataOut [3] & (((\instMem|data~37_combout )) # (\pc|dataOut [2])))) ) ) # ( \pc|dataOut [9] & ( 
// (((\instMem|data~36_combout  & (!\pc|dataOut [8])))) ) )

	.dataa(!\pc|dataOut [2]),
	.datab(!\pc|dataOut [3]),
	.datac(!\instMem|data~36_combout ),
	.datad(!\pc|dataOut [8]),
	.datae(!\pc|dataOut [9]),
	.dataf(!\instMem|data~37_combout ),
	.datag(!\instMem|data~35_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~145_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~145 .extended_lut = "on";
defparam \instMem|data~145 .lut_mask = 64'h0F110F000F330F00;
defparam \instMem|data~145 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N3
cyclonev_lcell_comb \controller|rs1[0]~1 (
// Equation(s):
// \controller|rs1[0]~1_combout  = ( \instMem|data~151_combout  & ( \controller|Equal0~1_combout  & ( (!\pc|dataOut [8] & \instMem|data~7_combout ) ) ) ) # ( \instMem|data~151_combout  & ( !\controller|Equal0~1_combout  & ( (\instMem|data~145_combout  & 
// \instMem|data~7_combout ) ) ) ) # ( !\instMem|data~151_combout  & ( !\controller|Equal0~1_combout  & ( (\instMem|data~145_combout  & \instMem|data~7_combout ) ) ) )

	.dataa(gnd),
	.datab(!\pc|dataOut [8]),
	.datac(!\instMem|data~145_combout ),
	.datad(!\instMem|data~7_combout ),
	.datae(!\instMem|data~151_combout ),
	.dataf(!\controller|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|rs1[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|rs1[0]~1 .extended_lut = "off";
defparam \controller|rs1[0]~1 .lut_mask = 64'h000F000F000000CC;
defparam \controller|rs1[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y26_N24
cyclonev_lcell_comb \reg_file|data[0][31]~0 (
// Equation(s):
// \reg_file|data[0][31]~0_combout  = ( !\instMem|data~27_combout  & ( !\instMem|data~34_combout  & ( (!\instMem|data~107_combout  & (!\instMem|data~108_combout  & \controller|WideOr6~1_combout )) ) ) )

	.dataa(gnd),
	.datab(!\instMem|data~107_combout ),
	.datac(!\instMem|data~108_combout ),
	.datad(!\controller|WideOr6~1_combout ),
	.datae(!\instMem|data~27_combout ),
	.dataf(!\instMem|data~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[0][31]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[0][31]~0 .extended_lut = "off";
defparam \reg_file|data[0][31]~0 .lut_mask = 64'h00C0000000000000;
defparam \reg_file|data[0][31]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y19_N11
dffeas \reg_file|data[0][2] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[2]~13_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[0][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[0][2] .is_wysiwyg = "true";
defparam \reg_file|data[0][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y25_N48
cyclonev_lcell_comb \reg_file|data[8][31]~2 (
// Equation(s):
// \reg_file|data[8][31]~2_combout  = ( !\instMem|data~107_combout  & ( !\instMem|data~34_combout  & ( (!\instMem|data~108_combout  & (\instMem|data~27_combout  & \controller|WideOr6~1_combout )) ) ) )

	.dataa(!\instMem|data~108_combout ),
	.datab(gnd),
	.datac(!\instMem|data~27_combout ),
	.datad(!\controller|WideOr6~1_combout ),
	.datae(!\instMem|data~107_combout ),
	.dataf(!\instMem|data~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[8][31]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[8][31]~2 .extended_lut = "off";
defparam \reg_file|data[8][31]~2 .lut_mask = 64'h000A000000000000;
defparam \reg_file|data[8][31]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y19_N26
dffeas \reg_file|data[8][2] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[2]~13_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[8][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[8][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[8][2] .is_wysiwyg = "true";
defparam \reg_file|data[8][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y26_N45
cyclonev_lcell_comb \reg_file|data[4][31]~1 (
// Equation(s):
// \reg_file|data[4][31]~1_combout  = ( !\instMem|data~27_combout  & ( (!\instMem|data~34_combout  & (!\instMem|data~108_combout  & (\controller|WideOr6~1_combout  & \instMem|data~107_combout ))) ) )

	.dataa(!\instMem|data~34_combout ),
	.datab(!\instMem|data~108_combout ),
	.datac(!\controller|WideOr6~1_combout ),
	.datad(!\instMem|data~107_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[4][31]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[4][31]~1 .extended_lut = "off";
defparam \reg_file|data[4][31]~1 .lut_mask = 64'h0008000800000000;
defparam \reg_file|data[4][31]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N2
dffeas \reg_file|data[4][2] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[2]~13_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[4][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[4][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[4][2] .is_wysiwyg = "true";
defparam \reg_file|data[4][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y25_N6
cyclonev_lcell_comb \reg_file|data[12][31]~3 (
// Equation(s):
// \reg_file|data[12][31]~3_combout  = ( !\instMem|data~34_combout  & ( (\instMem|data~27_combout  & (\controller|WideOr6~1_combout  & (!\instMem|data~108_combout  & \instMem|data~107_combout ))) ) )

	.dataa(!\instMem|data~27_combout ),
	.datab(!\controller|WideOr6~1_combout ),
	.datac(!\instMem|data~108_combout ),
	.datad(!\instMem|data~107_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[12][31]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[12][31]~3 .extended_lut = "off";
defparam \reg_file|data[12][31]~3 .lut_mask = 64'h0010001000000000;
defparam \reg_file|data[12][31]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y19_N50
dffeas \reg_file|data[12][2] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[2]~13_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[12][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[12][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[12][2] .is_wysiwyg = "true";
defparam \reg_file|data[12][2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N48
cyclonev_lcell_comb \reg_file|Mux29~0 (
// Equation(s):
// \reg_file|Mux29~0_combout  = ( \reg_file|data[12][2]~q  & ( \controller|rs1[2]~3_combout  & ( (\reg_file|data[4][2]~q ) # (\controller|rs1[3]~4_combout ) ) ) ) # ( !\reg_file|data[12][2]~q  & ( \controller|rs1[2]~3_combout  & ( 
// (!\controller|rs1[3]~4_combout  & \reg_file|data[4][2]~q ) ) ) ) # ( \reg_file|data[12][2]~q  & ( !\controller|rs1[2]~3_combout  & ( (!\controller|rs1[3]~4_combout  & (\reg_file|data[0][2]~q )) # (\controller|rs1[3]~4_combout  & ((\reg_file|data[8][2]~q 
// ))) ) ) ) # ( !\reg_file|data[12][2]~q  & ( !\controller|rs1[2]~3_combout  & ( (!\controller|rs1[3]~4_combout  & (\reg_file|data[0][2]~q )) # (\controller|rs1[3]~4_combout  & ((\reg_file|data[8][2]~q ))) ) ) )

	.dataa(!\controller|rs1[3]~4_combout ),
	.datab(!\reg_file|data[0][2]~q ),
	.datac(!\reg_file|data[8][2]~q ),
	.datad(!\reg_file|data[4][2]~q ),
	.datae(!\reg_file|data[12][2]~q ),
	.dataf(!\controller|rs1[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux29~0 .extended_lut = "off";
defparam \reg_file|Mux29~0 .lut_mask = 64'h2727272700AA55FF;
defparam \reg_file|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N30
cyclonev_lcell_comb \reg_file|Mux29~4 (
// Equation(s):
// \reg_file|Mux29~4_combout  = ( \controller|rs1[0]~1_combout  & ( \reg_file|Mux29~0_combout  & ( (!\controller|rs1[1]~2_combout  & (\reg_file|Mux29~1_combout )) # (\controller|rs1[1]~2_combout  & ((\reg_file|Mux29~3_combout ))) ) ) ) # ( 
// !\controller|rs1[0]~1_combout  & ( \reg_file|Mux29~0_combout  & ( (!\controller|rs1[1]~2_combout ) # (\reg_file|Mux29~2_combout ) ) ) ) # ( \controller|rs1[0]~1_combout  & ( !\reg_file|Mux29~0_combout  & ( (!\controller|rs1[1]~2_combout  & 
// (\reg_file|Mux29~1_combout )) # (\controller|rs1[1]~2_combout  & ((\reg_file|Mux29~3_combout ))) ) ) ) # ( !\controller|rs1[0]~1_combout  & ( !\reg_file|Mux29~0_combout  & ( (\reg_file|Mux29~2_combout  & \controller|rs1[1]~2_combout ) ) ) )

	.dataa(!\reg_file|Mux29~1_combout ),
	.datab(!\reg_file|Mux29~2_combout ),
	.datac(!\controller|rs1[1]~2_combout ),
	.datad(!\reg_file|Mux29~3_combout ),
	.datae(!\controller|rs1[0]~1_combout ),
	.dataf(!\reg_file|Mux29~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux29~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux29~4 .extended_lut = "off";
defparam \reg_file|Mux29~4 .lut_mask = 64'h0303505FF3F3505F;
defparam \reg_file|Mux29~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N0
cyclonev_lcell_comb \alu|Mux29~2 (
// Equation(s):
// \alu|Mux29~2_combout  = ( \reg_file|Mux29~4_combout  & ( \alu_in2_mux|out[2]~5_combout  & ( (\alu|Mux19~1_combout  & ((!\alu|Mux19~0_combout ) # ((\controller|WideOr3~2_combout  & \controller|WideOr2~2_combout )))) ) ) ) # ( !\reg_file|Mux29~4_combout  & 
// ( \alu_in2_mux|out[2]~5_combout  & ( (\alu|Mux19~0_combout  & (\alu|Mux19~1_combout  & !\controller|WideOr2~2_combout )) ) ) ) # ( \reg_file|Mux29~4_combout  & ( !\alu_in2_mux|out[2]~5_combout  & ( (\alu|Mux19~0_combout  & (\alu|Mux19~1_combout  & 
// !\controller|WideOr2~2_combout )) ) ) ) # ( !\reg_file|Mux29~4_combout  & ( !\alu_in2_mux|out[2]~5_combout  & ( (\alu|Mux19~0_combout  & (\alu|Mux19~1_combout  & ((\controller|WideOr2~2_combout ) # (\controller|WideOr3~2_combout )))) ) ) )

	.dataa(!\alu|Mux19~0_combout ),
	.datab(!\controller|WideOr3~2_combout ),
	.datac(!\alu|Mux19~1_combout ),
	.datad(!\controller|WideOr2~2_combout ),
	.datae(!\reg_file|Mux29~4_combout ),
	.dataf(!\alu_in2_mux|out[2]~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux29~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux29~2 .extended_lut = "off";
defparam \alu|Mux29~2 .lut_mask = 64'h0105050005000A0B;
defparam \alu|Mux29~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N3
cyclonev_lcell_comb \rf_wrt_data_mux|out[2]~12 (
// Equation(s):
// \rf_wrt_data_mux|out[2]~12_combout  = ( \controller|pc_sel[1]~0_combout  & ( \pc_plus_4_adder|Add0~5_sumout  ) ) # ( !\controller|pc_sel[1]~0_combout  & ( \pc_plus_4_adder|Add0~5_sumout  & ( (!\controller|rf_wrt_data_sel[0]~0_combout  & 
// (((!\alu|Mux29~0_combout  & \alu|Mux29~1_combout )) # (\alu|Mux29~2_combout ))) ) ) ) # ( !\controller|pc_sel[1]~0_combout  & ( !\pc_plus_4_adder|Add0~5_sumout  & ( (!\controller|rf_wrt_data_sel[0]~0_combout  & (((!\alu|Mux29~0_combout  & 
// \alu|Mux29~1_combout )) # (\alu|Mux29~2_combout ))) ) ) )

	.dataa(!\alu|Mux29~0_combout ),
	.datab(!\alu|Mux29~1_combout ),
	.datac(!\controller|rf_wrt_data_sel[0]~0_combout ),
	.datad(!\alu|Mux29~2_combout ),
	.datae(!\controller|pc_sel[1]~0_combout ),
	.dataf(!\pc_plus_4_adder|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[2]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[2]~12 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[2]~12 .lut_mask = 64'h20F0000020F0FFFF;
defparam \rf_wrt_data_mux|out[2]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N48
cyclonev_lcell_comb \alu|Mux12~1 (
// Equation(s):
// \alu|Mux12~1_combout  = ( !\controller|WideOr1~2_combout  & ( (!\controller|WideOr0~3_combout  & ((!\controller|alu_op[4]~1_combout ) # ((!\controller|WideOr2~2_combout  & !\controller|WideOr3~2_combout )))) ) )

	.dataa(!\controller|alu_op[4]~1_combout ),
	.datab(!\controller|WideOr0~3_combout ),
	.datac(!\controller|WideOr2~2_combout ),
	.datad(!\controller|WideOr3~2_combout ),
	.datae(gnd),
	.dataf(!\controller|WideOr1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux12~1 .extended_lut = "off";
defparam \alu|Mux12~1 .lut_mask = 64'hC888C88800000000;
defparam \alu|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N39
cyclonev_lcell_comb \alu|Mux12~0 (
// Equation(s):
// \alu|Mux12~0_combout  = ( \controller|WideOr1~2_combout  & ( (!\controller|WideOr0~3_combout  & !\controller|alu_op[4]~1_combout ) ) ) # ( !\controller|WideOr1~2_combout  & ( (!\controller|WideOr2~2_combout  & (!\controller|WideOr0~3_combout  & 
// (\controller|alu_op[4]~1_combout  & !\controller|WideOr3~2_combout ))) ) )

	.dataa(!\controller|WideOr2~2_combout ),
	.datab(!\controller|WideOr0~3_combout ),
	.datac(!\controller|alu_op[4]~1_combout ),
	.datad(!\controller|WideOr3~2_combout ),
	.datae(gnd),
	.dataf(!\controller|WideOr1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux12~0 .extended_lut = "off";
defparam \alu|Mux12~0 .lut_mask = 64'h08000800C0C0C0C0;
defparam \alu|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N3
cyclonev_lcell_comb \alu|Mux2~1 (
// Equation(s):
// \alu|Mux2~1_combout  = (\alu|Mux12~1_combout  & !\alu|Mux12~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu|Mux12~1_combout ),
	.datad(!\alu|Mux12~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux2~1 .extended_lut = "off";
defparam \alu|Mux2~1 .lut_mask = 64'h0F000F000F000F00;
defparam \alu|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N39
cyclonev_lcell_comb \instMem|data~32 (
// Equation(s):
// \instMem|data~32_combout  = ( \pc|dataOut [7] & ( \pc|dataOut [5] & ( (!\pc|dataOut [6]) # ((!\pc|dataOut [2] & (\pc|dataOut [3])) # (\pc|dataOut [2] & (!\pc|dataOut [3] & \pc|dataOut [4]))) ) ) ) # ( !\pc|dataOut [7] & ( \pc|dataOut [5] & ( (!\pc|dataOut 
// [2] & (!\pc|dataOut [3] & !\pc|dataOut [4])) ) ) ) # ( \pc|dataOut [7] & ( !\pc|dataOut [5] & ( (!\pc|dataOut [2] & ((!\pc|dataOut [4] & ((\pc|dataOut [3]))) # (\pc|dataOut [4] & (!\pc|dataOut [6])))) # (\pc|dataOut [2] & ((!\pc|dataOut [6]) # 
// ((!\pc|dataOut [3] & \pc|dataOut [4])))) ) ) ) # ( !\pc|dataOut [7] & ( !\pc|dataOut [5] & ( (\pc|dataOut [2] & ((!\pc|dataOut [3] & ((\pc|dataOut [4]))) # (\pc|dataOut [3] & (!\pc|dataOut [6] & !\pc|dataOut [4])))) ) ) )

	.dataa(!\pc|dataOut [6]),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [4]),
	.datae(!\pc|dataOut [7]),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~32 .extended_lut = "off";
defparam \instMem|data~32 .lut_mask = 64'h02302EBAC000AEBE;
defparam \instMem|data~32 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N0
cyclonev_lcell_comb \instMem|data~31 (
// Equation(s):
// \instMem|data~31_combout  = ( \pc|dataOut [6] & ( \pc|dataOut [5] & ( (!\pc|dataOut [7] & (\pc|dataOut [2] & (!\pc|dataOut [4] $ (\pc|dataOut [3])))) ) ) ) # ( !\pc|dataOut [6] & ( \pc|dataOut [5] & ( (!\pc|dataOut [3] & ((!\pc|dataOut [2] & (!\pc|dataOut 
// [7] & !\pc|dataOut [4])) # (\pc|dataOut [2] & ((\pc|dataOut [4]))))) ) ) ) # ( \pc|dataOut [6] & ( !\pc|dataOut [5] & ( (\pc|dataOut [7] & (!\pc|dataOut [2] & (!\pc|dataOut [4] & !\pc|dataOut [3]))) ) ) ) # ( !\pc|dataOut [6] & ( !\pc|dataOut [5] & ( 
// (!\pc|dataOut [4] & ((!\pc|dataOut [2] & ((\pc|dataOut [3]))) # (\pc|dataOut [2] & (!\pc|dataOut [7] & !\pc|dataOut [3])))) # (\pc|dataOut [4] & (\pc|dataOut [7] & (!\pc|dataOut [2] $ (\pc|dataOut [3])))) ) ) )

	.dataa(!\pc|dataOut [7]),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [4]),
	.datad(!\pc|dataOut [3]),
	.datae(!\pc|dataOut [6]),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~31 .extended_lut = "off";
defparam \instMem|data~31 .lut_mask = 64'h24C1400083002002;
defparam \instMem|data~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N15
cyclonev_lcell_comb \instMem|data~33 (
// Equation(s):
// \instMem|data~33_combout  = ( \instMem|data~7_combout  & ( (!\pc|dataOut [9] & (!\pc|dataOut [8] & ((\instMem|data~31_combout )))) # (\pc|dataOut [9] & (((\instMem|data~32_combout )) # (\pc|dataOut [8]))) ) ) # ( !\instMem|data~7_combout  )

	.dataa(!\pc|dataOut [9]),
	.datab(!\pc|dataOut [8]),
	.datac(!\instMem|data~32_combout ),
	.datad(!\instMem|data~31_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~33 .extended_lut = "off";
defparam \instMem|data~33 .lut_mask = 64'hFFFFFFFF159D159D;
defparam \instMem|data~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N42
cyclonev_lcell_comb \alu_in2_mux|out[29]~1 (
// Equation(s):
// \alu_in2_mux|out[29]~1_combout  = ( \controller|pc_sel[1]~0_combout  & ( (!\controller|WideOr5~3_combout  & (!\controller|mem_wrt_en~1_combout  & \instMem|data~33_combout )) ) ) # ( !\controller|pc_sel[1]~0_combout  & ( (\instMem|data~33_combout  & 
// ((\controller|mem_wrt_en~1_combout ) # (\controller|WideOr5~3_combout ))) ) )

	.dataa(!\controller|WideOr5~3_combout ),
	.datab(gnd),
	.datac(!\controller|mem_wrt_en~1_combout ),
	.datad(!\instMem|data~33_combout ),
	.datae(gnd),
	.dataf(!\controller|pc_sel[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_in2_mux|out[29]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_in2_mux|out[29]~1 .extended_lut = "off";
defparam \alu_in2_mux|out[29]~1 .lut_mask = 64'h005F005F00A000A0;
defparam \alu_in2_mux|out[29]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y25_N0
cyclonev_lcell_comb \reg_file|data[1][31]~4 (
// Equation(s):
// \reg_file|data[1][31]~4_combout  = ( !\instMem|data~107_combout  & ( \instMem|data~34_combout  & ( (!\instMem|data~108_combout  & (!\instMem|data~27_combout  & \controller|WideOr6~1_combout )) ) ) )

	.dataa(!\instMem|data~108_combout ),
	.datab(gnd),
	.datac(!\instMem|data~27_combout ),
	.datad(!\controller|WideOr6~1_combout ),
	.datae(!\instMem|data~107_combout ),
	.dataf(!\instMem|data~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[1][31]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[1][31]~4 .extended_lut = "off";
defparam \reg_file|data[1][31]~4 .lut_mask = 64'h0000000000A00000;
defparam \reg_file|data[1][31]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N23
dffeas \reg_file|data[1][29] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[29]~7_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[1][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[1][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[1][29] .is_wysiwyg = "true";
defparam \reg_file|data[1][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y26_N54
cyclonev_lcell_comb \reg_file|data[2][31]~8 (
// Equation(s):
// \reg_file|data[2][31]~8_combout  = ( !\instMem|data~34_combout  & ( (\instMem|data~108_combout  & (!\instMem|data~27_combout  & (!\instMem|data~107_combout  & \controller|WideOr6~1_combout ))) ) )

	.dataa(!\instMem|data~108_combout ),
	.datab(!\instMem|data~27_combout ),
	.datac(!\instMem|data~107_combout ),
	.datad(!\controller|WideOr6~1_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[2][31]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[2][31]~8 .extended_lut = "off";
defparam \reg_file|data[2][31]~8 .lut_mask = 64'h0040004000000000;
defparam \reg_file|data[2][31]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N13
dffeas \reg_file|data[2][29] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[29]~7_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[2][31]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[2][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[2][29] .is_wysiwyg = "true";
defparam \reg_file|data[2][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N17
dffeas \reg_file|data[3][29] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[29]~7_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[3][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[3][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[3][29] .is_wysiwyg = "true";
defparam \reg_file|data[3][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N18
cyclonev_lcell_comb \reg_file|Mux2~0 (
// Equation(s):
// \reg_file|Mux2~0_combout  = ( \reg_file|data[3][29]~q  & ( \controller|rs1[0]~1_combout  & ( (\reg_file|data[1][29]~q ) # (\controller|rs1[1]~2_combout ) ) ) ) # ( !\reg_file|data[3][29]~q  & ( \controller|rs1[0]~1_combout  & ( 
// (!\controller|rs1[1]~2_combout  & \reg_file|data[1][29]~q ) ) ) ) # ( \reg_file|data[3][29]~q  & ( !\controller|rs1[0]~1_combout  & ( (!\controller|rs1[1]~2_combout  & (\reg_file|data[0][29]~q )) # (\controller|rs1[1]~2_combout  & 
// ((\reg_file|data[2][29]~q ))) ) ) ) # ( !\reg_file|data[3][29]~q  & ( !\controller|rs1[0]~1_combout  & ( (!\controller|rs1[1]~2_combout  & (\reg_file|data[0][29]~q )) # (\controller|rs1[1]~2_combout  & ((\reg_file|data[2][29]~q ))) ) ) )

	.dataa(!\controller|rs1[1]~2_combout ),
	.datab(!\reg_file|data[1][29]~q ),
	.datac(!\reg_file|data[0][29]~q ),
	.datad(!\reg_file|data[2][29]~q ),
	.datae(!\reg_file|data[3][29]~q ),
	.dataf(!\controller|rs1[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux2~0 .extended_lut = "off";
defparam \reg_file|Mux2~0 .lut_mask = 64'h0A5F0A5F22227777;
defparam \reg_file|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N29
dffeas \reg_file|data[7][29] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\rf_wrt_data_mux|out[29]~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[7][31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[7][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[7][29] .is_wysiwyg = "true";
defparam \reg_file|data[7][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N16
dffeas \reg_file|data[4][29] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[29]~7_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[4][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[4][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[4][29] .is_wysiwyg = "true";
defparam \reg_file|data[4][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y25_N36
cyclonev_lcell_comb \reg_file|data[5][31]~5 (
// Equation(s):
// \reg_file|data[5][31]~5_combout  = ( \instMem|data~107_combout  & ( \instMem|data~34_combout  & ( (!\instMem|data~108_combout  & (!\instMem|data~27_combout  & \controller|WideOr6~1_combout )) ) ) )

	.dataa(!\instMem|data~108_combout ),
	.datab(gnd),
	.datac(!\instMem|data~27_combout ),
	.datad(!\controller|WideOr6~1_combout ),
	.datae(!\instMem|data~107_combout ),
	.dataf(!\instMem|data~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[5][31]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[5][31]~5 .extended_lut = "off";
defparam \reg_file|data[5][31]~5 .lut_mask = 64'h00000000000000A0;
defparam \reg_file|data[5][31]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N26
dffeas \reg_file|data[5][29] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[29]~7_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[5][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[5][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[5][29] .is_wysiwyg = "true";
defparam \reg_file|data[5][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N11
dffeas \reg_file|data[6][29] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[29]~7_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[6][31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[6][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[6][29] .is_wysiwyg = "true";
defparam \reg_file|data[6][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N9
cyclonev_lcell_comb \reg_file|Mux2~1 (
// Equation(s):
// \reg_file|Mux2~1_combout  = ( \reg_file|data[6][29]~q  & ( \controller|rs1[1]~2_combout  & ( (!\controller|rs1[0]~1_combout ) # (\reg_file|data[7][29]~q ) ) ) ) # ( !\reg_file|data[6][29]~q  & ( \controller|rs1[1]~2_combout  & ( 
// (\controller|rs1[0]~1_combout  & \reg_file|data[7][29]~q ) ) ) ) # ( \reg_file|data[6][29]~q  & ( !\controller|rs1[1]~2_combout  & ( (!\controller|rs1[0]~1_combout  & (\reg_file|data[4][29]~q )) # (\controller|rs1[0]~1_combout  & ((\reg_file|data[5][29]~q 
// ))) ) ) ) # ( !\reg_file|data[6][29]~q  & ( !\controller|rs1[1]~2_combout  & ( (!\controller|rs1[0]~1_combout  & (\reg_file|data[4][29]~q )) # (\controller|rs1[0]~1_combout  & ((\reg_file|data[5][29]~q ))) ) ) )

	.dataa(!\controller|rs1[0]~1_combout ),
	.datab(!\reg_file|data[7][29]~q ),
	.datac(!\reg_file|data[4][29]~q ),
	.datad(!\reg_file|data[5][29]~q ),
	.datae(!\reg_file|data[6][29]~q ),
	.dataf(!\controller|rs1[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux2~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux2~1 .extended_lut = "off";
defparam \reg_file|Mux2~1 .lut_mask = 64'h0A5F0A5F1111BBBB;
defparam \reg_file|Mux2~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N48
cyclonev_lcell_comb \reg_file|data[9][29]~feeder (
// Equation(s):
// \reg_file|data[9][29]~feeder_combout  = \rf_wrt_data_mux|out[29]~7_combout 

	.dataa(gnd),
	.datab(!\rf_wrt_data_mux|out[29]~7_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[9][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[9][29]~feeder .extended_lut = "off";
defparam \reg_file|data[9][29]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file|data[9][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y25_N12
cyclonev_lcell_comb \reg_file|data[9][31]~6 (
// Equation(s):
// \reg_file|data[9][31]~6_combout  = ( !\instMem|data~107_combout  & ( \instMem|data~34_combout  & ( (\instMem|data~27_combout  & (!\instMem|data~108_combout  & \controller|WideOr6~1_combout )) ) ) )

	.dataa(!\instMem|data~27_combout ),
	.datab(gnd),
	.datac(!\instMem|data~108_combout ),
	.datad(!\controller|WideOr6~1_combout ),
	.datae(!\instMem|data~107_combout ),
	.dataf(!\instMem|data~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[9][31]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[9][31]~6 .extended_lut = "off";
defparam \reg_file|data[9][31]~6 .lut_mask = 64'h0000000000500000;
defparam \reg_file|data[9][31]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y21_N50
dffeas \reg_file|data[9][29] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[9][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[9][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[9][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[9][29] .is_wysiwyg = "true";
defparam \reg_file|data[9][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N29
dffeas \reg_file|data[8][29] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[29]~7_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[8][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[8][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[8][29] .is_wysiwyg = "true";
defparam \reg_file|data[8][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y26_N36
cyclonev_lcell_comb \reg_file|data[10][29]~feeder (
// Equation(s):
// \reg_file|data[10][29]~feeder_combout  = ( \rf_wrt_data_mux|out[29]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[29]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[10][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[10][29]~feeder .extended_lut = "off";
defparam \reg_file|data[10][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[10][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y26_N38
dffeas \reg_file|data[10][29] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[10][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[10][31]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[10][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[10][29] .is_wysiwyg = "true";
defparam \reg_file|data[10][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N51
cyclonev_lcell_comb \reg_file|Mux2~2 (
// Equation(s):
// \reg_file|Mux2~2_combout  = ( \controller|rs1[0]~1_combout  & ( \reg_file|data[10][29]~q  & ( (!\controller|rs1[1]~2_combout  & ((\reg_file|data[9][29]~q ))) # (\controller|rs1[1]~2_combout  & (\reg_file|data[11][29]~q )) ) ) ) # ( 
// !\controller|rs1[0]~1_combout  & ( \reg_file|data[10][29]~q  & ( (\controller|rs1[1]~2_combout ) # (\reg_file|data[8][29]~q ) ) ) ) # ( \controller|rs1[0]~1_combout  & ( !\reg_file|data[10][29]~q  & ( (!\controller|rs1[1]~2_combout  & 
// ((\reg_file|data[9][29]~q ))) # (\controller|rs1[1]~2_combout  & (\reg_file|data[11][29]~q )) ) ) ) # ( !\controller|rs1[0]~1_combout  & ( !\reg_file|data[10][29]~q  & ( (\reg_file|data[8][29]~q  & !\controller|rs1[1]~2_combout ) ) ) )

	.dataa(!\reg_file|data[11][29]~q ),
	.datab(!\reg_file|data[9][29]~q ),
	.datac(!\reg_file|data[8][29]~q ),
	.datad(!\controller|rs1[1]~2_combout ),
	.datae(!\controller|rs1[0]~1_combout ),
	.dataf(!\reg_file|data[10][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux2~2 .extended_lut = "off";
defparam \reg_file|Mux2~2 .lut_mask = 64'h0F0033550FFF3355;
defparam \reg_file|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N54
cyclonev_lcell_comb \reg_file|Mux2~4 (
// Equation(s):
// \reg_file|Mux2~4_combout  = ( \reg_file|Mux2~1_combout  & ( \reg_file|Mux2~2_combout  & ( (!\controller|rs1[2]~3_combout  & (((\controller|rs1[3]~4_combout ) # (\reg_file|Mux2~0_combout )))) # (\controller|rs1[2]~3_combout  & 
// (((!\controller|rs1[3]~4_combout )) # (\reg_file|Mux2~3_combout ))) ) ) ) # ( !\reg_file|Mux2~1_combout  & ( \reg_file|Mux2~2_combout  & ( (!\controller|rs1[2]~3_combout  & (((\controller|rs1[3]~4_combout ) # (\reg_file|Mux2~0_combout )))) # 
// (\controller|rs1[2]~3_combout  & (\reg_file|Mux2~3_combout  & ((\controller|rs1[3]~4_combout )))) ) ) ) # ( \reg_file|Mux2~1_combout  & ( !\reg_file|Mux2~2_combout  & ( (!\controller|rs1[2]~3_combout  & (((\reg_file|Mux2~0_combout  & 
// !\controller|rs1[3]~4_combout )))) # (\controller|rs1[2]~3_combout  & (((!\controller|rs1[3]~4_combout )) # (\reg_file|Mux2~3_combout ))) ) ) ) # ( !\reg_file|Mux2~1_combout  & ( !\reg_file|Mux2~2_combout  & ( (!\controller|rs1[2]~3_combout  & 
// (((\reg_file|Mux2~0_combout  & !\controller|rs1[3]~4_combout )))) # (\controller|rs1[2]~3_combout  & (\reg_file|Mux2~3_combout  & ((\controller|rs1[3]~4_combout )))) ) ) )

	.dataa(!\reg_file|Mux2~3_combout ),
	.datab(!\reg_file|Mux2~0_combout ),
	.datac(!\controller|rs1[2]~3_combout ),
	.datad(!\controller|rs1[3]~4_combout ),
	.datae(!\reg_file|Mux2~1_combout ),
	.dataf(!\reg_file|Mux2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux2~4 .extended_lut = "off";
defparam \reg_file|Mux2~4 .lut_mask = 64'h30053F0530F53FF5;
defparam \reg_file|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N36
cyclonev_lcell_comb \alu|Mux2~2 (
// Equation(s):
// \alu|Mux2~2_combout  = ( \reg_file|Mux2~4_combout  & ( \reg_file|Mux34~4_combout  & ( (!\controller|WideOr2~2_combout  & (!\alu_in2_mux|out[0]~0_combout  & (!\alu_in2_mux|out[29]~1_combout ))) # (\controller|WideOr2~2_combout  & 
// (\controller|WideOr3~2_combout  & ((\alu_in2_mux|out[29]~1_combout ) # (\alu_in2_mux|out[0]~0_combout )))) ) ) ) # ( !\reg_file|Mux2~4_combout  & ( \reg_file|Mux34~4_combout  & ( (!\alu_in2_mux|out[0]~0_combout  & ((!\alu_in2_mux|out[29]~1_combout  & 
// ((\controller|WideOr2~2_combout ) # (\controller|WideOr3~2_combout ))) # (\alu_in2_mux|out[29]~1_combout  & ((!\controller|WideOr2~2_combout ))))) # (\alu_in2_mux|out[0]~0_combout  & (((!\controller|WideOr2~2_combout )))) ) ) ) # ( 
// \reg_file|Mux2~4_combout  & ( !\reg_file|Mux34~4_combout  & ( (!\alu_in2_mux|out[29]~1_combout  & ((!\controller|WideOr2~2_combout ))) # (\alu_in2_mux|out[29]~1_combout  & (\controller|WideOr3~2_combout  & \controller|WideOr2~2_combout )) ) ) ) # ( 
// !\reg_file|Mux2~4_combout  & ( !\reg_file|Mux34~4_combout  & ( (!\alu_in2_mux|out[29]~1_combout  & ((\controller|WideOr2~2_combout ) # (\controller|WideOr3~2_combout ))) # (\alu_in2_mux|out[29]~1_combout  & ((!\controller|WideOr2~2_combout ))) ) ) )

	.dataa(!\alu_in2_mux|out[0]~0_combout ),
	.datab(!\alu_in2_mux|out[29]~1_combout ),
	.datac(!\controller|WideOr3~2_combout ),
	.datad(!\controller|WideOr2~2_combout ),
	.datae(!\reg_file|Mux2~4_combout ),
	.dataf(!\reg_file|Mux34~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux2~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux2~2 .extended_lut = "off";
defparam \alu|Mux2~2 .lut_mask = 64'h3FCCCC037F888807;
defparam \alu|Mux2~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N12
cyclonev_lcell_comb \alu|Mux2~4 (
// Equation(s):
// \alu|Mux2~4_combout  = ( \alu|Mux12~1_combout  & ( \alu|Mux2~0_combout  & ( (!\alu|Mux12~0_combout ) # (\alu_in2_mux|out[13]~4_combout ) ) ) ) # ( !\alu|Mux12~1_combout  & ( \alu|Mux2~0_combout  & ( (\alu|Mux2~2_combout  & \alu|Mux12~0_combout ) ) ) ) # ( 
// \alu|Mux12~1_combout  & ( !\alu|Mux2~0_combout  & ( (\alu_in2_mux|out[13]~4_combout  & \alu|Mux12~0_combout ) ) ) ) # ( !\alu|Mux12~1_combout  & ( !\alu|Mux2~0_combout  & ( (\alu|Mux2~2_combout  & \alu|Mux12~0_combout ) ) ) )

	.dataa(!\alu_in2_mux|out[13]~4_combout ),
	.datab(!\alu|Mux2~2_combout ),
	.datac(!\alu|Mux12~0_combout ),
	.datad(gnd),
	.datae(!\alu|Mux12~1_combout ),
	.dataf(!\alu|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux2~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux2~4 .extended_lut = "off";
defparam \alu|Mux2~4 .lut_mask = 64'h030305050303F5F5;
defparam \alu|Mux2~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N9
cyclonev_lcell_comb \instMem|data~111 (
// Equation(s):
// \instMem|data~111_combout  = ( \pc|dataOut [8] & ( \pc|dataOut [9] ) ) # ( !\pc|dataOut [8] & ( (!\pc|dataOut [9] & (\instMem|data~31_combout )) # (\pc|dataOut [9] & ((\instMem|data~32_combout ))) ) )

	.dataa(!\instMem|data~31_combout ),
	.datab(gnd),
	.datac(!\instMem|data~32_combout ),
	.datad(!\pc|dataOut [9]),
	.datae(gnd),
	.dataf(!\pc|dataOut [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~111_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~111 .extended_lut = "off";
defparam \instMem|data~111 .lut_mask = 64'h550F550F00FF00FF;
defparam \instMem|data~111 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N24
cyclonev_lcell_comb \instMem|data~92 (
// Equation(s):
// \instMem|data~92_combout  = ( \pc|dataOut [7] & ( \pc|dataOut [3] & ( (!\pc|dataOut [6] & (!\pc|dataOut [5] & (!\pc|dataOut [2] $ (\pc|dataOut [4])))) ) ) ) # ( !\pc|dataOut [7] & ( \pc|dataOut [3] & ( (\pc|dataOut [2] & (\pc|dataOut [6] & (\pc|dataOut 
// [4] & \pc|dataOut [5]))) ) ) ) # ( \pc|dataOut [7] & ( !\pc|dataOut [3] & ( (!\pc|dataOut [2] & (\pc|dataOut [6] & (!\pc|dataOut [4] & !\pc|dataOut [5]))) # (\pc|dataOut [2] & (!\pc|dataOut [6] & (\pc|dataOut [4] & \pc|dataOut [5]))) ) ) ) # ( 
// !\pc|dataOut [7] & ( !\pc|dataOut [3] & ( (!\pc|dataOut [2] & (!\pc|dataOut [6] & (!\pc|dataOut [4] & \pc|dataOut [5]))) ) ) )

	.dataa(!\pc|dataOut [2]),
	.datab(!\pc|dataOut [6]),
	.datac(!\pc|dataOut [4]),
	.datad(!\pc|dataOut [5]),
	.datae(!\pc|dataOut [7]),
	.dataf(!\pc|dataOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~92_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~92 .extended_lut = "off";
defparam \instMem|data~92 .lut_mask = 64'h0080200400018400;
defparam \instMem|data~92 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N18
cyclonev_lcell_comb \instMem|data~93 (
// Equation(s):
// \instMem|data~93_combout  = ( \pc|dataOut [2] & ( \pc|dataOut [3] & ( (!\pc|dataOut [6] & (((!\pc|dataOut [4] & !\pc|dataOut [5])) # (\pc|dataOut [7]))) ) ) ) # ( !\pc|dataOut [2] & ( \pc|dataOut [3] & ( (\pc|dataOut [7] & ((!\pc|dataOut [6]) # 
// ((!\pc|dataOut [4] & \pc|dataOut [5])))) ) ) ) # ( \pc|dataOut [2] & ( !\pc|dataOut [3] & ( (!\pc|dataOut [6] & (\pc|dataOut [7])) # (\pc|dataOut [6] & (\pc|dataOut [4] & ((\pc|dataOut [5]) # (\pc|dataOut [7])))) ) ) ) # ( !\pc|dataOut [2] & ( 
// !\pc|dataOut [3] & ( (!\pc|dataOut [7] & (((!\pc|dataOut [4] & \pc|dataOut [5])))) # (\pc|dataOut [7] & (!\pc|dataOut [6] & ((\pc|dataOut [5]) # (\pc|dataOut [4])))) ) ) )

	.dataa(!\pc|dataOut [7]),
	.datab(!\pc|dataOut [6]),
	.datac(!\pc|dataOut [4]),
	.datad(!\pc|dataOut [5]),
	.datae(!\pc|dataOut [2]),
	.dataf(!\pc|dataOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~93_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~93 .extended_lut = "off";
defparam \instMem|data~93 .lut_mask = 64'h04E445474454C444;
defparam \instMem|data~93 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N18
cyclonev_lcell_comb \instMem|data~94 (
// Equation(s):
// \instMem|data~94_combout  = ( \instMem|data~93_combout  & ( ((!\pc|dataOut [8] & \instMem|data~92_combout )) # (\pc|dataOut [9]) ) ) # ( !\instMem|data~93_combout  & ( (!\pc|dataOut [8] & (\instMem|data~92_combout  & !\pc|dataOut [9])) # (\pc|dataOut [8] 
// & ((\pc|dataOut [9]))) ) )

	.dataa(gnd),
	.datab(!\pc|dataOut [8]),
	.datac(!\instMem|data~92_combout ),
	.datad(!\pc|dataOut [9]),
	.datae(gnd),
	.dataf(!\instMem|data~93_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~94_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~94 .extended_lut = "off";
defparam \instMem|data~94 .lut_mask = 64'h0C330C330CFF0CFF;
defparam \instMem|data~94 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N48
cyclonev_lcell_comb \controller|WideOr5~0 (
// Equation(s):
// \controller|WideOr5~0_combout  = ( \instMem|data~61_combout  & ( (\instMem|data~5_combout  & (!\pc|dataOut [12] & \instMem|data~71_combout )) ) ) # ( !\instMem|data~61_combout  & ( (\instMem|data~5_combout  & (!\pc|dataOut [12] & (\instMem|data~4_combout  
// & !\instMem|data~71_combout ))) ) )

	.dataa(!\instMem|data~5_combout ),
	.datab(!\pc|dataOut [12]),
	.datac(!\instMem|data~4_combout ),
	.datad(!\instMem|data~71_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr5~0 .extended_lut = "off";
defparam \controller|WideOr5~0 .lut_mask = 64'h0400040000440044;
defparam \controller|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N51
cyclonev_lcell_comb \controller|WideOr5~1 (
// Equation(s):
// \controller|WideOr5~1_combout  = ( \instMem|data~61_combout  & ( (\instMem|data~5_combout  & (!\pc|dataOut [12] & ((!\instMem|data~4_combout ) # (!\instMem|data~71_combout )))) ) ) # ( !\instMem|data~61_combout  & ( (\instMem|data~5_combout  & 
// (!\pc|dataOut [12] & (\instMem|data~4_combout  & \instMem|data~71_combout ))) ) )

	.dataa(!\instMem|data~5_combout ),
	.datab(!\pc|dataOut [12]),
	.datac(!\instMem|data~4_combout ),
	.datad(!\instMem|data~71_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr5~1 .extended_lut = "off";
defparam \controller|WideOr5~1 .lut_mask = 64'h0004000444404440;
defparam \controller|WideOr5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N42
cyclonev_lcell_comb \controller|WideOr5~3 (
// Equation(s):
// \controller|WideOr5~3_combout  = ( \controller|WideOr5~1_combout  & ( \controller|alu_op[4]~0_combout  & ( (!\instMem|data~56_combout  & ((!\controller|WideOr5~2_combout ) # ((\instMem|data~141_combout )))) # (\instMem|data~56_combout  & 
// ((!\controller|WideOr5~0_combout  $ (\instMem|data~141_combout )))) ) ) ) # ( !\controller|WideOr5~1_combout  & ( \controller|alu_op[4]~0_combout  & ( (!\instMem|data~56_combout  & (!\controller|WideOr5~2_combout  & ((!\instMem|data~141_combout )))) # 
// (\instMem|data~56_combout  & ((!\controller|WideOr5~0_combout  $ (\instMem|data~141_combout )))) ) ) )

	.dataa(!\controller|WideOr5~2_combout ),
	.datab(!\instMem|data~56_combout ),
	.datac(!\controller|WideOr5~0_combout ),
	.datad(!\instMem|data~141_combout ),
	.datae(!\controller|WideOr5~1_combout ),
	.dataf(!\controller|alu_op[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr5~3 .extended_lut = "off";
defparam \controller|WideOr5~3 .lut_mask = 64'h00000000B803B8CF;
defparam \controller|WideOr5~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N39
cyclonev_lcell_comb \controller|WideOr5~4 (
// Equation(s):
// \controller|WideOr5~4_combout  = ( \controller|mem_wrt_en~1_combout  & ( \controller|WideOr5~3_combout  ) ) # ( !\controller|mem_wrt_en~1_combout  & ( \controller|WideOr5~3_combout  ) ) # ( \controller|mem_wrt_en~1_combout  & ( 
// !\controller|WideOr5~3_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\controller|mem_wrt_en~1_combout ),
	.dataf(!\controller|WideOr5~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr5~4 .extended_lut = "off";
defparam \controller|WideOr5~4 .lut_mask = 64'h0000FFFFFFFFFFFF;
defparam \controller|WideOr5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N0
cyclonev_lcell_comb \alu|Mux19~5 (
// Equation(s):
// \alu|Mux19~5_combout  = ( \alu_in2_mux|out[12]~14_combout  & ( \controller|WideOr3~2_combout  & ( (\alu|Mux19~1_combout  & (!\reg_file|Mux19~4_combout  $ (((!\alu|Mux19~0_combout ) # (\controller|WideOr2~2_combout ))))) ) ) ) # ( 
// !\alu_in2_mux|out[12]~14_combout  & ( \controller|WideOr3~2_combout  & ( (\alu|Mux19~0_combout  & (\alu|Mux19~1_combout  & ((!\reg_file|Mux19~4_combout ) # (!\controller|WideOr2~2_combout )))) ) ) ) # ( \alu_in2_mux|out[12]~14_combout  & ( 
// !\controller|WideOr3~2_combout  & ( (\alu|Mux19~1_combout  & ((!\reg_file|Mux19~4_combout  & (!\controller|WideOr2~2_combout  & \alu|Mux19~0_combout )) # (\reg_file|Mux19~4_combout  & ((!\alu|Mux19~0_combout ))))) ) ) ) # ( 
// !\alu_in2_mux|out[12]~14_combout  & ( !\controller|WideOr3~2_combout  & ( (\alu|Mux19~0_combout  & (\alu|Mux19~1_combout  & (!\reg_file|Mux19~4_combout  $ (!\controller|WideOr2~2_combout )))) ) ) )

	.dataa(!\reg_file|Mux19~4_combout ),
	.datab(!\controller|WideOr2~2_combout ),
	.datac(!\alu|Mux19~0_combout ),
	.datad(!\alu|Mux19~1_combout ),
	.datae(!\alu_in2_mux|out[12]~14_combout ),
	.dataf(!\controller|WideOr3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux19~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux19~5 .extended_lut = "off";
defparam \alu|Mux19~5 .lut_mask = 64'h00060058000E0059;
defparam \alu|Mux19~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y26_N15
cyclonev_lcell_comb \reg_file|data[8][12]~feeder (
// Equation(s):
// \reg_file|data[8][12]~feeder_combout  = \rf_wrt_data_mux|out[12]~36_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf_wrt_data_mux|out[12]~36_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[8][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[8][12]~feeder .extended_lut = "off";
defparam \reg_file|data[8][12]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|data[8][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y26_N17
dffeas \reg_file|data[8][12] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[8][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[8][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[8][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[8][12] .is_wysiwyg = "true";
defparam \reg_file|data[8][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N46
dffeas \reg_file|data[4][12] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[12]~36_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[4][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[4][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[4][12] .is_wysiwyg = "true";
defparam \reg_file|data[4][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y23_N14
dffeas \reg_file|data[12][12] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[12]~36_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[12][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[12][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[12][12] .is_wysiwyg = "true";
defparam \reg_file|data[12][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y26_N45
cyclonev_lcell_comb \reg_file|Mux19~0 (
// Equation(s):
// \reg_file|Mux19~0_combout  = ( \reg_file|data[4][12]~q  & ( \reg_file|data[12][12]~q  & ( ((!\controller|rs1[3]~4_combout  & (\reg_file|data[0][12]~q )) # (\controller|rs1[3]~4_combout  & ((\reg_file|data[8][12]~q )))) # (\controller|rs1[2]~3_combout ) ) 
// ) ) # ( !\reg_file|data[4][12]~q  & ( \reg_file|data[12][12]~q  & ( (!\controller|rs1[2]~3_combout  & ((!\controller|rs1[3]~4_combout  & (\reg_file|data[0][12]~q )) # (\controller|rs1[3]~4_combout  & ((\reg_file|data[8][12]~q ))))) # 
// (\controller|rs1[2]~3_combout  & (((\controller|rs1[3]~4_combout )))) ) ) ) # ( \reg_file|data[4][12]~q  & ( !\reg_file|data[12][12]~q  & ( (!\controller|rs1[2]~3_combout  & ((!\controller|rs1[3]~4_combout  & (\reg_file|data[0][12]~q )) # 
// (\controller|rs1[3]~4_combout  & ((\reg_file|data[8][12]~q ))))) # (\controller|rs1[2]~3_combout  & (((!\controller|rs1[3]~4_combout )))) ) ) ) # ( !\reg_file|data[4][12]~q  & ( !\reg_file|data[12][12]~q  & ( (!\controller|rs1[2]~3_combout  & 
// ((!\controller|rs1[3]~4_combout  & (\reg_file|data[0][12]~q )) # (\controller|rs1[3]~4_combout  & ((\reg_file|data[8][12]~q ))))) ) ) )

	.dataa(!\reg_file|data[0][12]~q ),
	.datab(!\reg_file|data[8][12]~q ),
	.datac(!\controller|rs1[2]~3_combout ),
	.datad(!\controller|rs1[3]~4_combout ),
	.datae(!\reg_file|data[4][12]~q ),
	.dataf(!\reg_file|data[12][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux19~0 .extended_lut = "off";
defparam \reg_file|Mux19~0 .lut_mask = 64'h50305F30503F5F3F;
defparam \reg_file|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y23_N50
dffeas \reg_file|data[2][12] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[12]~36_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[2][31]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[2][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[2][12] .is_wysiwyg = "true";
defparam \reg_file|data[2][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N32
dffeas \reg_file|data[14][12] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[12]~36_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[14][31]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[14][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[14][12] .is_wysiwyg = "true";
defparam \reg_file|data[14][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y26_N30
cyclonev_lcell_comb \reg_file|Mux19~2 (
// Equation(s):
// \reg_file|Mux19~2_combout  = ( \reg_file|data[14][12]~q  & ( \controller|rs1[2]~3_combout  & ( (\controller|rs1[3]~4_combout ) # (\reg_file|data[6][12]~q ) ) ) ) # ( !\reg_file|data[14][12]~q  & ( \controller|rs1[2]~3_combout  & ( (\reg_file|data[6][12]~q 
//  & !\controller|rs1[3]~4_combout ) ) ) ) # ( \reg_file|data[14][12]~q  & ( !\controller|rs1[2]~3_combout  & ( (!\controller|rs1[3]~4_combout  & (\reg_file|data[2][12]~q )) # (\controller|rs1[3]~4_combout  & ((\reg_file|data[10][12]~q ))) ) ) ) # ( 
// !\reg_file|data[14][12]~q  & ( !\controller|rs1[2]~3_combout  & ( (!\controller|rs1[3]~4_combout  & (\reg_file|data[2][12]~q )) # (\controller|rs1[3]~4_combout  & ((\reg_file|data[10][12]~q ))) ) ) )

	.dataa(!\reg_file|data[6][12]~q ),
	.datab(!\reg_file|data[2][12]~q ),
	.datac(!\controller|rs1[3]~4_combout ),
	.datad(!\reg_file|data[10][12]~q ),
	.datae(!\reg_file|data[14][12]~q ),
	.dataf(!\controller|rs1[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux19~2 .extended_lut = "off";
defparam \reg_file|Mux19~2 .lut_mask = 64'h303F303F50505F5F;
defparam \reg_file|Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y25_N45
cyclonev_lcell_comb \reg_file|data[13][31]~7 (
// Equation(s):
// \reg_file|data[13][31]~7_combout  = ( \instMem|data~107_combout  & ( \instMem|data~34_combout  & ( (\instMem|data~27_combout  & (\controller|WideOr6~1_combout  & !\instMem|data~108_combout )) ) ) )

	.dataa(!\instMem|data~27_combout ),
	.datab(gnd),
	.datac(!\controller|WideOr6~1_combout ),
	.datad(!\instMem|data~108_combout ),
	.datae(!\instMem|data~107_combout ),
	.dataf(!\instMem|data~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[13][31]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[13][31]~7 .extended_lut = "off";
defparam \reg_file|data[13][31]~7 .lut_mask = 64'h0000000000000500;
defparam \reg_file|data[13][31]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y25_N13
dffeas \reg_file|data[13][12] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[12]~36_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[13][31]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[13][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[13][12] .is_wysiwyg = "true";
defparam \reg_file|data[13][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N3
cyclonev_lcell_comb \reg_file|data[9][12]~feeder (
// Equation(s):
// \reg_file|data[9][12]~feeder_combout  = ( \rf_wrt_data_mux|out[12]~36_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[12]~36_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[9][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[9][12]~feeder .extended_lut = "off";
defparam \reg_file|data[9][12]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[9][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y17_N5
dffeas \reg_file|data[9][12] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[9][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[9][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[9][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[9][12] .is_wysiwyg = "true";
defparam \reg_file|data[9][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N10
dffeas \reg_file|data[5][12] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[12]~36_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[5][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[5][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[5][12] .is_wysiwyg = "true";
defparam \reg_file|data[5][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y23_N47
dffeas \reg_file|data[1][12] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[12]~36_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[1][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[1][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[1][12] .is_wysiwyg = "true";
defparam \reg_file|data[1][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y26_N9
cyclonev_lcell_comb \reg_file|Mux19~1 (
// Equation(s):
// \reg_file|Mux19~1_combout  = ( \reg_file|data[5][12]~q  & ( \reg_file|data[1][12]~q  & ( (!\controller|rs1[3]~4_combout ) # ((!\controller|rs1[2]~3_combout  & ((\reg_file|data[9][12]~q ))) # (\controller|rs1[2]~3_combout  & (\reg_file|data[13][12]~q ))) ) 
// ) ) # ( !\reg_file|data[5][12]~q  & ( \reg_file|data[1][12]~q  & ( (!\controller|rs1[3]~4_combout  & (!\controller|rs1[2]~3_combout )) # (\controller|rs1[3]~4_combout  & ((!\controller|rs1[2]~3_combout  & ((\reg_file|data[9][12]~q ))) # 
// (\controller|rs1[2]~3_combout  & (\reg_file|data[13][12]~q )))) ) ) ) # ( \reg_file|data[5][12]~q  & ( !\reg_file|data[1][12]~q  & ( (!\controller|rs1[3]~4_combout  & (\controller|rs1[2]~3_combout )) # (\controller|rs1[3]~4_combout  & 
// ((!\controller|rs1[2]~3_combout  & ((\reg_file|data[9][12]~q ))) # (\controller|rs1[2]~3_combout  & (\reg_file|data[13][12]~q )))) ) ) ) # ( !\reg_file|data[5][12]~q  & ( !\reg_file|data[1][12]~q  & ( (\controller|rs1[3]~4_combout  & 
// ((!\controller|rs1[2]~3_combout  & ((\reg_file|data[9][12]~q ))) # (\controller|rs1[2]~3_combout  & (\reg_file|data[13][12]~q )))) ) ) )

	.dataa(!\controller|rs1[3]~4_combout ),
	.datab(!\controller|rs1[2]~3_combout ),
	.datac(!\reg_file|data[13][12]~q ),
	.datad(!\reg_file|data[9][12]~q ),
	.datae(!\reg_file|data[5][12]~q ),
	.dataf(!\reg_file|data[1][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux19~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux19~1 .extended_lut = "off";
defparam \reg_file|Mux19~1 .lut_mask = 64'h0145236789CDABEF;
defparam \reg_file|Mux19~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y23_N38
dffeas \reg_file|data[11][12] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[12]~36_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[11][31]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[11][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[11][12] .is_wysiwyg = "true";
defparam \reg_file|data[11][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N12
cyclonev_lcell_comb \reg_file|data[3][12]~feeder (
// Equation(s):
// \reg_file|data[3][12]~feeder_combout  = \rf_wrt_data_mux|out[12]~36_combout 

	.dataa(!\rf_wrt_data_mux|out[12]~36_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[3][12]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[3][12]~feeder .extended_lut = "off";
defparam \reg_file|data[3][12]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_file|data[3][12]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y25_N14
dffeas \reg_file|data[3][12] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[3][12]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[3][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[3][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[3][12] .is_wysiwyg = "true";
defparam \reg_file|data[3][12] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X10_Y0_N92
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N48
cyclonev_lcell_comb \reg_file|data[15][31]~16 (
// Equation(s):
// \reg_file|data[15][31]~16_combout  = ( \instMem|data~27_combout  & ( \KEY[0]~input_o  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\KEY[0]~input_o ),
	.datad(gnd),
	.datae(!\instMem|data~27_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[15][31]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[15][31]~16 .extended_lut = "off";
defparam \reg_file|data[15][31]~16 .lut_mask = 64'h00000F0F00000F0F;
defparam \reg_file|data[15][31]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N30
cyclonev_lcell_comb \reg_file|data[15][31]~17 (
// Equation(s):
// \reg_file|data[15][31]~17_combout  = ( \controller|mem_wrt_en~3_combout  & ( \reg_file|data[15][31]~16_combout  & ( (\reg_file|data[15][31]~13_combout  & (\instMem|data~107_combout  & \instMem|data~14_combout )) ) ) ) # ( !\controller|mem_wrt_en~3_combout 
//  & ( \reg_file|data[15][31]~16_combout  & ( (\controller|WideOr6~2_combout  & (\reg_file|data[15][31]~13_combout  & (\instMem|data~107_combout  & \instMem|data~14_combout ))) ) ) )

	.dataa(!\controller|WideOr6~2_combout ),
	.datab(!\reg_file|data[15][31]~13_combout ),
	.datac(!\instMem|data~107_combout ),
	.datad(!\instMem|data~14_combout ),
	.datae(!\controller|mem_wrt_en~3_combout ),
	.dataf(!\reg_file|data[15][31]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[15][31]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[15][31]~17 .extended_lut = "off";
defparam \reg_file|data[15][31]~17 .lut_mask = 64'h0000000000010003;
defparam \reg_file|data[15][31]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y26_N25
dffeas \reg_file|data[15][12] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[12]~36_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[15][31]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[15][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[15][12] .is_wysiwyg = "true";
defparam \reg_file|data[15][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y26_N24
cyclonev_lcell_comb \reg_file|Mux19~3 (
// Equation(s):
// \reg_file|Mux19~3_combout  = ( \reg_file|data[15][12]~q  & ( \controller|rs1[2]~3_combout  & ( (\controller|rs1[3]~4_combout ) # (\reg_file|data[7][12]~q ) ) ) ) # ( !\reg_file|data[15][12]~q  & ( \controller|rs1[2]~3_combout  & ( (\reg_file|data[7][12]~q 
//  & !\controller|rs1[3]~4_combout ) ) ) ) # ( \reg_file|data[15][12]~q  & ( !\controller|rs1[2]~3_combout  & ( (!\controller|rs1[3]~4_combout  & ((\reg_file|data[3][12]~q ))) # (\controller|rs1[3]~4_combout  & (\reg_file|data[11][12]~q )) ) ) ) # ( 
// !\reg_file|data[15][12]~q  & ( !\controller|rs1[2]~3_combout  & ( (!\controller|rs1[3]~4_combout  & ((\reg_file|data[3][12]~q ))) # (\controller|rs1[3]~4_combout  & (\reg_file|data[11][12]~q )) ) ) )

	.dataa(!\reg_file|data[7][12]~q ),
	.datab(!\reg_file|data[11][12]~q ),
	.datac(!\controller|rs1[3]~4_combout ),
	.datad(!\reg_file|data[3][12]~q ),
	.datae(!\reg_file|data[15][12]~q ),
	.dataf(!\controller|rs1[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux19~3 .extended_lut = "off";
defparam \reg_file|Mux19~3 .lut_mask = 64'h03F303F350505F5F;
defparam \reg_file|Mux19~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y26_N18
cyclonev_lcell_comb \reg_file|Mux19~4 (
// Equation(s):
// \reg_file|Mux19~4_combout  = ( \reg_file|Mux19~1_combout  & ( \reg_file|Mux19~3_combout  & ( ((!\controller|rs1[1]~2_combout  & (\reg_file|Mux19~0_combout )) # (\controller|rs1[1]~2_combout  & ((\reg_file|Mux19~2_combout )))) # 
// (\controller|rs1[0]~1_combout ) ) ) ) # ( !\reg_file|Mux19~1_combout  & ( \reg_file|Mux19~3_combout  & ( (!\controller|rs1[1]~2_combout  & (\reg_file|Mux19~0_combout  & (!\controller|rs1[0]~1_combout ))) # (\controller|rs1[1]~2_combout  & 
// (((\reg_file|Mux19~2_combout ) # (\controller|rs1[0]~1_combout )))) ) ) ) # ( \reg_file|Mux19~1_combout  & ( !\reg_file|Mux19~3_combout  & ( (!\controller|rs1[1]~2_combout  & (((\controller|rs1[0]~1_combout )) # (\reg_file|Mux19~0_combout ))) # 
// (\controller|rs1[1]~2_combout  & (((!\controller|rs1[0]~1_combout  & \reg_file|Mux19~2_combout )))) ) ) ) # ( !\reg_file|Mux19~1_combout  & ( !\reg_file|Mux19~3_combout  & ( (!\controller|rs1[0]~1_combout  & ((!\controller|rs1[1]~2_combout  & 
// (\reg_file|Mux19~0_combout )) # (\controller|rs1[1]~2_combout  & ((\reg_file|Mux19~2_combout ))))) ) ) )

	.dataa(!\controller|rs1[1]~2_combout ),
	.datab(!\reg_file|Mux19~0_combout ),
	.datac(!\controller|rs1[0]~1_combout ),
	.datad(!\reg_file|Mux19~2_combout ),
	.datae(!\reg_file|Mux19~1_combout ),
	.dataf(!\reg_file|Mux19~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux19~4 .extended_lut = "off";
defparam \reg_file|Mux19~4 .lut_mask = 64'h20702A7A25752F7F;
defparam \reg_file|Mux19~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N57
cyclonev_lcell_comb \instMem|data~44 (
// Equation(s):
// \instMem|data~44_combout  = ( \instMem|data~42_combout  & ( (!\pc|dataOut [8] & ((\instMem|data~43_combout ) # (\pc|dataOut [9]))) # (\pc|dataOut [8] & (!\pc|dataOut [9])) ) ) # ( !\instMem|data~42_combout  & ( (!\pc|dataOut [9] & 
// ((\instMem|data~43_combout ) # (\pc|dataOut [8]))) ) )

	.dataa(!\pc|dataOut [8]),
	.datab(gnd),
	.datac(!\pc|dataOut [9]),
	.datad(!\instMem|data~43_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~42_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~44 .extended_lut = "off";
defparam \instMem|data~44 .lut_mask = 64'h50F050F05AFA5AFA;
defparam \instMem|data~44 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N54
cyclonev_lcell_comb \instMem|data~114 (
// Equation(s):
// \instMem|data~114_combout  = ( \pc|dataOut [9] & ( \pc|dataOut [2] & ( (!\pc|dataOut [3] & ((!\pc|dataOut [6] & (!\pc|dataOut [5] & !\pc|dataOut [4])) # (\pc|dataOut [6] & ((\pc|dataOut [4]))))) ) ) ) # ( !\pc|dataOut [9] & ( \pc|dataOut [2] & ( 
// (\pc|dataOut [4] & (!\pc|dataOut [5] $ (((!\pc|dataOut [3]) # (\pc|dataOut [6]))))) ) ) ) # ( \pc|dataOut [9] & ( !\pc|dataOut [2] & ( (\pc|dataOut [3] & (\pc|dataOut [5] & (\pc|dataOut [6] & !\pc|dataOut [4]))) ) ) ) # ( !\pc|dataOut [9] & ( !\pc|dataOut 
// [2] & ( (!\pc|dataOut [5] & (!\pc|dataOut [4] & ((!\pc|dataOut [3]) # (!\pc|dataOut [6])))) # (\pc|dataOut [5] & (\pc|dataOut [6] & (!\pc|dataOut [3] $ (!\pc|dataOut [4])))) ) ) )

	.dataa(!\pc|dataOut [3]),
	.datab(!\pc|dataOut [5]),
	.datac(!\pc|dataOut [6]),
	.datad(!\pc|dataOut [4]),
	.datae(!\pc|dataOut [9]),
	.dataf(!\pc|dataOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~114_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~114 .extended_lut = "off";
defparam \instMem|data~114 .lut_mask = 64'hC90201000063800A;
defparam \instMem|data~114 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N33
cyclonev_lcell_comb \instMem|data~115 (
// Equation(s):
// \instMem|data~115_combout  = ( \pc|dataOut [9] & ( (!\pc|dataOut [5] & (((\pc|dataOut [2] & !\pc|dataOut [6])))) # (\pc|dataOut [5] & (!\pc|dataOut [3] & (!\pc|dataOut [2]))) ) ) # ( !\pc|dataOut [9] & ( (!\pc|dataOut [2] & (!\pc|dataOut [3] & 
// ((!\pc|dataOut [6])))) # (\pc|dataOut [2] & (((\pc|dataOut [5] & \pc|dataOut [6])))) ) )

	.dataa(!\pc|dataOut [3]),
	.datab(!\pc|dataOut [5]),
	.datac(!\pc|dataOut [2]),
	.datad(!\pc|dataOut [6]),
	.datae(gnd),
	.dataf(!\pc|dataOut [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~115_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~115 .extended_lut = "off";
defparam \instMem|data~115 .lut_mask = 64'hA003A0032C202C20;
defparam \instMem|data~115 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N9
cyclonev_lcell_comb \instMem|data~50 (
// Equation(s):
// \instMem|data~50_combout  = ( \instMem|data~114_combout  & ( \instMem|data~115_combout  & ( (!\pc|dataOut [8] & (((!\pc|dataOut [4] & \pc|dataOut [6])) # (\pc|dataOut [7]))) ) ) ) # ( !\instMem|data~114_combout  & ( \instMem|data~115_combout  & ( 
// (!\pc|dataOut [8] & (!\pc|dataOut [7] & !\pc|dataOut [4])) ) ) ) # ( \instMem|data~114_combout  & ( !\instMem|data~115_combout  & ( (!\pc|dataOut [8] & (((!\pc|dataOut [4] & !\pc|dataOut [6])) # (\pc|dataOut [7]))) ) ) )

	.dataa(!\pc|dataOut [8]),
	.datab(!\pc|dataOut [7]),
	.datac(!\pc|dataOut [4]),
	.datad(!\pc|dataOut [6]),
	.datae(!\instMem|data~114_combout ),
	.dataf(!\instMem|data~115_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~50_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~50 .extended_lut = "off";
defparam \instMem|data~50 .lut_mask = 64'h0000A222808022A2;
defparam \instMem|data~50 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N30
cyclonev_lcell_comb \controller|rs2[1]~3 (
// Equation(s):
// \controller|rs2[1]~3_combout  = ( \instMem|data~6_combout  & ( \controller|Equal0~0_combout  & ( (\instMem|data~7_combout  & \instMem|data~44_combout ) ) ) ) # ( !\instMem|data~6_combout  & ( \controller|Equal0~0_combout  & ( (\instMem|data~7_combout  & 
// \instMem|data~49_combout ) ) ) ) # ( \instMem|data~6_combout  & ( !\controller|Equal0~0_combout  & ( (\instMem|data~7_combout  & \instMem|data~50_combout ) ) ) ) # ( !\instMem|data~6_combout  & ( !\controller|Equal0~0_combout  & ( (\instMem|data~7_combout 
//  & \instMem|data~50_combout ) ) ) )

	.dataa(!\instMem|data~7_combout ),
	.datab(!\instMem|data~44_combout ),
	.datac(!\instMem|data~50_combout ),
	.datad(!\instMem|data~49_combout ),
	.datae(!\instMem|data~6_combout ),
	.dataf(!\controller|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|rs2[1]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|rs2[1]~3 .extended_lut = "off";
defparam \controller|rs2[1]~3 .lut_mask = 64'h0505050500551111;
defparam \controller|rs2[1]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N47
dffeas \reg_file|data[13][8] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[8]~31_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[13][31]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[13][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[13][8] .is_wysiwyg = "true";
defparam \reg_file|data[13][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N41
dffeas \reg_file|data[1][8] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[8]~31_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[1][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[1][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[1][8] .is_wysiwyg = "true";
defparam \reg_file|data[1][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N5
dffeas \reg_file|data[5][8] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[8]~31_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[5][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[5][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[5][8] .is_wysiwyg = "true";
defparam \reg_file|data[5][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N42
cyclonev_lcell_comb \reg_file|Mux23~1 (
// Equation(s):
// \reg_file|Mux23~1_combout  = ( \reg_file|data[1][8]~q  & ( \reg_file|data[5][8]~q  & ( (!\controller|rs1[3]~4_combout ) # ((!\controller|rs1[2]~3_combout  & (\reg_file|data[9][8]~q )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[13][8]~q )))) ) ) ) 
// # ( !\reg_file|data[1][8]~q  & ( \reg_file|data[5][8]~q  & ( (!\controller|rs1[3]~4_combout  & (((\controller|rs1[2]~3_combout )))) # (\controller|rs1[3]~4_combout  & ((!\controller|rs1[2]~3_combout  & (\reg_file|data[9][8]~q )) # 
// (\controller|rs1[2]~3_combout  & ((\reg_file|data[13][8]~q ))))) ) ) ) # ( \reg_file|data[1][8]~q  & ( !\reg_file|data[5][8]~q  & ( (!\controller|rs1[3]~4_combout  & (((!\controller|rs1[2]~3_combout )))) # (\controller|rs1[3]~4_combout  & 
// ((!\controller|rs1[2]~3_combout  & (\reg_file|data[9][8]~q )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[13][8]~q ))))) ) ) ) # ( !\reg_file|data[1][8]~q  & ( !\reg_file|data[5][8]~q  & ( (\controller|rs1[3]~4_combout  & 
// ((!\controller|rs1[2]~3_combout  & (\reg_file|data[9][8]~q )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[13][8]~q ))))) ) ) )

	.dataa(!\reg_file|data[9][8]~q ),
	.datab(!\controller|rs1[3]~4_combout ),
	.datac(!\controller|rs1[2]~3_combout ),
	.datad(!\reg_file|data[13][8]~q ),
	.datae(!\reg_file|data[1][8]~q ),
	.dataf(!\reg_file|data[5][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux23~1 .extended_lut = "off";
defparam \reg_file|Mux23~1 .lut_mask = 64'h1013D0D31C1FDCDF;
defparam \reg_file|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N38
dffeas \reg_file|data[7][8] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[8]~31_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[7][31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[7][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[7][8] .is_wysiwyg = "true";
defparam \reg_file|data[7][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N51
cyclonev_lcell_comb \reg_file|data[3][8]~feeder (
// Equation(s):
// \reg_file|data[3][8]~feeder_combout  = \rf_wrt_data_mux|out[8]~31_combout 

	.dataa(!\rf_wrt_data_mux|out[8]~31_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[3][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[3][8]~feeder .extended_lut = "off";
defparam \reg_file|data[3][8]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_file|data[3][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N53
dffeas \reg_file|data[3][8] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[3][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[3][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[3][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[3][8] .is_wysiwyg = "true";
defparam \reg_file|data[3][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N44
dffeas \reg_file|data[15][8] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[8]~31_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[15][31]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[15][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[15][8] .is_wysiwyg = "true";
defparam \reg_file|data[15][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N50
dffeas \reg_file|data[11][8] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[8]~31_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[11][31]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[11][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[11][8] .is_wysiwyg = "true";
defparam \reg_file|data[11][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N48
cyclonev_lcell_comb \reg_file|Mux23~3 (
// Equation(s):
// \reg_file|Mux23~3_combout  = ( \reg_file|data[11][8]~q  & ( \controller|rs1[2]~3_combout  & ( (!\controller|rs1[3]~4_combout  & (\reg_file|data[7][8]~q )) # (\controller|rs1[3]~4_combout  & ((\reg_file|data[15][8]~q ))) ) ) ) # ( !\reg_file|data[11][8]~q  
// & ( \controller|rs1[2]~3_combout  & ( (!\controller|rs1[3]~4_combout  & (\reg_file|data[7][8]~q )) # (\controller|rs1[3]~4_combout  & ((\reg_file|data[15][8]~q ))) ) ) ) # ( \reg_file|data[11][8]~q  & ( !\controller|rs1[2]~3_combout  & ( 
// (\reg_file|data[3][8]~q ) # (\controller|rs1[3]~4_combout ) ) ) ) # ( !\reg_file|data[11][8]~q  & ( !\controller|rs1[2]~3_combout  & ( (!\controller|rs1[3]~4_combout  & \reg_file|data[3][8]~q ) ) ) )

	.dataa(!\controller|rs1[3]~4_combout ),
	.datab(!\reg_file|data[7][8]~q ),
	.datac(!\reg_file|data[3][8]~q ),
	.datad(!\reg_file|data[15][8]~q ),
	.datae(!\reg_file|data[11][8]~q ),
	.dataf(!\controller|rs1[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux23~3 .extended_lut = "off";
defparam \reg_file|Mux23~3 .lut_mask = 64'h0A0A5F5F22772277;
defparam \reg_file|Mux23~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N32
dffeas \reg_file|data[0][8] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[8]~31_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[0][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[0][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[0][8] .is_wysiwyg = "true";
defparam \reg_file|data[0][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y25_N36
cyclonev_lcell_comb \reg_file|data[12][8]~feeder (
// Equation(s):
// \reg_file|data[12][8]~feeder_combout  = ( \rf_wrt_data_mux|out[8]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[8]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[12][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[12][8]~feeder .extended_lut = "off";
defparam \reg_file|data[12][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[12][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y25_N38
dffeas \reg_file|data[12][8] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[12][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[12][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[12][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[12][8] .is_wysiwyg = "true";
defparam \reg_file|data[12][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y26_N51
cyclonev_lcell_comb \reg_file|Mux23~0 (
// Equation(s):
// \reg_file|Mux23~0_combout  = ( \controller|rs1[2]~3_combout  & ( \reg_file|data[12][8]~q  & ( (\controller|rs1[3]~4_combout ) # (\reg_file|data[4][8]~q ) ) ) ) # ( !\controller|rs1[2]~3_combout  & ( \reg_file|data[12][8]~q  & ( 
// (!\controller|rs1[3]~4_combout  & ((\reg_file|data[0][8]~q ))) # (\controller|rs1[3]~4_combout  & (\reg_file|data[8][8]~q )) ) ) ) # ( \controller|rs1[2]~3_combout  & ( !\reg_file|data[12][8]~q  & ( (\reg_file|data[4][8]~q  & !\controller|rs1[3]~4_combout 
// ) ) ) ) # ( !\controller|rs1[2]~3_combout  & ( !\reg_file|data[12][8]~q  & ( (!\controller|rs1[3]~4_combout  & ((\reg_file|data[0][8]~q ))) # (\controller|rs1[3]~4_combout  & (\reg_file|data[8][8]~q )) ) ) )

	.dataa(!\reg_file|data[8][8]~q ),
	.datab(!\reg_file|data[4][8]~q ),
	.datac(!\reg_file|data[0][8]~q ),
	.datad(!\controller|rs1[3]~4_combout ),
	.datae(!\controller|rs1[2]~3_combout ),
	.dataf(!\reg_file|data[12][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux23~0 .extended_lut = "off";
defparam \reg_file|Mux23~0 .lut_mask = 64'h0F5533000F5533FF;
defparam \reg_file|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N9
cyclonev_lcell_comb \reg_file|Mux23~4 (
// Equation(s):
// \reg_file|Mux23~4_combout  = ( \reg_file|Mux23~0_combout  & ( \controller|rs1[1]~2_combout  & ( (!\controller|rs1[0]~1_combout  & (\reg_file|Mux23~2_combout )) # (\controller|rs1[0]~1_combout  & ((\reg_file|Mux23~3_combout ))) ) ) ) # ( 
// !\reg_file|Mux23~0_combout  & ( \controller|rs1[1]~2_combout  & ( (!\controller|rs1[0]~1_combout  & (\reg_file|Mux23~2_combout )) # (\controller|rs1[0]~1_combout  & ((\reg_file|Mux23~3_combout ))) ) ) ) # ( \reg_file|Mux23~0_combout  & ( 
// !\controller|rs1[1]~2_combout  & ( (!\controller|rs1[0]~1_combout ) # (\reg_file|Mux23~1_combout ) ) ) ) # ( !\reg_file|Mux23~0_combout  & ( !\controller|rs1[1]~2_combout  & ( (\reg_file|Mux23~1_combout  & \controller|rs1[0]~1_combout ) ) ) )

	.dataa(!\reg_file|Mux23~2_combout ),
	.datab(!\reg_file|Mux23~1_combout ),
	.datac(!\reg_file|Mux23~3_combout ),
	.datad(!\controller|rs1[0]~1_combout ),
	.datae(!\reg_file|Mux23~0_combout ),
	.dataf(!\controller|rs1[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux23~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux23~4 .extended_lut = "off";
defparam \reg_file|Mux23~4 .lut_mask = 64'h0033FF33550F550F;
defparam \reg_file|Mux23~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N30
cyclonev_lcell_comb \instMem|data~97 (
// Equation(s):
// \instMem|data~97_combout  = ( \pc|dataOut [5] & ( (\pc|dataOut [2] & ((!\pc|dataOut [7] & (\pc|dataOut [6] & !\pc|dataOut [9])) # (\pc|dataOut [7] & (!\pc|dataOut [6] $ (\pc|dataOut [9]))))) ) ) # ( !\pc|dataOut [5] & ( (\pc|dataOut [7] & (\pc|dataOut [6] 
// & (\pc|dataOut [9] & \pc|dataOut [2]))) ) )

	.dataa(!\pc|dataOut [7]),
	.datab(!\pc|dataOut [6]),
	.datac(!\pc|dataOut [9]),
	.datad(!\pc|dataOut [2]),
	.datae(gnd),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~97_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~97 .extended_lut = "off";
defparam \instMem|data~97 .lut_mask = 64'h0001000100610061;
defparam \instMem|data~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N51
cyclonev_lcell_comb \instMem|data~98 (
// Equation(s):
// \instMem|data~98_combout  = ( !\pc|dataOut [6] & ( (!\pc|dataOut [5] & (\pc|dataOut [2] & (!\pc|dataOut [9] & \pc|dataOut [7]))) ) )

	.dataa(!\pc|dataOut [5]),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [9]),
	.datad(!\pc|dataOut [7]),
	.datae(gnd),
	.dataf(!\pc|dataOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~98_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~98 .extended_lut = "off";
defparam \instMem|data~98 .lut_mask = 64'h0020002000000000;
defparam \instMem|data~98 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N15
cyclonev_lcell_comb \instMem|data~95 (
// Equation(s):
// \instMem|data~95_combout  = ( \pc|dataOut [6] & ( (!\pc|dataOut [2] & ((!\pc|dataOut [5] & (!\pc|dataOut [9] & \pc|dataOut [7])) # (\pc|dataOut [5] & (\pc|dataOut [9] & !\pc|dataOut [7])))) ) ) # ( !\pc|dataOut [6] & ( (!\pc|dataOut [2] & (!\pc|dataOut 
// [7] & ((!\pc|dataOut [9]) # (\pc|dataOut [5])))) # (\pc|dataOut [2] & (!\pc|dataOut [5] & (\pc|dataOut [9] & \pc|dataOut [7]))) ) )

	.dataa(!\pc|dataOut [5]),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [9]),
	.datad(!\pc|dataOut [7]),
	.datae(gnd),
	.dataf(!\pc|dataOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~95_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~95 .extended_lut = "off";
defparam \instMem|data~95 .lut_mask = 64'hC402C40204800480;
defparam \instMem|data~95 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N6
cyclonev_lcell_comb \instMem|data~130 (
// Equation(s):
// \instMem|data~130_combout  = ( !\pc|dataOut [4] & ( (!\pc|dataOut [8] & ((!\pc|dataOut [3] & (((\instMem|data~95_combout )))) # (\pc|dataOut [3] & (\instMem|data~96_combout )))) ) ) # ( \pc|dataOut [4] & ( ((!\pc|dataOut [8] & ((!\pc|dataOut [3] & 
// (\instMem|data~97_combout )) # (\pc|dataOut [3] & ((\instMem|data~98_combout )))))) ) )

	.dataa(!\instMem|data~96_combout ),
	.datab(!\pc|dataOut [3]),
	.datac(!\instMem|data~97_combout ),
	.datad(!\pc|dataOut [8]),
	.datae(!\pc|dataOut [4]),
	.dataf(!\instMem|data~98_combout ),
	.datag(!\instMem|data~95_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~130_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~130 .extended_lut = "on";
defparam \instMem|data~130 .lut_mask = 64'h1D000C001D003F00;
defparam \instMem|data~130 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N9
cyclonev_lcell_comb \instMem|data~125 (
// Equation(s):
// \instMem|data~125_combout  = ( \pc|dataOut [6] & ( !\pc|dataOut [8] & ( (\pc|dataOut [7] & (!\pc|dataOut [9] & (!\pc|dataOut [4] & !\pc|dataOut [3]))) ) ) ) # ( !\pc|dataOut [6] & ( !\pc|dataOut [8] & ( (!\pc|dataOut [9] & (!\pc|dataOut [4] & 
// (!\pc|dataOut [7] $ (\pc|dataOut [3])))) ) ) )

	.dataa(!\pc|dataOut [7]),
	.datab(!\pc|dataOut [9]),
	.datac(!\pc|dataOut [4]),
	.datad(!\pc|dataOut [3]),
	.datae(!\pc|dataOut [6]),
	.dataf(!\pc|dataOut [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~125_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~125 .extended_lut = "off";
defparam \instMem|data~125 .lut_mask = 64'h8040400000000000;
defparam \instMem|data~125 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N0
cyclonev_lcell_comb \instMem|data~126 (
// Equation(s):
// \instMem|data~126_combout  = ( \pc|dataOut [4] & ( \pc|dataOut [6] & ( (!\pc|dataOut [7] & (!\pc|dataOut [8] & (!\pc|dataOut [3] & \pc|dataOut [9]))) ) ) ) # ( !\pc|dataOut [4] & ( \pc|dataOut [6] & ( (!\pc|dataOut [8] & (\pc|dataOut [9] & (!\pc|dataOut 
// [7] $ (\pc|dataOut [3])))) ) ) ) # ( !\pc|dataOut [4] & ( !\pc|dataOut [6] & ( (!\pc|dataOut [7] & (!\pc|dataOut [8] & !\pc|dataOut [3])) ) ) )

	.dataa(!\pc|dataOut [7]),
	.datab(!\pc|dataOut [8]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [9]),
	.datae(!\pc|dataOut [4]),
	.dataf(!\pc|dataOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~126_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~126 .extended_lut = "off";
defparam \instMem|data~126 .lut_mask = 64'h8080000000840080;
defparam \instMem|data~126 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N30
cyclonev_lcell_comb \instMem|data~127 (
// Equation(s):
// \instMem|data~127_combout  = ( \pc|dataOut [4] & ( \pc|dataOut [6] & ( (\pc|dataOut [7] & (!\pc|dataOut [8] & (!\pc|dataOut [3] $ (!\pc|dataOut [9])))) ) ) ) # ( !\pc|dataOut [4] & ( \pc|dataOut [6] & ( (!\pc|dataOut [7] & (\pc|dataOut [8] & (\pc|dataOut 
// [3] & !\pc|dataOut [9]))) ) ) ) # ( \pc|dataOut [4] & ( !\pc|dataOut [6] & ( (\pc|dataOut [7] & (!\pc|dataOut [8] & (\pc|dataOut [3] & !\pc|dataOut [9]))) ) ) ) # ( !\pc|dataOut [4] & ( !\pc|dataOut [6] & ( (!\pc|dataOut [8] & (\pc|dataOut [9] & 
// (!\pc|dataOut [7] $ (!\pc|dataOut [3])))) ) ) )

	.dataa(!\pc|dataOut [7]),
	.datab(!\pc|dataOut [8]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [9]),
	.datae(!\pc|dataOut [4]),
	.dataf(!\pc|dataOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~127_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~127 .extended_lut = "off";
defparam \instMem|data~127 .lut_mask = 64'h0048040002000440;
defparam \instMem|data~127 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N42
cyclonev_lcell_comb \instMem|data~129 (
// Equation(s):
// \instMem|data~129_combout  = ( \instMem|data~126_combout  & ( \instMem|data~127_combout  & ( (!\pc|dataOut [5] & (((\pc|dataOut [2]) # (\instMem|data~125_combout )))) # (\pc|dataOut [5] & (((!\pc|dataOut [2])) # (\instMem|data~128_combout ))) ) ) ) # ( 
// !\instMem|data~126_combout  & ( \instMem|data~127_combout  & ( (!\pc|dataOut [5] & (((\pc|dataOut [2]) # (\instMem|data~125_combout )))) # (\pc|dataOut [5] & (\instMem|data~128_combout  & ((\pc|dataOut [2])))) ) ) ) # ( \instMem|data~126_combout  & ( 
// !\instMem|data~127_combout  & ( (!\pc|dataOut [5] & (((\instMem|data~125_combout  & !\pc|dataOut [2])))) # (\pc|dataOut [5] & (((!\pc|dataOut [2])) # (\instMem|data~128_combout ))) ) ) ) # ( !\instMem|data~126_combout  & ( !\instMem|data~127_combout  & ( 
// (!\pc|dataOut [5] & (((\instMem|data~125_combout  & !\pc|dataOut [2])))) # (\pc|dataOut [5] & (\instMem|data~128_combout  & ((\pc|dataOut [2])))) ) ) )

	.dataa(!\instMem|data~128_combout ),
	.datab(!\instMem|data~125_combout ),
	.datac(!\pc|dataOut [5]),
	.datad(!\pc|dataOut [2]),
	.datae(!\instMem|data~126_combout ),
	.dataf(!\instMem|data~127_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~129_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~129 .extended_lut = "off";
defparam \instMem|data~129 .lut_mask = 64'h30053F0530F53FF5;
defparam \instMem|data~129 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y25_N18
cyclonev_lcell_comb \alu_in2_mux|out[8]~17 (
// Equation(s):
// \alu_in2_mux|out[8]~17_combout  = ( \controller|pc_sel[1]~0_combout  & ( \reg_file|Mux55~4_combout  & ( (!\controller|WideOr5~4_combout  & (\instMem|data~129_combout  & \instMem|data~7_combout )) ) ) ) # ( !\controller|pc_sel[1]~0_combout  & ( 
// \reg_file|Mux55~4_combout  & ( (!\controller|WideOr5~4_combout ) # ((\instMem|data~130_combout  & \instMem|data~7_combout )) ) ) ) # ( \controller|pc_sel[1]~0_combout  & ( !\reg_file|Mux55~4_combout  & ( (!\controller|WideOr5~4_combout  & 
// (\instMem|data~129_combout  & \instMem|data~7_combout )) ) ) ) # ( !\controller|pc_sel[1]~0_combout  & ( !\reg_file|Mux55~4_combout  & ( (\controller|WideOr5~4_combout  & (\instMem|data~130_combout  & \instMem|data~7_combout )) ) ) )

	.dataa(!\controller|WideOr5~4_combout ),
	.datab(!\instMem|data~130_combout ),
	.datac(!\instMem|data~129_combout ),
	.datad(!\instMem|data~7_combout ),
	.datae(!\controller|pc_sel[1]~0_combout ),
	.dataf(!\reg_file|Mux55~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_in2_mux|out[8]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_in2_mux|out[8]~17 .extended_lut = "off";
defparam \alu_in2_mux|out[8]~17 .lut_mask = 64'h0011000AAABB000A;
defparam \alu_in2_mux|out[8]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N6
cyclonev_lcell_comb \alu|Mux23~2 (
// Equation(s):
// \alu|Mux23~2_combout  = ( \alu|Mux19~0_combout  & ( \alu_in2_mux|out[8]~17_combout  & ( (\alu|Mux19~1_combout  & ((!\controller|WideOr2~2_combout  & ((!\reg_file|Mux23~4_combout ))) # (\controller|WideOr2~2_combout  & (\controller|WideOr3~2_combout  & 
// \reg_file|Mux23~4_combout )))) ) ) ) # ( !\alu|Mux19~0_combout  & ( \alu_in2_mux|out[8]~17_combout  & ( (\alu|Mux19~1_combout  & \reg_file|Mux23~4_combout ) ) ) ) # ( \alu|Mux19~0_combout  & ( !\alu_in2_mux|out[8]~17_combout  & ( (\alu|Mux19~1_combout  & 
// ((!\controller|WideOr2~2_combout  & ((\reg_file|Mux23~4_combout ) # (\controller|WideOr3~2_combout ))) # (\controller|WideOr2~2_combout  & ((!\reg_file|Mux23~4_combout ))))) ) ) )

	.dataa(!\controller|WideOr3~2_combout ),
	.datab(!\alu|Mux19~1_combout ),
	.datac(!\controller|WideOr2~2_combout ),
	.datad(!\reg_file|Mux23~4_combout ),
	.datae(!\alu|Mux19~0_combout ),
	.dataf(!\alu_in2_mux|out[8]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux23~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux23~2 .extended_lut = "off";
defparam \alu|Mux23~2 .lut_mask = 64'h0000133000333001;
defparam \alu|Mux23~2 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N35
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y16_N14
dffeas \dataMem|sw_reg[7] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|sw_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|sw_reg [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|sw_reg[7] .is_wysiwyg = "true";
defparam \dataMem|sw_reg[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N48
cyclonev_lcell_comb \instMem|data~23 (
// Equation(s):
// \instMem|data~23_combout  = ( \pc|dataOut [6] & ( \pc|dataOut [5] & ( (!\pc|dataOut [2] & (\pc|dataOut [7] & (\pc|dataOut [4] & \pc|dataOut [3]))) # (\pc|dataOut [2] & ((!\pc|dataOut [3] & ((!\pc|dataOut [4]))) # (\pc|dataOut [3] & (!\pc|dataOut [7])))) ) 
// ) ) # ( !\pc|dataOut [6] & ( \pc|dataOut [5] & ( (!\pc|dataOut [4] & (!\pc|dataOut [7] & (!\pc|dataOut [2] $ (\pc|dataOut [3])))) # (\pc|dataOut [4] & ((!\pc|dataOut [2] & (\pc|dataOut [7] & \pc|dataOut [3])) # (\pc|dataOut [2] & ((!\pc|dataOut [3]))))) ) 
// ) ) # ( \pc|dataOut [6] & ( !\pc|dataOut [5] & ( (\pc|dataOut [7] & (!\pc|dataOut [3] & (!\pc|dataOut [2] $ (\pc|dataOut [4])))) ) ) ) # ( !\pc|dataOut [6] & ( !\pc|dataOut [5] & ( (!\pc|dataOut [4] & ((!\pc|dataOut [2] & ((\pc|dataOut [3]))) # 
// (\pc|dataOut [2] & (!\pc|dataOut [7] & !\pc|dataOut [3])))) # (\pc|dataOut [4] & (\pc|dataOut [7] & (!\pc|dataOut [2] $ (\pc|dataOut [3])))) ) ) )

	.dataa(!\pc|dataOut [7]),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [4]),
	.datad(!\pc|dataOut [3]),
	.datae(!\pc|dataOut [6]),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~23 .extended_lut = "off";
defparam \instMem|data~23 .lut_mask = 64'h24C1410083243026;
defparam \instMem|data~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N54
cyclonev_lcell_comb \instMem|data~22 (
// Equation(s):
// \instMem|data~22_combout  = ( \pc|dataOut [5] & ( \pc|dataOut [4] & ( (!\pc|dataOut [7] & (((!\pc|dataOut [6] & !\pc|dataOut [3])))) # (\pc|dataOut [7] & ((!\pc|dataOut [6]) # (!\pc|dataOut [2] $ (!\pc|dataOut [3])))) ) ) ) # ( !\pc|dataOut [5] & ( 
// \pc|dataOut [4] & ( (!\pc|dataOut [7] & (\pc|dataOut [2] & ((!\pc|dataOut [3])))) # (\pc|dataOut [7] & ((!\pc|dataOut [6]) # ((\pc|dataOut [2] & !\pc|dataOut [3])))) ) ) ) # ( \pc|dataOut [5] & ( !\pc|dataOut [4] & ( (!\pc|dataOut [7] & (!\pc|dataOut [2] 
// & ((!\pc|dataOut [3])))) # (\pc|dataOut [7] & ((!\pc|dataOut [6]) # ((!\pc|dataOut [2] & \pc|dataOut [3])))) ) ) ) # ( !\pc|dataOut [5] & ( !\pc|dataOut [4] & ( (!\pc|dataOut [7] & (\pc|dataOut [3] & (!\pc|dataOut [2] $ (!\pc|dataOut [6])))) # 
// (\pc|dataOut [7] & ((!\pc|dataOut [2] & ((\pc|dataOut [3]))) # (\pc|dataOut [2] & (!\pc|dataOut [6])))) ) ) )

	.dataa(!\pc|dataOut [7]),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [6]),
	.datad(!\pc|dataOut [3]),
	.datae(!\pc|dataOut [5]),
	.dataf(!\pc|dataOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~22 .extended_lut = "off";
defparam \instMem|data~22 .lut_mask = 64'h107CD8547350F154;
defparam \instMem|data~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N3
cyclonev_lcell_comb \instMem|data~24 (
// Equation(s):
// \instMem|data~24_combout  = ( \pc|dataOut [8] & ( (\pc|dataOut [3] & !\pc|dataOut [2]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [2]),
	.datae(gnd),
	.dataf(!\pc|dataOut [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~24 .extended_lut = "off";
defparam \instMem|data~24 .lut_mask = 64'h000000000F000F00;
defparam \instMem|data~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N12
cyclonev_lcell_comb \instMem|data~25 (
// Equation(s):
// \instMem|data~25_combout  = ( \instMem|data~24_combout  ) # ( !\instMem|data~24_combout  & ( (!\pc|dataOut [9] & (!\pc|dataOut [8] & (\instMem|data~23_combout ))) # (\pc|dataOut [9] & (((\instMem|data~22_combout )) # (\pc|dataOut [8]))) ) )

	.dataa(!\pc|dataOut [9]),
	.datab(!\pc|dataOut [8]),
	.datac(!\instMem|data~23_combout ),
	.datad(!\instMem|data~22_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~25 .extended_lut = "off";
defparam \instMem|data~25 .lut_mask = 64'h195D195DFFFFFFFF;
defparam \instMem|data~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N54
cyclonev_lcell_comb \controller|rs2[2]~0 (
// Equation(s):
// \controller|rs2[2]~0_combout  = ( \instMem|data~25_combout  & ( \controller|Equal0~0_combout  & ( (\instMem|data~7_combout  & ((!\instMem|data~6_combout  & ((\instMem|data~21_combout ))) # (\instMem|data~6_combout  & (\instMem|data~17_combout )))) ) ) ) # 
// ( !\instMem|data~25_combout  & ( \controller|Equal0~0_combout  & ( (\instMem|data~7_combout  & ((!\instMem|data~6_combout  & ((\instMem|data~21_combout ))) # (\instMem|data~6_combout  & (\instMem|data~17_combout )))) ) ) ) # ( \instMem|data~25_combout  & 
// ( !\controller|Equal0~0_combout  ) ) # ( !\instMem|data~25_combout  & ( !\controller|Equal0~0_combout  & ( !\instMem|data~7_combout  ) ) )

	.dataa(!\instMem|data~17_combout ),
	.datab(!\instMem|data~21_combout ),
	.datac(!\instMem|data~7_combout ),
	.datad(!\instMem|data~6_combout ),
	.datae(!\instMem|data~25_combout ),
	.dataf(!\controller|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|rs2[2]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|rs2[2]~0 .extended_lut = "off";
defparam \controller|rs2[2]~0 .lut_mask = 64'hF0F0FFFF03050305;
defparam \controller|rs2[2]~0 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N18
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N6
cyclonev_lcell_comb \dataMem|sw_reg[3]~feeder (
// Equation(s):
// \dataMem|sw_reg[3]~feeder_combout  = ( \SW[3]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[3]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem|sw_reg[3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem|sw_reg[3]~feeder .extended_lut = "off";
defparam \dataMem|sw_reg[3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dataMem|sw_reg[3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y16_N7
dffeas \dataMem|sw_reg[3] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\dataMem|sw_reg[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMem|sw_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|sw_reg [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|sw_reg[3] .is_wysiwyg = "true";
defparam \dataMem|sw_reg[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N44
dffeas \reg_file|data[2][3] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[3]~21_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[2][31]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[2][3] .is_wysiwyg = "true";
defparam \reg_file|data[2][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N11
dffeas \reg_file|data[0][3] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[3]~21_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[0][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[0][3] .is_wysiwyg = "true";
defparam \reg_file|data[0][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N14
dffeas \reg_file|data[3][3] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[3]~21_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[3][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[3][3] .is_wysiwyg = "true";
defparam \reg_file|data[3][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N8
dffeas \reg_file|data[1][3] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[3]~21_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[1][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[1][3] .is_wysiwyg = "true";
defparam \reg_file|data[1][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N45
cyclonev_lcell_comb \reg_file|Mux28~0 (
// Equation(s):
// \reg_file|Mux28~0_combout  = ( \reg_file|data[3][3]~q  & ( \reg_file|data[1][3]~q  & ( ((!\controller|rs1[1]~2_combout  & ((\reg_file|data[0][3]~q ))) # (\controller|rs1[1]~2_combout  & (\reg_file|data[2][3]~q ))) # (\controller|rs1[0]~1_combout ) ) ) ) # 
// ( !\reg_file|data[3][3]~q  & ( \reg_file|data[1][3]~q  & ( (!\controller|rs1[0]~1_combout  & ((!\controller|rs1[1]~2_combout  & ((\reg_file|data[0][3]~q ))) # (\controller|rs1[1]~2_combout  & (\reg_file|data[2][3]~q )))) # (\controller|rs1[0]~1_combout  & 
// (!\controller|rs1[1]~2_combout )) ) ) ) # ( \reg_file|data[3][3]~q  & ( !\reg_file|data[1][3]~q  & ( (!\controller|rs1[0]~1_combout  & ((!\controller|rs1[1]~2_combout  & ((\reg_file|data[0][3]~q ))) # (\controller|rs1[1]~2_combout  & 
// (\reg_file|data[2][3]~q )))) # (\controller|rs1[0]~1_combout  & (\controller|rs1[1]~2_combout )) ) ) ) # ( !\reg_file|data[3][3]~q  & ( !\reg_file|data[1][3]~q  & ( (!\controller|rs1[0]~1_combout  & ((!\controller|rs1[1]~2_combout  & 
// ((\reg_file|data[0][3]~q ))) # (\controller|rs1[1]~2_combout  & (\reg_file|data[2][3]~q )))) ) ) )

	.dataa(!\controller|rs1[0]~1_combout ),
	.datab(!\controller|rs1[1]~2_combout ),
	.datac(!\reg_file|data[2][3]~q ),
	.datad(!\reg_file|data[0][3]~q ),
	.datae(!\reg_file|data[3][3]~q ),
	.dataf(!\reg_file|data[1][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux28~0 .extended_lut = "off";
defparam \reg_file|Mux28~0 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg_file|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y19_N32
dffeas \reg_file|data[13][3] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[3]~21_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[13][31]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[13][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[13][3] .is_wysiwyg = "true";
defparam \reg_file|data[13][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y24_N26
dffeas \reg_file|data[15][3] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[3]~21_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[15][31]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[15][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[15][3] .is_wysiwyg = "true";
defparam \reg_file|data[15][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N33
cyclonev_lcell_comb \reg_file|Mux28~3 (
// Equation(s):
// \reg_file|Mux28~3_combout  = ( \reg_file|data[15][3]~q  & ( \reg_file|data[14][3]~q  & ( ((!\controller|rs1[0]~1_combout  & (\reg_file|data[12][3]~q )) # (\controller|rs1[0]~1_combout  & ((\reg_file|data[13][3]~q )))) # (\controller|rs1[1]~2_combout ) ) ) 
// ) # ( !\reg_file|data[15][3]~q  & ( \reg_file|data[14][3]~q  & ( (!\controller|rs1[1]~2_combout  & ((!\controller|rs1[0]~1_combout  & (\reg_file|data[12][3]~q )) # (\controller|rs1[0]~1_combout  & ((\reg_file|data[13][3]~q ))))) # 
// (\controller|rs1[1]~2_combout  & (((!\controller|rs1[0]~1_combout )))) ) ) ) # ( \reg_file|data[15][3]~q  & ( !\reg_file|data[14][3]~q  & ( (!\controller|rs1[1]~2_combout  & ((!\controller|rs1[0]~1_combout  & (\reg_file|data[12][3]~q )) # 
// (\controller|rs1[0]~1_combout  & ((\reg_file|data[13][3]~q ))))) # (\controller|rs1[1]~2_combout  & (((\controller|rs1[0]~1_combout )))) ) ) ) # ( !\reg_file|data[15][3]~q  & ( !\reg_file|data[14][3]~q  & ( (!\controller|rs1[1]~2_combout  & 
// ((!\controller|rs1[0]~1_combout  & (\reg_file|data[12][3]~q )) # (\controller|rs1[0]~1_combout  & ((\reg_file|data[13][3]~q ))))) ) ) )

	.dataa(!\reg_file|data[12][3]~q ),
	.datab(!\controller|rs1[1]~2_combout ),
	.datac(!\reg_file|data[13][3]~q ),
	.datad(!\controller|rs1[0]~1_combout ),
	.datae(!\reg_file|data[15][3]~q ),
	.dataf(!\reg_file|data[14][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux28~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux28~3 .extended_lut = "off";
defparam \reg_file|Mux28~3 .lut_mask = 64'h440C443F770C773F;
defparam \reg_file|Mux28~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y24_N47
dffeas \reg_file|data[10][3] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[3]~21_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[10][31]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[10][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[10][3] .is_wysiwyg = "true";
defparam \reg_file|data[10][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N27
cyclonev_lcell_comb \reg_file|data[9][3]~feeder (
// Equation(s):
// \reg_file|data[9][3]~feeder_combout  = \rf_wrt_data_mux|out[3]~21_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf_wrt_data_mux|out[3]~21_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[9][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[9][3]~feeder .extended_lut = "off";
defparam \reg_file|data[9][3]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|data[9][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y25_N29
dffeas \reg_file|data[9][3] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[9][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[9][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[9][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[9][3] .is_wysiwyg = "true";
defparam \reg_file|data[9][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y25_N42
cyclonev_lcell_comb \reg_file|data[8][3]~feeder (
// Equation(s):
// \reg_file|data[8][3]~feeder_combout  = ( \rf_wrt_data_mux|out[3]~21_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[3]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[8][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[8][3]~feeder .extended_lut = "off";
defparam \reg_file|data[8][3]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[8][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y25_N44
dffeas \reg_file|data[8][3] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[8][3]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[8][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[8][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[8][3] .is_wysiwyg = "true";
defparam \reg_file|data[8][3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N21
cyclonev_lcell_comb \reg_file|Mux28~2 (
// Equation(s):
// \reg_file|Mux28~2_combout  = ( \controller|rs1[0]~1_combout  & ( \controller|rs1[1]~2_combout  & ( \reg_file|data[11][3]~q  ) ) ) # ( !\controller|rs1[0]~1_combout  & ( \controller|rs1[1]~2_combout  & ( \reg_file|data[10][3]~q  ) ) ) # ( 
// \controller|rs1[0]~1_combout  & ( !\controller|rs1[1]~2_combout  & ( \reg_file|data[9][3]~q  ) ) ) # ( !\controller|rs1[0]~1_combout  & ( !\controller|rs1[1]~2_combout  & ( \reg_file|data[8][3]~q  ) ) )

	.dataa(!\reg_file|data[11][3]~q ),
	.datab(!\reg_file|data[10][3]~q ),
	.datac(!\reg_file|data[9][3]~q ),
	.datad(!\reg_file|data[8][3]~q ),
	.datae(!\controller|rs1[0]~1_combout ),
	.dataf(!\controller|rs1[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux28~2 .extended_lut = "off";
defparam \reg_file|Mux28~2 .lut_mask = 64'h00FF0F0F33335555;
defparam \reg_file|Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N24
cyclonev_lcell_comb \reg_file|Mux28~4 (
// Equation(s):
// \reg_file|Mux28~4_combout  = ( \reg_file|Mux28~3_combout  & ( \reg_file|Mux28~2_combout  & ( ((!\controller|rs1[2]~3_combout  & ((\reg_file|Mux28~0_combout ))) # (\controller|rs1[2]~3_combout  & (\reg_file|Mux28~1_combout ))) # 
// (\controller|rs1[3]~4_combout ) ) ) ) # ( !\reg_file|Mux28~3_combout  & ( \reg_file|Mux28~2_combout  & ( (!\controller|rs1[2]~3_combout  & (((\controller|rs1[3]~4_combout ) # (\reg_file|Mux28~0_combout )))) # (\controller|rs1[2]~3_combout  & 
// (\reg_file|Mux28~1_combout  & ((!\controller|rs1[3]~4_combout )))) ) ) ) # ( \reg_file|Mux28~3_combout  & ( !\reg_file|Mux28~2_combout  & ( (!\controller|rs1[2]~3_combout  & (((\reg_file|Mux28~0_combout  & !\controller|rs1[3]~4_combout )))) # 
// (\controller|rs1[2]~3_combout  & (((\controller|rs1[3]~4_combout )) # (\reg_file|Mux28~1_combout ))) ) ) ) # ( !\reg_file|Mux28~3_combout  & ( !\reg_file|Mux28~2_combout  & ( (!\controller|rs1[3]~4_combout  & ((!\controller|rs1[2]~3_combout  & 
// ((\reg_file|Mux28~0_combout ))) # (\controller|rs1[2]~3_combout  & (\reg_file|Mux28~1_combout )))) ) ) )

	.dataa(!\reg_file|Mux28~1_combout ),
	.datab(!\reg_file|Mux28~0_combout ),
	.datac(!\controller|rs1[2]~3_combout ),
	.datad(!\controller|rs1[3]~4_combout ),
	.datae(!\reg_file|Mux28~3_combout ),
	.dataf(!\reg_file|Mux28~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux28~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux28~4 .extended_lut = "off";
defparam \reg_file|Mux28~4 .lut_mask = 64'h3500350F35F035FF;
defparam \reg_file|Mux28~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N42
cyclonev_lcell_comb \instMem|data~87 (
// Equation(s):
// \instMem|data~87_combout  = ( \pc|dataOut [7] & ( \pc|dataOut [6] & ( (!\pc|dataOut [3] & (\pc|dataOut [2] & ((\pc|dataOut [4])))) # (\pc|dataOut [3] & (!\pc|dataOut [2] & (\pc|dataOut [5] & !\pc|dataOut [4]))) ) ) ) # ( !\pc|dataOut [7] & ( \pc|dataOut 
// [6] & ( (!\pc|dataOut [3] & (!\pc|dataOut [2] & (\pc|dataOut [5] & !\pc|dataOut [4]))) ) ) ) # ( \pc|dataOut [7] & ( !\pc|dataOut [6] & ( (((\pc|dataOut [4]) # (\pc|dataOut [5])) # (\pc|dataOut [2])) # (\pc|dataOut [3]) ) ) ) # ( !\pc|dataOut [7] & ( 
// !\pc|dataOut [6] & ( (!\pc|dataOut [4] & ((!\pc|dataOut [3] & (!\pc|dataOut [2] & \pc|dataOut [5])) # (\pc|dataOut [3] & (\pc|dataOut [2])))) ) ) )

	.dataa(!\pc|dataOut [3]),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [5]),
	.datad(!\pc|dataOut [4]),
	.datae(!\pc|dataOut [7]),
	.dataf(!\pc|dataOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~87_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~87 .extended_lut = "off";
defparam \instMem|data~87 .lut_mask = 64'h19007FFF08000422;
defparam \instMem|data~87 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N36
cyclonev_lcell_comb \instMem|data~88 (
// Equation(s):
// \instMem|data~88_combout  = ( \pc|dataOut [4] & ( \pc|dataOut [6] & ( (\pc|dataOut [2] & (!\pc|dataOut [7] & \pc|dataOut [5])) ) ) ) # ( !\pc|dataOut [4] & ( \pc|dataOut [6] & ( (!\pc|dataOut [3] & (!\pc|dataOut [2] & !\pc|dataOut [5])) ) ) ) # ( 
// \pc|dataOut [4] & ( !\pc|dataOut [6] & ( (\pc|dataOut [3] & (\pc|dataOut [2] & (\pc|dataOut [7] & !\pc|dataOut [5]))) ) ) ) # ( !\pc|dataOut [4] & ( !\pc|dataOut [6] & ( (!\pc|dataOut [3] & (!\pc|dataOut [2] & (!\pc|dataOut [7]))) # (\pc|dataOut [3] & 
// (\pc|dataOut [7] & (!\pc|dataOut [2] $ (\pc|dataOut [5])))) ) ) )

	.dataa(!\pc|dataOut [3]),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [7]),
	.datad(!\pc|dataOut [5]),
	.datae(!\pc|dataOut [4]),
	.dataf(!\pc|dataOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~88_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~88 .extended_lut = "off";
defparam \instMem|data~88 .lut_mask = 64'h8481010088000030;
defparam \instMem|data~88 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N12
cyclonev_lcell_comb \instMem|data~86 (
// Equation(s):
// \instMem|data~86_combout  = ( \pc|dataOut [5] & ( (\pc|dataOut [2] & (\pc|dataOut [3] & !\pc|dataOut [4])) ) ) # ( !\pc|dataOut [5] & ( (\pc|dataOut [2] & (\pc|dataOut [3] & \pc|dataOut [4])) ) )

	.dataa(gnd),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [4]),
	.datae(gnd),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~86_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~86 .extended_lut = "off";
defparam \instMem|data~86 .lut_mask = 64'h0003000303000300;
defparam \instMem|data~86 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N18
cyclonev_lcell_comb \instMem|data~89 (
// Equation(s):
// \instMem|data~89_combout  = ( \instMem|data~88_combout  & ( \instMem|data~86_combout  & ( ((!\pc|dataOut [9]) # (\instMem|data~87_combout )) # (\pc|dataOut [8]) ) ) ) # ( !\instMem|data~88_combout  & ( \instMem|data~86_combout  & ( 
// ((\instMem|data~87_combout  & \pc|dataOut [9])) # (\pc|dataOut [8]) ) ) ) # ( \instMem|data~88_combout  & ( !\instMem|data~86_combout  & ( (!\pc|dataOut [8] & ((!\pc|dataOut [9]) # (\instMem|data~87_combout ))) # (\pc|dataOut [8] & ((\pc|dataOut [9]))) ) 
// ) ) # ( !\instMem|data~88_combout  & ( !\instMem|data~86_combout  & ( (\pc|dataOut [9] & ((\instMem|data~87_combout ) # (\pc|dataOut [8]))) ) ) )

	.dataa(!\pc|dataOut [8]),
	.datab(!\instMem|data~87_combout ),
	.datac(!\pc|dataOut [9]),
	.datad(gnd),
	.datae(!\instMem|data~88_combout ),
	.dataf(!\instMem|data~86_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~89_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~89 .extended_lut = "off";
defparam \instMem|data~89 .lut_mask = 64'h0707A7A75757F7F7;
defparam \instMem|data~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N6
cyclonev_lcell_comb \alu_in2_mux|out[3]~6 (
// Equation(s):
// \alu_in2_mux|out[3]~6_combout  = ( \instMem|data~89_combout  & ( \reg_file|Mux60~4_combout  & ( (!\controller|pc_sel[1]~0_combout ) # ((\instMem|data~90_combout  & !\controller|WideOr5~4_combout )) ) ) ) # ( !\instMem|data~89_combout  & ( 
// \reg_file|Mux60~4_combout  & ( (!\controller|pc_sel[1]~0_combout  & (((!\controller|WideOr5~4_combout ) # (!\instMem|data~7_combout )))) # (\controller|pc_sel[1]~0_combout  & (\instMem|data~90_combout  & (!\controller|WideOr5~4_combout ))) ) ) ) # ( 
// \instMem|data~89_combout  & ( !\reg_file|Mux60~4_combout  & ( (!\controller|pc_sel[1]~0_combout  & ((\controller|WideOr5~4_combout ))) # (\controller|pc_sel[1]~0_combout  & (\instMem|data~90_combout  & !\controller|WideOr5~4_combout )) ) ) ) # ( 
// !\instMem|data~89_combout  & ( !\reg_file|Mux60~4_combout  & ( (!\controller|pc_sel[1]~0_combout  & (((\controller|WideOr5~4_combout  & !\instMem|data~7_combout )))) # (\controller|pc_sel[1]~0_combout  & (\instMem|data~90_combout  & 
// (!\controller|WideOr5~4_combout ))) ) ) )

	.dataa(!\instMem|data~90_combout ),
	.datab(!\controller|pc_sel[1]~0_combout ),
	.datac(!\controller|WideOr5~4_combout ),
	.datad(!\instMem|data~7_combout ),
	.datae(!\instMem|data~89_combout ),
	.dataf(!\reg_file|Mux60~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_in2_mux|out[3]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_in2_mux|out[3]~6 .extended_lut = "off";
defparam \alu_in2_mux|out[3]~6 .lut_mask = 64'h1C101C1CDCD0DCDC;
defparam \alu_in2_mux|out[3]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N42
cyclonev_lcell_comb \alu|Mux30~1 (
// Equation(s):
// \alu|Mux30~1_combout  = ( \reg_file|Mux30~4_combout  & ( \controller|WideOr3~2_combout  & ( !\alu_in2_mux|out[1]~23_combout  $ (((!\alu|Mux19~0_combout ) # (\controller|WideOr2~2_combout ))) ) ) ) # ( !\reg_file|Mux30~4_combout  & ( 
// \controller|WideOr3~2_combout  & ( (\alu|Mux19~0_combout  & ((!\alu_in2_mux|out[1]~23_combout ) # (!\controller|WideOr2~2_combout ))) ) ) ) # ( \reg_file|Mux30~4_combout  & ( !\controller|WideOr3~2_combout  & ( (!\alu_in2_mux|out[1]~23_combout  & 
// (\alu|Mux19~0_combout  & !\controller|WideOr2~2_combout )) # (\alu_in2_mux|out[1]~23_combout  & (!\alu|Mux19~0_combout )) ) ) ) # ( !\reg_file|Mux30~4_combout  & ( !\controller|WideOr3~2_combout  & ( (\alu|Mux19~0_combout  & 
// (!\alu_in2_mux|out[1]~23_combout  $ (!\controller|WideOr2~2_combout ))) ) ) )

	.dataa(!\alu_in2_mux|out[1]~23_combout ),
	.datab(gnd),
	.datac(!\alu|Mux19~0_combout ),
	.datad(!\controller|WideOr2~2_combout ),
	.datae(!\reg_file|Mux30~4_combout ),
	.dataf(!\controller|WideOr3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux30~1 .extended_lut = "off";
defparam \alu|Mux30~1 .lut_mask = 64'h050A5A500F0A5A55;
defparam \alu|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N15
cyclonev_lcell_comb \alu|Mux30~2 (
// Equation(s):
// \alu|Mux30~2_combout  = ( \alu|Mux19~1_combout  & ( \alu|Mux29~1_combout  & ( (!\alu|Mux30~0_combout ) # (\alu|Mux30~1_combout ) ) ) ) # ( !\alu|Mux19~1_combout  & ( \alu|Mux29~1_combout  & ( !\alu|Mux30~0_combout  ) ) ) # ( \alu|Mux19~1_combout  & ( 
// !\alu|Mux29~1_combout  & ( \alu|Mux30~1_combout  ) ) )

	.dataa(!\alu|Mux30~0_combout ),
	.datab(gnd),
	.datac(!\alu|Mux30~1_combout ),
	.datad(gnd),
	.datae(!\alu|Mux19~1_combout ),
	.dataf(!\alu|Mux29~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux30~2 .extended_lut = "off";
defparam \alu|Mux30~2 .lut_mask = 64'h00000F0FAAAAAFAF;
defparam \alu|Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N3
cyclonev_lcell_comb \pc_mux|out[1]~13 (
// Equation(s):
// \pc_mux|out[1]~13_combout  = ( \alu|Mux30~2_combout  & ( \pc_mux|out[6]~11_combout  ) )

	.dataa(!\pc_mux|out[6]~11_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Mux30~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[1]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[1]~13 .extended_lut = "off";
defparam \pc_mux|out[1]~13 .lut_mask = 64'h0000000055555555;
defparam \pc_mux|out[1]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N4
dffeas \pc|dataOut[1] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\pc_mux|out[1]~13_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\controller|pc_sel[1]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [1]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[1] .is_wysiwyg = "true";
defparam \pc|dataOut[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N0
cyclonev_lcell_comb \rf_wrt_data_mux|out[1]~16 (
// Equation(s):
// \rf_wrt_data_mux|out[1]~16_combout  = ( \alu|Mux30~2_combout  & ( (!\controller|pc_sel[1]~0_combout  & (!\controller|rf_wrt_data_sel[0]~0_combout )) # (\controller|pc_sel[1]~0_combout  & ((\pc|dataOut [1]))) ) ) # ( !\alu|Mux30~2_combout  & ( (\pc|dataOut 
// [1] & \controller|pc_sel[1]~0_combout ) ) )

	.dataa(!\controller|rf_wrt_data_sel[0]~0_combout ),
	.datab(gnd),
	.datac(!\pc|dataOut [1]),
	.datad(!\controller|pc_sel[1]~0_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux30~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[1]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[1]~16 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[1]~16 .lut_mask = 64'h000F000FAA0FAA0F;
defparam \rf_wrt_data_mux|out[1]~16 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N58
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y16_N53
dffeas \dataMem|sw_reg[1] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|sw_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|sw_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|sw_reg[1] .is_wysiwyg = "true";
defparam \dataMem|sw_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N0
cyclonev_lcell_comb \instMem|data~78 (
// Equation(s):
// \instMem|data~78_combout  = ( \pc|dataOut [4] & ( \pc|dataOut [7] & ( (!\pc|dataOut [6] & (\pc|dataOut [2] & (!\pc|dataOut [5] $ (!\pc|dataOut [3])))) ) ) ) # ( !\pc|dataOut [4] & ( \pc|dataOut [7] & ( (!\pc|dataOut [5] & (!\pc|dataOut [2] & (!\pc|dataOut 
// [3] $ (!\pc|dataOut [6])))) ) ) ) # ( \pc|dataOut [4] & ( !\pc|dataOut [7] & ( (\pc|dataOut [5] & (\pc|dataOut [6] & \pc|dataOut [2])) ) ) ) # ( !\pc|dataOut [4] & ( !\pc|dataOut [7] & ( (!\pc|dataOut [3] & (!\pc|dataOut [6] & !\pc|dataOut [2])) ) ) )

	.dataa(!\pc|dataOut [5]),
	.datab(!\pc|dataOut [3]),
	.datac(!\pc|dataOut [6]),
	.datad(!\pc|dataOut [2]),
	.datae(!\pc|dataOut [4]),
	.dataf(!\pc|dataOut [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~78_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~78 .extended_lut = "off";
defparam \instMem|data~78 .lut_mask = 64'hC000000528000060;
defparam \instMem|data~78 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N54
cyclonev_lcell_comb \instMem|data~79 (
// Equation(s):
// \instMem|data~79_combout  = ( \pc|dataOut [4] & ( \pc|dataOut [2] & ( (\pc|dataOut [7] & ((!\pc|dataOut [3]) # (!\pc|dataOut [6]))) ) ) ) # ( !\pc|dataOut [4] & ( \pc|dataOut [2] & ( (!\pc|dataOut [6] & (((!\pc|dataOut [5] & \pc|dataOut [3])) # 
// (\pc|dataOut [7]))) ) ) ) # ( \pc|dataOut [4] & ( !\pc|dataOut [2] & ( (!\pc|dataOut [6] & \pc|dataOut [7]) ) ) ) # ( !\pc|dataOut [4] & ( !\pc|dataOut [2] & ( (!\pc|dataOut [3] & (\pc|dataOut [5] & ((!\pc|dataOut [6]) # (!\pc|dataOut [7])))) # 
// (\pc|dataOut [3] & (\pc|dataOut [7] & ((!\pc|dataOut [6]) # (\pc|dataOut [5])))) ) ) )

	.dataa(!\pc|dataOut [5]),
	.datab(!\pc|dataOut [3]),
	.datac(!\pc|dataOut [6]),
	.datad(!\pc|dataOut [7]),
	.datae(!\pc|dataOut [4]),
	.dataf(!\pc|dataOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~79_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~79 .extended_lut = "off";
defparam \instMem|data~79 .lut_mask = 64'h447100F020F000FC;
defparam \instMem|data~79 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N9
cyclonev_lcell_comb \instMem|data~80 (
// Equation(s):
// \instMem|data~80_combout  = ( \instMem|data~79_combout  & ( (!\instMem|data~7_combout ) # (((!\pc|dataOut [8] & \instMem|data~78_combout )) # (\pc|dataOut [9])) ) ) # ( !\instMem|data~79_combout  & ( (!\instMem|data~7_combout ) # ((!\pc|dataOut [8] & 
// (\instMem|data~78_combout  & !\pc|dataOut [9])) # (\pc|dataOut [8] & ((\pc|dataOut [9])))) ) )

	.dataa(!\instMem|data~7_combout ),
	.datab(!\pc|dataOut [8]),
	.datac(!\instMem|data~78_combout ),
	.datad(!\pc|dataOut [9]),
	.datae(gnd),
	.dataf(!\instMem|data~79_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~80_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~80 .extended_lut = "off";
defparam \instMem|data~80 .lut_mask = 64'hAEBBAEBBAEFFAEFF;
defparam \instMem|data~80 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N15
cyclonev_lcell_comb \alu_in2_mux|out[13]~3 (
// Equation(s):
// \alu_in2_mux|out[13]~3_combout  = ( \controller|WideOr5~3_combout  & ( \controller|mem_wrt_en~1_combout  & ( (\instMem|data~7_combout  & (!\controller|pc_sel[1]~0_combout  & \instMem|data~50_combout )) ) ) ) # ( !\controller|WideOr5~3_combout  & ( 
// \controller|mem_wrt_en~1_combout  & ( (\instMem|data~7_combout  & (!\controller|pc_sel[1]~0_combout  & \instMem|data~50_combout )) ) ) ) # ( \controller|WideOr5~3_combout  & ( !\controller|mem_wrt_en~1_combout  & ( (\instMem|data~7_combout  & 
// (!\controller|pc_sel[1]~0_combout  & \instMem|data~50_combout )) ) ) ) # ( !\controller|WideOr5~3_combout  & ( !\controller|mem_wrt_en~1_combout  & ( (\controller|pc_sel[1]~0_combout  & \instMem|data~80_combout ) ) ) )

	.dataa(!\instMem|data~7_combout ),
	.datab(!\controller|pc_sel[1]~0_combout ),
	.datac(!\instMem|data~50_combout ),
	.datad(!\instMem|data~80_combout ),
	.datae(!\controller|WideOr5~3_combout ),
	.dataf(!\controller|mem_wrt_en~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_in2_mux|out[13]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_in2_mux|out[13]~3 .extended_lut = "off";
defparam \alu_in2_mux|out[13]~3 .lut_mask = 64'h0033040404040404;
defparam \alu_in2_mux|out[13]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N24
cyclonev_lcell_comb \alu_in2_mux|out[0]~0 (
// Equation(s):
// \alu_in2_mux|out[0]~0_combout  = ( !\controller|pc_sel[1]~0_combout  & ( (!\controller|WideOr5~3_combout  & !\controller|mem_wrt_en~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|WideOr5~3_combout ),
	.datad(!\controller|mem_wrt_en~1_combout ),
	.datae(gnd),
	.dataf(!\controller|pc_sel[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_in2_mux|out[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_in2_mux|out[0]~0 .extended_lut = "off";
defparam \alu_in2_mux|out[0]~0 .lut_mask = 64'hF000F00000000000;
defparam \alu_in2_mux|out[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y23_N23
dffeas \reg_file|data[2][13] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[13]~9_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[2][31]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[2][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[2][13] .is_wysiwyg = "true";
defparam \reg_file|data[2][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N53
dffeas \reg_file|data[3][13] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[13]~9_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[3][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[3][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[3][13] .is_wysiwyg = "true";
defparam \reg_file|data[3][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N26
dffeas \reg_file|data[0][13] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[13]~9_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[0][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[0][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[0][13] .is_wysiwyg = "true";
defparam \reg_file|data[0][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N24
cyclonev_lcell_comb \reg_file|Mux18~0 (
// Equation(s):
// \reg_file|Mux18~0_combout  = ( \reg_file|data[0][13]~q  & ( \reg_file|data[1][13]~q  & ( (!\controller|rs1[1]~2_combout ) # ((!\controller|rs1[0]~1_combout  & (\reg_file|data[2][13]~q )) # (\controller|rs1[0]~1_combout  & ((\reg_file|data[3][13]~q )))) ) 
// ) ) # ( !\reg_file|data[0][13]~q  & ( \reg_file|data[1][13]~q  & ( (!\controller|rs1[1]~2_combout  & (((\controller|rs1[0]~1_combout )))) # (\controller|rs1[1]~2_combout  & ((!\controller|rs1[0]~1_combout  & (\reg_file|data[2][13]~q )) # 
// (\controller|rs1[0]~1_combout  & ((\reg_file|data[3][13]~q ))))) ) ) ) # ( \reg_file|data[0][13]~q  & ( !\reg_file|data[1][13]~q  & ( (!\controller|rs1[1]~2_combout  & (((!\controller|rs1[0]~1_combout )))) # (\controller|rs1[1]~2_combout  & 
// ((!\controller|rs1[0]~1_combout  & (\reg_file|data[2][13]~q )) # (\controller|rs1[0]~1_combout  & ((\reg_file|data[3][13]~q ))))) ) ) ) # ( !\reg_file|data[0][13]~q  & ( !\reg_file|data[1][13]~q  & ( (\controller|rs1[1]~2_combout  & 
// ((!\controller|rs1[0]~1_combout  & (\reg_file|data[2][13]~q )) # (\controller|rs1[0]~1_combout  & ((\reg_file|data[3][13]~q ))))) ) ) )

	.dataa(!\controller|rs1[1]~2_combout ),
	.datab(!\reg_file|data[2][13]~q ),
	.datac(!\controller|rs1[0]~1_combout ),
	.datad(!\reg_file|data[3][13]~q ),
	.datae(!\reg_file|data[0][13]~q ),
	.dataf(!\reg_file|data[1][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux18~0 .extended_lut = "off";
defparam \reg_file|Mux18~0 .lut_mask = 64'h1015B0B51A1FBABF;
defparam \reg_file|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N38
dffeas \reg_file|data[10][13] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[13]~9_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[10][31]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[10][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[10][13] .is_wysiwyg = "true";
defparam \reg_file|data[10][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y25_N39
cyclonev_lcell_comb \reg_file|data[9][13]~feeder (
// Equation(s):
// \reg_file|data[9][13]~feeder_combout  = \rf_wrt_data_mux|out[13]~9_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf_wrt_data_mux|out[13]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[9][13]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[9][13]~feeder .extended_lut = "off";
defparam \reg_file|data[9][13]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|data[9][13]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y25_N41
dffeas \reg_file|data[9][13] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[9][13]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[9][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[9][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[9][13] .is_wysiwyg = "true";
defparam \reg_file|data[9][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N7
dffeas \reg_file|data[11][13] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[13]~9_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[11][31]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[11][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[11][13] .is_wysiwyg = "true";
defparam \reg_file|data[11][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y25_N5
dffeas \reg_file|data[8][13] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[13]~9_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[8][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[8][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[8][13] .is_wysiwyg = "true";
defparam \reg_file|data[8][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N6
cyclonev_lcell_comb \reg_file|Mux18~2 (
// Equation(s):
// \reg_file|Mux18~2_combout  = ( \reg_file|data[11][13]~q  & ( \reg_file|data[8][13]~q  & ( (!\controller|rs1[0]~1_combout  & (((!\controller|rs1[1]~2_combout )) # (\reg_file|data[10][13]~q ))) # (\controller|rs1[0]~1_combout  & (((\reg_file|data[9][13]~q ) 
// # (\controller|rs1[1]~2_combout )))) ) ) ) # ( !\reg_file|data[11][13]~q  & ( \reg_file|data[8][13]~q  & ( (!\controller|rs1[0]~1_combout  & (((!\controller|rs1[1]~2_combout )) # (\reg_file|data[10][13]~q ))) # (\controller|rs1[0]~1_combout  & 
// (((!\controller|rs1[1]~2_combout  & \reg_file|data[9][13]~q )))) ) ) ) # ( \reg_file|data[11][13]~q  & ( !\reg_file|data[8][13]~q  & ( (!\controller|rs1[0]~1_combout  & (\reg_file|data[10][13]~q  & (\controller|rs1[1]~2_combout ))) # 
// (\controller|rs1[0]~1_combout  & (((\reg_file|data[9][13]~q ) # (\controller|rs1[1]~2_combout )))) ) ) ) # ( !\reg_file|data[11][13]~q  & ( !\reg_file|data[8][13]~q  & ( (!\controller|rs1[0]~1_combout  & (\reg_file|data[10][13]~q  & 
// (\controller|rs1[1]~2_combout ))) # (\controller|rs1[0]~1_combout  & (((!\controller|rs1[1]~2_combout  & \reg_file|data[9][13]~q )))) ) ) )

	.dataa(!\controller|rs1[0]~1_combout ),
	.datab(!\reg_file|data[10][13]~q ),
	.datac(!\controller|rs1[1]~2_combout ),
	.datad(!\reg_file|data[9][13]~q ),
	.datae(!\reg_file|data[11][13]~q ),
	.dataf(!\reg_file|data[8][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux18~2 .extended_lut = "off";
defparam \reg_file|Mux18~2 .lut_mask = 64'h02520757A2F2A7F7;
defparam \reg_file|Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y26_N2
dffeas \reg_file|data[12][13] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[13]~9_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[12][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[12][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[12][13] .is_wysiwyg = "true";
defparam \reg_file|data[12][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N47
dffeas \reg_file|data[13][13] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[13]~9_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[13][31]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[13][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[13][13] .is_wysiwyg = "true";
defparam \reg_file|data[13][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N14
dffeas \reg_file|data[14][13] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[13]~9_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[14][31]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[14][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[14][13] .is_wysiwyg = "true";
defparam \reg_file|data[14][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y26_N12
cyclonev_lcell_comb \reg_file|Mux18~3 (
// Equation(s):
// \reg_file|Mux18~3_combout  = ( \reg_file|data[14][13]~q  & ( \controller|rs1[1]~2_combout  & ( (!\controller|rs1[0]~1_combout ) # (\reg_file|data[15][13]~q ) ) ) ) # ( !\reg_file|data[14][13]~q  & ( \controller|rs1[1]~2_combout  & ( 
// (\reg_file|data[15][13]~q  & \controller|rs1[0]~1_combout ) ) ) ) # ( \reg_file|data[14][13]~q  & ( !\controller|rs1[1]~2_combout  & ( (!\controller|rs1[0]~1_combout  & (\reg_file|data[12][13]~q )) # (\controller|rs1[0]~1_combout  & 
// ((\reg_file|data[13][13]~q ))) ) ) ) # ( !\reg_file|data[14][13]~q  & ( !\controller|rs1[1]~2_combout  & ( (!\controller|rs1[0]~1_combout  & (\reg_file|data[12][13]~q )) # (\controller|rs1[0]~1_combout  & ((\reg_file|data[13][13]~q ))) ) ) )

	.dataa(!\reg_file|data[15][13]~q ),
	.datab(!\reg_file|data[12][13]~q ),
	.datac(!\reg_file|data[13][13]~q ),
	.datad(!\controller|rs1[0]~1_combout ),
	.datae(!\reg_file|data[14][13]~q ),
	.dataf(!\controller|rs1[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux18~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux18~3 .extended_lut = "off";
defparam \reg_file|Mux18~3 .lut_mask = 64'h330F330F0055FF55;
defparam \reg_file|Mux18~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N36
cyclonev_lcell_comb \reg_file|Mux18~4 (
// Equation(s):
// \reg_file|Mux18~4_combout  = ( \reg_file|Mux18~2_combout  & ( \reg_file|Mux18~3_combout  & ( ((!\controller|rs1[2]~3_combout  & ((\reg_file|Mux18~0_combout ))) # (\controller|rs1[2]~3_combout  & (\reg_file|Mux18~1_combout ))) # 
// (\controller|rs1[3]~4_combout ) ) ) ) # ( !\reg_file|Mux18~2_combout  & ( \reg_file|Mux18~3_combout  & ( (!\controller|rs1[2]~3_combout  & (((\reg_file|Mux18~0_combout  & !\controller|rs1[3]~4_combout )))) # (\controller|rs1[2]~3_combout  & 
// (((\controller|rs1[3]~4_combout )) # (\reg_file|Mux18~1_combout ))) ) ) ) # ( \reg_file|Mux18~2_combout  & ( !\reg_file|Mux18~3_combout  & ( (!\controller|rs1[2]~3_combout  & (((\controller|rs1[3]~4_combout ) # (\reg_file|Mux18~0_combout )))) # 
// (\controller|rs1[2]~3_combout  & (\reg_file|Mux18~1_combout  & ((!\controller|rs1[3]~4_combout )))) ) ) ) # ( !\reg_file|Mux18~2_combout  & ( !\reg_file|Mux18~3_combout  & ( (!\controller|rs1[3]~4_combout  & ((!\controller|rs1[2]~3_combout  & 
// ((\reg_file|Mux18~0_combout ))) # (\controller|rs1[2]~3_combout  & (\reg_file|Mux18~1_combout )))) ) ) )

	.dataa(!\reg_file|Mux18~1_combout ),
	.datab(!\reg_file|Mux18~0_combout ),
	.datac(!\controller|rs1[2]~3_combout ),
	.datad(!\controller|rs1[3]~4_combout ),
	.datae(!\reg_file|Mux18~2_combout ),
	.dataf(!\reg_file|Mux18~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux18~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux18~4 .extended_lut = "off";
defparam \reg_file|Mux18~4 .lut_mask = 64'h350035F0350F35FF;
defparam \reg_file|Mux18~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N51
cyclonev_lcell_comb \alu|Add1~17 (
// Equation(s):
// \alu|Add1~17_sumout  = SUM(( \reg_file|Mux19~4_combout  ) + ( !\alu_in2_mux|out[12]~14_combout  ) + ( \alu|Add1~50  ))
// \alu|Add1~18  = CARRY(( \reg_file|Mux19~4_combout  ) + ( !\alu_in2_mux|out[12]~14_combout  ) + ( \alu|Add1~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_in2_mux|out[12]~14_combout ),
	.datad(!\reg_file|Mux19~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~17_sumout ),
	.cout(\alu|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~17 .extended_lut = "off";
defparam \alu|Add1~17 .lut_mask = 64'h00000F0F000000FF;
defparam \alu|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N54
cyclonev_lcell_comb \alu|Add1~57 (
// Equation(s):
// \alu|Add1~57_sumout  = SUM(( \reg_file|Mux18~4_combout  ) + ( (!\controller|WideOr5~4_combout  & ((!\controller|pc_sel[1]~0_combout  & (!\reg_file|Mux50~4_combout )) # (\controller|pc_sel[1]~0_combout  & ((!\alu_in2_mux|out[13]~3_combout ))))) # 
// (\controller|WideOr5~4_combout  & (((!\alu_in2_mux|out[13]~3_combout )))) ) + ( \alu|Add1~18  ))
// \alu|Add1~58  = CARRY(( \reg_file|Mux18~4_combout  ) + ( (!\controller|WideOr5~4_combout  & ((!\controller|pc_sel[1]~0_combout  & (!\reg_file|Mux50~4_combout )) # (\controller|pc_sel[1]~0_combout  & ((!\alu_in2_mux|out[13]~3_combout ))))) # 
// (\controller|WideOr5~4_combout  & (((!\alu_in2_mux|out[13]~3_combout )))) ) + ( \alu|Add1~18  ))

	.dataa(!\reg_file|Mux50~4_combout ),
	.datab(!\controller|WideOr5~4_combout ),
	.datac(!\controller|pc_sel[1]~0_combout ),
	.datad(!\reg_file|Mux18~4_combout ),
	.datae(gnd),
	.dataf(!\alu_in2_mux|out[13]~3_combout ),
	.datag(gnd),
	.cin(\alu|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~57_sumout ),
	.cout(\alu|Add1~58 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~57 .extended_lut = "off";
defparam \alu|Add1~57 .lut_mask = 64'h0000407F000000FF;
defparam \alu|Add1~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N24
cyclonev_lcell_comb \alu|Mux18~0 (
// Equation(s):
// \alu|Mux18~0_combout  = ( !\reg_file|Mux18~4_combout  & ( !\alu_in2_mux|out[13]~4_combout  ) )

	.dataa(gnd),
	.datab(!\alu_in2_mux|out[13]~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file|Mux18~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux18~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux18~0 .extended_lut = "off";
defparam \alu|Mux18~0 .lut_mask = 64'hCCCCCCCC00000000;
defparam \alu|Mux18~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N33
cyclonev_lcell_comb \alu|Mux28~1 (
// Equation(s):
// \alu|Mux28~1_combout  = ( \alu_in2_mux|out[3]~6_combout  & ( \reg_file|Mux28~4_combout  & ( (\alu|Mux19~1_combout  & ((!\alu|Mux19~0_combout ) # ((\controller|WideOr2~2_combout  & \controller|WideOr3~2_combout )))) ) ) ) # ( !\alu_in2_mux|out[3]~6_combout 
//  & ( \reg_file|Mux28~4_combout  & ( (\alu|Mux19~1_combout  & (!\controller|WideOr2~2_combout  & \alu|Mux19~0_combout )) ) ) ) # ( \alu_in2_mux|out[3]~6_combout  & ( !\reg_file|Mux28~4_combout  & ( (\alu|Mux19~1_combout  & (!\controller|WideOr2~2_combout  
// & \alu|Mux19~0_combout )) ) ) ) # ( !\alu_in2_mux|out[3]~6_combout  & ( !\reg_file|Mux28~4_combout  & ( (\alu|Mux19~1_combout  & (\alu|Mux19~0_combout  & ((\controller|WideOr3~2_combout ) # (\controller|WideOr2~2_combout )))) ) ) )

	.dataa(!\alu|Mux19~1_combout ),
	.datab(!\controller|WideOr2~2_combout ),
	.datac(!\alu|Mux19~0_combout ),
	.datad(!\controller|WideOr3~2_combout ),
	.datae(!\alu_in2_mux|out[3]~6_combout ),
	.dataf(!\reg_file|Mux28~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux28~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux28~1 .extended_lut = "off";
defparam \alu|Mux28~1 .lut_mask = 64'h0105040404045051;
defparam \alu|Mux28~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N12
cyclonev_lcell_comb \alu|Mux28~2 (
// Equation(s):
// \alu|Mux28~2_combout  = ( \alu|Mux28~0_combout  & ( \alu|Mux28~1_combout  ) ) # ( !\alu|Mux28~0_combout  & ( (\alu|Mux29~1_combout ) # (\alu|Mux28~1_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu|Mux28~1_combout ),
	.datad(!\alu|Mux29~1_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux28~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux28~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux28~2 .extended_lut = "off";
defparam \alu|Mux28~2 .lut_mask = 64'h0FFF0FFF0F0F0F0F;
defparam \alu|Mux28~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N24
cyclonev_lcell_comb \instMem|data~104 (
// Equation(s):
// \instMem|data~104_combout  = ( \pc|dataOut [2] & ( \pc|dataOut [6] & ( (!\pc|dataOut [7] & (\pc|dataOut [5] & (\pc|dataOut [3] & !\pc|dataOut [4]))) # (\pc|dataOut [7] & (((!\pc|dataOut [3] & \pc|dataOut [4])))) ) ) ) # ( !\pc|dataOut [2] & ( \pc|dataOut 
// [6] & ( (\pc|dataOut [5] & ((!\pc|dataOut [7] & (!\pc|dataOut [3])) # (\pc|dataOut [7] & (\pc|dataOut [3] & !\pc|dataOut [4])))) ) ) ) # ( \pc|dataOut [2] & ( !\pc|dataOut [6] & ( ((!\pc|dataOut [5] & (\pc|dataOut [3] & !\pc|dataOut [4]))) # (\pc|dataOut 
// [7]) ) ) ) # ( !\pc|dataOut [2] & ( !\pc|dataOut [6] & ( (!\pc|dataOut [7] & (\pc|dataOut [5] & (!\pc|dataOut [3] $ (\pc|dataOut [4])))) # (\pc|dataOut [7] & (((\pc|dataOut [4]) # (\pc|dataOut [3])) # (\pc|dataOut [5]))) ) ) )

	.dataa(!\pc|dataOut [7]),
	.datab(!\pc|dataOut [5]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [4]),
	.datae(!\pc|dataOut [2]),
	.dataf(!\pc|dataOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~104_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~104 .extended_lut = "off";
defparam \instMem|data~104 .lut_mask = 64'h35575D5521200250;
defparam \instMem|data~104 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N33
cyclonev_lcell_comb \instMem|data~105 (
// Equation(s):
// \instMem|data~105_combout  = ( \pc|dataOut [5] & ( !\pc|dataOut [7] ) ) # ( !\pc|dataOut [5] & ( !\pc|dataOut [7] $ (((\pc|dataOut [6] & !\pc|dataOut [4]))) ) )

	.dataa(!\pc|dataOut [7]),
	.datab(!\pc|dataOut [6]),
	.datac(gnd),
	.datad(!\pc|dataOut [4]),
	.datae(gnd),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~105_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~105 .extended_lut = "off";
defparam \instMem|data~105 .lut_mask = 64'h99AA99AAAAAAAAAA;
defparam \instMem|data~105 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N54
cyclonev_lcell_comb \instMem|data~106 (
// Equation(s):
// \instMem|data~106_combout  = ( \pc|dataOut [4] & ( \pc|dataOut [6] & ( (!\pc|dataOut [2] & (\pc|dataOut [3] & (\pc|dataOut [7] & !\pc|dataOut [5]))) # (\pc|dataOut [2] & (((!\pc|dataOut [7] & \pc|dataOut [5])))) ) ) ) # ( !\pc|dataOut [4] & ( \pc|dataOut 
// [6] & ( (!\pc|dataOut [3] & (!\pc|dataOut [2] & (\pc|dataOut [7] & !\pc|dataOut [5]))) ) ) ) # ( \pc|dataOut [4] & ( !\pc|dataOut [6] & ( (\pc|dataOut [7] & ((!\pc|dataOut [3] & ((\pc|dataOut [5]))) # (\pc|dataOut [3] & (\pc|dataOut [2] & !\pc|dataOut 
// [5])))) ) ) ) # ( !\pc|dataOut [4] & ( !\pc|dataOut [6] & ( (!\pc|dataOut [2] & ((!\pc|dataOut [3] & (!\pc|dataOut [7])) # (\pc|dataOut [3] & (\pc|dataOut [7] & !\pc|dataOut [5])))) ) ) )

	.dataa(!\pc|dataOut [3]),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [7]),
	.datad(!\pc|dataOut [5]),
	.datae(!\pc|dataOut [4]),
	.dataf(!\pc|dataOut [6]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~106_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~106 .extended_lut = "off";
defparam \instMem|data~106 .lut_mask = 64'h8480010A08000430;
defparam \instMem|data~106 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y23_N0
cyclonev_lcell_comb \instMem|data~116 (
// Equation(s):
// \instMem|data~116_combout  = ( !\pc|dataOut [9] & ( (!\pc|dataOut [8] & ((((\instMem|data~106_combout ))))) # (\pc|dataOut [8] & (\pc|dataOut [3] & (\pc|dataOut [2] & ((\instMem|data~105_combout ))))) ) ) # ( \pc|dataOut [9] & ( ((((\pc|dataOut [8])) # 
// (\instMem|data~104_combout ))) ) )

	.dataa(!\pc|dataOut [3]),
	.datab(!\pc|dataOut [2]),
	.datac(!\instMem|data~104_combout ),
	.datad(!\pc|dataOut [8]),
	.datae(!\pc|dataOut [9]),
	.dataf(!\instMem|data~105_combout ),
	.datag(!\instMem|data~106_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~116_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~116 .extended_lut = "on";
defparam \instMem|data~116 .lut_mask = 64'h0F000FFF0F110FFF;
defparam \instMem|data~116 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X36_Y0_N52
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y16_N38
dffeas \dataMem|sw_reg[5] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|sw_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|sw_reg [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|sw_reg[5] .is_wysiwyg = "true";
defparam \dataMem|sw_reg[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N9
cyclonev_lcell_comb \pc_plus_4_adder|Add0~21 (
// Equation(s):
// \pc_plus_4_adder|Add0~21_sumout  = SUM(( \pc|dataOut [5] ) + ( GND ) + ( \pc_plus_4_adder|Add0~18  ))
// \pc_plus_4_adder|Add0~22  = CARRY(( \pc|dataOut [5] ) + ( GND ) + ( \pc_plus_4_adder|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_plus_4_adder|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_adder|Add0~21_sumout ),
	.cout(\pc_plus_4_adder|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_adder|Add0~21 .extended_lut = "off";
defparam \pc_plus_4_adder|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_plus_4_adder|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N6
cyclonev_lcell_comb \controller|rs2[3]~1 (
// Equation(s):
// \controller|rs2[3]~1_combout  = ( \instMem|data~152_combout  & ( \instMem|data~27_combout  & ( (!\controller|Equal0~0_combout  & (((\instMem|data~33_combout )))) # (\controller|Equal0~0_combout  & (((\instMem|data~6_combout )) # (\instMem|data~7_combout 
// ))) ) ) ) # ( !\instMem|data~152_combout  & ( \instMem|data~27_combout  & ( (!\controller|Equal0~0_combout  & (\instMem|data~33_combout )) # (\controller|Equal0~0_combout  & ((\instMem|data~6_combout ))) ) ) ) # ( \instMem|data~152_combout  & ( 
// !\instMem|data~27_combout  & ( (!\controller|Equal0~0_combout  & (((\instMem|data~33_combout )))) # (\controller|Equal0~0_combout  & (\instMem|data~7_combout  & ((!\instMem|data~6_combout )))) ) ) ) # ( !\instMem|data~152_combout  & ( 
// !\instMem|data~27_combout  & ( (!\controller|Equal0~0_combout  & \instMem|data~33_combout ) ) ) )

	.dataa(!\controller|Equal0~0_combout ),
	.datab(!\instMem|data~7_combout ),
	.datac(!\instMem|data~33_combout ),
	.datad(!\instMem|data~6_combout ),
	.datae(!\instMem|data~152_combout ),
	.dataf(!\instMem|data~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|rs2[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|rs2[3]~1 .extended_lut = "off";
defparam \controller|rs2[3]~1 .lut_mask = 64'h0A0A1B0A0A5F1B5F;
defparam \controller|rs2[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X34_Y0_N52
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y16_N40
dffeas \dataMem|sw_reg[6] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|sw_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|sw_reg [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|sw_reg[6] .is_wysiwyg = "true";
defparam \dataMem|sw_reg[6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N45
cyclonev_lcell_comb \instMem|data~100 (
// Equation(s):
// \instMem|data~100_combout  = ( \pc|dataOut [4] & ( \pc|dataOut [7] & ( (!\pc|dataOut [6]) # ((\pc|dataOut [2] & !\pc|dataOut [3])) ) ) ) # ( !\pc|dataOut [4] & ( \pc|dataOut [7] & ( (!\pc|dataOut [5] & (!\pc|dataOut [6] & ((\pc|dataOut [3]) # (\pc|dataOut 
// [2])))) # (\pc|dataOut [5] & ((!\pc|dataOut [6]) # ((!\pc|dataOut [2] & \pc|dataOut [3])))) ) ) ) # ( \pc|dataOut [4] & ( !\pc|dataOut [7] & ( (\pc|dataOut [5] & (!\pc|dataOut [2] & (!\pc|dataOut [3] $ (!\pc|dataOut [6])))) ) ) ) # ( !\pc|dataOut [4] & ( 
// !\pc|dataOut [7] & ( (!\pc|dataOut [2] & (\pc|dataOut [5] & (!\pc|dataOut [3]))) # (\pc|dataOut [2] & (((\pc|dataOut [3] & !\pc|dataOut [6])))) ) ) )

	.dataa(!\pc|dataOut [5]),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [6]),
	.datae(!\pc|dataOut [4]),
	.dataf(!\pc|dataOut [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~100_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~100 .extended_lut = "off";
defparam \instMem|data~100 .lut_mask = 64'h434004407F04FF30;
defparam \instMem|data~100 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N15
cyclonev_lcell_comb \instMem|data~99 (
// Equation(s):
// \instMem|data~99_combout  = ( \pc|dataOut [6] & ( \pc|dataOut [5] & ( (\pc|dataOut [4] & (!\pc|dataOut [7] & \pc|dataOut [2])) ) ) ) # ( !\pc|dataOut [6] & ( \pc|dataOut [5] & ( (!\pc|dataOut [3] & ((!\pc|dataOut [4] & (!\pc|dataOut [7] & !\pc|dataOut 
// [2])) # (\pc|dataOut [4] & (\pc|dataOut [7] & \pc|dataOut [2])))) ) ) ) # ( \pc|dataOut [6] & ( !\pc|dataOut [5] & ( (\pc|dataOut [7] & ((!\pc|dataOut [4] & (!\pc|dataOut [3] & !\pc|dataOut [2])) # (\pc|dataOut [4] & (\pc|dataOut [3] & \pc|dataOut [2])))) 
// ) ) ) # ( !\pc|dataOut [6] & ( !\pc|dataOut [5] & ( (!\pc|dataOut [4] & (!\pc|dataOut [2] & (!\pc|dataOut [7] $ (\pc|dataOut [3])))) # (\pc|dataOut [4] & (\pc|dataOut [7] & (\pc|dataOut [3] & \pc|dataOut [2]))) ) ) )

	.dataa(!\pc|dataOut [4]),
	.datab(!\pc|dataOut [7]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [2]),
	.datae(!\pc|dataOut [6]),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~99_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~99 .extended_lut = "off";
defparam \instMem|data~99 .lut_mask = 64'h8201200180100044;
defparam \instMem|data~99 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N36
cyclonev_lcell_comb \instMem|data~101 (
// Equation(s):
// \instMem|data~101_combout  = ( \instMem|data~100_combout  & ( \instMem|data~99_combout  & ( (!\pc|dataOut [8]) # (\pc|dataOut [9]) ) ) ) # ( !\instMem|data~100_combout  & ( \instMem|data~99_combout  & ( !\pc|dataOut [8] $ (\pc|dataOut [9]) ) ) ) # ( 
// \instMem|data~100_combout  & ( !\instMem|data~99_combout  & ( \pc|dataOut [9] ) ) ) # ( !\instMem|data~100_combout  & ( !\instMem|data~99_combout  & ( (\pc|dataOut [8] & \pc|dataOut [9]) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [8]),
	.datad(!\pc|dataOut [9]),
	.datae(!\instMem|data~100_combout ),
	.dataf(!\instMem|data~99_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~101_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~101 .extended_lut = "off";
defparam \instMem|data~101 .lut_mask = 64'h000F00FFF00FF0FF;
defparam \instMem|data~101 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N44
dffeas \reg_file|data[11][10] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[10]~35_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[11][31]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[11][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[11][10] .is_wysiwyg = "true";
defparam \reg_file|data[11][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N53
dffeas \reg_file|data[3][10] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[10]~35_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[3][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[3][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[3][10] .is_wysiwyg = "true";
defparam \reg_file|data[3][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N36
cyclonev_lcell_comb \reg_file|data[7][10]~feeder (
// Equation(s):
// \reg_file|data[7][10]~feeder_combout  = ( \rf_wrt_data_mux|out[10]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[10]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[7][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[7][10]~feeder .extended_lut = "off";
defparam \reg_file|data[7][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[7][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N38
dffeas \reg_file|data[7][10] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[7][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[7][31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[7][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[7][10] .is_wysiwyg = "true";
defparam \reg_file|data[7][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N38
dffeas \reg_file|data[15][10] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[10]~35_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[15][31]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[15][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[15][10] .is_wysiwyg = "true";
defparam \reg_file|data[15][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N36
cyclonev_lcell_comb \reg_file|Mux21~3 (
// Equation(s):
// \reg_file|Mux21~3_combout  = ( \reg_file|data[15][10]~q  & ( \controller|rs1[3]~4_combout  & ( (\reg_file|data[11][10]~q ) # (\controller|rs1[2]~3_combout ) ) ) ) # ( !\reg_file|data[15][10]~q  & ( \controller|rs1[3]~4_combout  & ( 
// (!\controller|rs1[2]~3_combout  & \reg_file|data[11][10]~q ) ) ) ) # ( \reg_file|data[15][10]~q  & ( !\controller|rs1[3]~4_combout  & ( (!\controller|rs1[2]~3_combout  & (\reg_file|data[3][10]~q )) # (\controller|rs1[2]~3_combout  & 
// ((\reg_file|data[7][10]~q ))) ) ) ) # ( !\reg_file|data[15][10]~q  & ( !\controller|rs1[3]~4_combout  & ( (!\controller|rs1[2]~3_combout  & (\reg_file|data[3][10]~q )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[7][10]~q ))) ) ) )

	.dataa(!\controller|rs1[2]~3_combout ),
	.datab(!\reg_file|data[11][10]~q ),
	.datac(!\reg_file|data[3][10]~q ),
	.datad(!\reg_file|data[7][10]~q ),
	.datae(!\reg_file|data[15][10]~q ),
	.dataf(!\controller|rs1[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux21~3 .extended_lut = "off";
defparam \reg_file|Mux21~3 .lut_mask = 64'h0A5F0A5F22227777;
defparam \reg_file|Mux21~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N20
dffeas \reg_file|data[2][10] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[10]~35_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[2][31]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[2][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[2][10] .is_wysiwyg = "true";
defparam \reg_file|data[2][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N32
dffeas \reg_file|data[14][10] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[10]~35_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[14][31]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[14][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[14][10] .is_wysiwyg = "true";
defparam \reg_file|data[14][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N14
dffeas \reg_file|data[10][10] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[10]~35_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[10][31]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[10][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[10][10] .is_wysiwyg = "true";
defparam \reg_file|data[10][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N59
dffeas \reg_file|data[6][10] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[10]~35_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[6][31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[6][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[6][10] .is_wysiwyg = "true";
defparam \reg_file|data[6][10] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N12
cyclonev_lcell_comb \reg_file|Mux21~2 (
// Equation(s):
// \reg_file|Mux21~2_combout  = ( \reg_file|data[10][10]~q  & ( \reg_file|data[6][10]~q  & ( (!\controller|rs1[3]~4_combout  & (((\controller|rs1[2]~3_combout )) # (\reg_file|data[2][10]~q ))) # (\controller|rs1[3]~4_combout  & 
// (((!\controller|rs1[2]~3_combout ) # (\reg_file|data[14][10]~q )))) ) ) ) # ( !\reg_file|data[10][10]~q  & ( \reg_file|data[6][10]~q  & ( (!\controller|rs1[3]~4_combout  & (((\controller|rs1[2]~3_combout )) # (\reg_file|data[2][10]~q ))) # 
// (\controller|rs1[3]~4_combout  & (((\controller|rs1[2]~3_combout  & \reg_file|data[14][10]~q )))) ) ) ) # ( \reg_file|data[10][10]~q  & ( !\reg_file|data[6][10]~q  & ( (!\controller|rs1[3]~4_combout  & (\reg_file|data[2][10]~q  & 
// (!\controller|rs1[2]~3_combout ))) # (\controller|rs1[3]~4_combout  & (((!\controller|rs1[2]~3_combout ) # (\reg_file|data[14][10]~q )))) ) ) ) # ( !\reg_file|data[10][10]~q  & ( !\reg_file|data[6][10]~q  & ( (!\controller|rs1[3]~4_combout  & 
// (\reg_file|data[2][10]~q  & (!\controller|rs1[2]~3_combout ))) # (\controller|rs1[3]~4_combout  & (((\controller|rs1[2]~3_combout  & \reg_file|data[14][10]~q )))) ) ) )

	.dataa(!\controller|rs1[3]~4_combout ),
	.datab(!\reg_file|data[2][10]~q ),
	.datac(!\controller|rs1[2]~3_combout ),
	.datad(!\reg_file|data[14][10]~q ),
	.datae(!\reg_file|data[10][10]~q ),
	.dataf(!\reg_file|data[6][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux21~2 .extended_lut = "off";
defparam \reg_file|Mux21~2 .lut_mask = 64'h202570752A2F7A7F;
defparam \reg_file|Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y18_N41
dffeas \reg_file|data[1][10] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[10]~35_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[1][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[1][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[1][10] .is_wysiwyg = "true";
defparam \reg_file|data[1][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N44
dffeas \reg_file|data[9][10] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[10]~35_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[9][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[9][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[9][10] .is_wysiwyg = "true";
defparam \reg_file|data[9][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N42
cyclonev_lcell_comb \reg_file|Mux21~1 (
// Equation(s):
// \reg_file|Mux21~1_combout  = ( \reg_file|data[9][10]~q  & ( \controller|rs1[3]~4_combout  & ( (!\controller|rs1[2]~3_combout ) # (\reg_file|data[13][10]~q ) ) ) ) # ( !\reg_file|data[9][10]~q  & ( \controller|rs1[3]~4_combout  & ( 
// (\reg_file|data[13][10]~q  & \controller|rs1[2]~3_combout ) ) ) ) # ( \reg_file|data[9][10]~q  & ( !\controller|rs1[3]~4_combout  & ( (!\controller|rs1[2]~3_combout  & (\reg_file|data[1][10]~q )) # (\controller|rs1[2]~3_combout  & 
// ((\reg_file|data[5][10]~q ))) ) ) ) # ( !\reg_file|data[9][10]~q  & ( !\controller|rs1[3]~4_combout  & ( (!\controller|rs1[2]~3_combout  & (\reg_file|data[1][10]~q )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[5][10]~q ))) ) ) )

	.dataa(!\reg_file|data[13][10]~q ),
	.datab(!\controller|rs1[2]~3_combout ),
	.datac(!\reg_file|data[1][10]~q ),
	.datad(!\reg_file|data[5][10]~q ),
	.datae(!\reg_file|data[9][10]~q ),
	.dataf(!\controller|rs1[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux21~1 .extended_lut = "off";
defparam \reg_file|Mux21~1 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \reg_file|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N12
cyclonev_lcell_comb \reg_file|Mux21~4 (
// Equation(s):
// \reg_file|Mux21~4_combout  = ( \controller|rs1[0]~1_combout  & ( \reg_file|Mux21~1_combout  & ( (!\controller|rs1[1]~2_combout ) # (\reg_file|Mux21~3_combout ) ) ) ) # ( !\controller|rs1[0]~1_combout  & ( \reg_file|Mux21~1_combout  & ( 
// (!\controller|rs1[1]~2_combout  & (\reg_file|Mux21~0_combout )) # (\controller|rs1[1]~2_combout  & ((\reg_file|Mux21~2_combout ))) ) ) ) # ( \controller|rs1[0]~1_combout  & ( !\reg_file|Mux21~1_combout  & ( (\reg_file|Mux21~3_combout  & 
// \controller|rs1[1]~2_combout ) ) ) ) # ( !\controller|rs1[0]~1_combout  & ( !\reg_file|Mux21~1_combout  & ( (!\controller|rs1[1]~2_combout  & (\reg_file|Mux21~0_combout )) # (\controller|rs1[1]~2_combout  & ((\reg_file|Mux21~2_combout ))) ) ) )

	.dataa(!\reg_file|Mux21~0_combout ),
	.datab(!\reg_file|Mux21~3_combout ),
	.datac(!\reg_file|Mux21~2_combout ),
	.datad(!\controller|rs1[1]~2_combout ),
	.datae(!\controller|rs1[0]~1_combout ),
	.dataf(!\reg_file|Mux21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux21~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux21~4 .extended_lut = "off";
defparam \reg_file|Mux21~4 .lut_mask = 64'h550F0033550FFF33;
defparam \reg_file|Mux21~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N41
dffeas \reg_file|data[4][9] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[9]~33_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[4][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[4][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[4][9] .is_wysiwyg = "true";
defparam \reg_file|data[4][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N59
dffeas \reg_file|data[5][9] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[9]~33_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[5][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[5][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[5][9] .is_wysiwyg = "true";
defparam \reg_file|data[5][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N50
dffeas \reg_file|data[7][9] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[9]~33_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[7][31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[7][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[7][9] .is_wysiwyg = "true";
defparam \reg_file|data[7][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N51
cyclonev_lcell_comb \reg_file|Mux22~1 (
// Equation(s):
// \reg_file|Mux22~1_combout  = ( \reg_file|data[5][9]~q  & ( \reg_file|data[7][9]~q  & ( ((!\controller|rs1[1]~2_combout  & ((\reg_file|data[4][9]~q ))) # (\controller|rs1[1]~2_combout  & (\reg_file|data[6][9]~q ))) # (\controller|rs1[0]~1_combout ) ) ) ) # 
// ( !\reg_file|data[5][9]~q  & ( \reg_file|data[7][9]~q  & ( (!\controller|rs1[1]~2_combout  & (((\reg_file|data[4][9]~q  & !\controller|rs1[0]~1_combout )))) # (\controller|rs1[1]~2_combout  & (((\controller|rs1[0]~1_combout )) # (\reg_file|data[6][9]~q 
// ))) ) ) ) # ( \reg_file|data[5][9]~q  & ( !\reg_file|data[7][9]~q  & ( (!\controller|rs1[1]~2_combout  & (((\controller|rs1[0]~1_combout ) # (\reg_file|data[4][9]~q )))) # (\controller|rs1[1]~2_combout  & (\reg_file|data[6][9]~q  & 
// ((!\controller|rs1[0]~1_combout )))) ) ) ) # ( !\reg_file|data[5][9]~q  & ( !\reg_file|data[7][9]~q  & ( (!\controller|rs1[0]~1_combout  & ((!\controller|rs1[1]~2_combout  & ((\reg_file|data[4][9]~q ))) # (\controller|rs1[1]~2_combout  & 
// (\reg_file|data[6][9]~q )))) ) ) )

	.dataa(!\reg_file|data[6][9]~q ),
	.datab(!\reg_file|data[4][9]~q ),
	.datac(!\controller|rs1[1]~2_combout ),
	.datad(!\controller|rs1[0]~1_combout ),
	.datae(!\reg_file|data[5][9]~q ),
	.dataf(!\reg_file|data[7][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux22~1 .extended_lut = "off";
defparam \reg_file|Mux22~1 .lut_mask = 64'h350035F0350F35FF;
defparam \reg_file|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N32
dffeas \reg_file|data[3][9] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[9]~33_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[3][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[3][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[3][9] .is_wysiwyg = "true";
defparam \reg_file|data[3][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y20_N47
dffeas \reg_file|data[1][9] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[9]~33_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[1][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[1][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[1][9] .is_wysiwyg = "true";
defparam \reg_file|data[1][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N56
dffeas \reg_file|data[2][9] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[9]~33_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[2][31]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[2][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[2][9] .is_wysiwyg = "true";
defparam \reg_file|data[2][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N12
cyclonev_lcell_comb \reg_file|Mux22~0 (
// Equation(s):
// \reg_file|Mux22~0_combout  = ( \controller|rs1[0]~1_combout  & ( \controller|rs1[1]~2_combout  & ( \reg_file|data[3][9]~q  ) ) ) # ( !\controller|rs1[0]~1_combout  & ( \controller|rs1[1]~2_combout  & ( \reg_file|data[2][9]~q  ) ) ) # ( 
// \controller|rs1[0]~1_combout  & ( !\controller|rs1[1]~2_combout  & ( \reg_file|data[1][9]~q  ) ) ) # ( !\controller|rs1[0]~1_combout  & ( !\controller|rs1[1]~2_combout  & ( \reg_file|data[0][9]~q  ) ) )

	.dataa(!\reg_file|data[0][9]~q ),
	.datab(!\reg_file|data[3][9]~q ),
	.datac(!\reg_file|data[1][9]~q ),
	.datad(!\reg_file|data[2][9]~q ),
	.datae(!\controller|rs1[0]~1_combout ),
	.dataf(!\controller|rs1[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux22~0 .extended_lut = "off";
defparam \reg_file|Mux22~0 .lut_mask = 64'h55550F0F00FF3333;
defparam \reg_file|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N3
cyclonev_lcell_comb \reg_file|data[9][9]~feeder (
// Equation(s):
// \reg_file|data[9][9]~feeder_combout  = \rf_wrt_data_mux|out[9]~33_combout 

	.dataa(!\rf_wrt_data_mux|out[9]~33_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[9][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[9][9]~feeder .extended_lut = "off";
defparam \reg_file|data[9][9]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_file|data[9][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y23_N5
dffeas \reg_file|data[9][9] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[9][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[9][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[9][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[9][9] .is_wysiwyg = "true";
defparam \reg_file|data[9][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N50
dffeas \reg_file|data[11][9] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[9]~33_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[11][31]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[11][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[11][9] .is_wysiwyg = "true";
defparam \reg_file|data[11][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N48
cyclonev_lcell_comb \reg_file|Mux22~2 (
// Equation(s):
// \reg_file|Mux22~2_combout  = ( \reg_file|data[11][9]~q  & ( \controller|rs1[0]~1_combout  & ( (\reg_file|data[9][9]~q ) # (\controller|rs1[1]~2_combout ) ) ) ) # ( !\reg_file|data[11][9]~q  & ( \controller|rs1[0]~1_combout  & ( 
// (!\controller|rs1[1]~2_combout  & \reg_file|data[9][9]~q ) ) ) ) # ( \reg_file|data[11][9]~q  & ( !\controller|rs1[0]~1_combout  & ( (!\controller|rs1[1]~2_combout  & ((\reg_file|data[8][9]~q ))) # (\controller|rs1[1]~2_combout  & (\reg_file|data[10][9]~q 
// )) ) ) ) # ( !\reg_file|data[11][9]~q  & ( !\controller|rs1[0]~1_combout  & ( (!\controller|rs1[1]~2_combout  & ((\reg_file|data[8][9]~q ))) # (\controller|rs1[1]~2_combout  & (\reg_file|data[10][9]~q )) ) ) )

	.dataa(!\reg_file|data[10][9]~q ),
	.datab(!\reg_file|data[8][9]~q ),
	.datac(!\controller|rs1[1]~2_combout ),
	.datad(!\reg_file|data[9][9]~q ),
	.datae(!\reg_file|data[11][9]~q ),
	.dataf(!\controller|rs1[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux22~2 .extended_lut = "off";
defparam \reg_file|Mux22~2 .lut_mask = 64'h3535353500F00FFF;
defparam \reg_file|Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N30
cyclonev_lcell_comb \reg_file|Mux22~4 (
// Equation(s):
// \reg_file|Mux22~4_combout  = ( \controller|rs1[3]~4_combout  & ( \controller|rs1[2]~3_combout  & ( \reg_file|Mux22~3_combout  ) ) ) # ( !\controller|rs1[3]~4_combout  & ( \controller|rs1[2]~3_combout  & ( \reg_file|Mux22~1_combout  ) ) ) # ( 
// \controller|rs1[3]~4_combout  & ( !\controller|rs1[2]~3_combout  & ( \reg_file|Mux22~2_combout  ) ) ) # ( !\controller|rs1[3]~4_combout  & ( !\controller|rs1[2]~3_combout  & ( \reg_file|Mux22~0_combout  ) ) )

	.dataa(!\reg_file|Mux22~3_combout ),
	.datab(!\reg_file|Mux22~1_combout ),
	.datac(!\reg_file|Mux22~0_combout ),
	.datad(!\reg_file|Mux22~2_combout ),
	.datae(!\controller|rs1[3]~4_combout ),
	.dataf(!\controller|rs1[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux22~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux22~4 .extended_lut = "off";
defparam \reg_file|Mux22~4 .lut_mask = 64'h0F0F00FF33335555;
defparam \reg_file|Mux22~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N39
cyclonev_lcell_comb \alu|Add1~37 (
// Equation(s):
// \alu|Add1~37_sumout  = SUM(( !\alu_in2_mux|out[8]~17_combout  ) + ( \reg_file|Mux23~4_combout  ) + ( \alu|Add1~26  ))
// \alu|Add1~38  = CARRY(( !\alu_in2_mux|out[8]~17_combout  ) + ( \reg_file|Mux23~4_combout  ) + ( \alu|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|Mux23~4_combout ),
	.datad(!\alu_in2_mux|out[8]~17_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~37_sumout ),
	.cout(\alu|Add1~38 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~37 .extended_lut = "off";
defparam \alu|Add1~37 .lut_mask = 64'h0000F0F00000FF00;
defparam \alu|Add1~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N42
cyclonev_lcell_comb \alu|Add1~41 (
// Equation(s):
// \alu|Add1~41_sumout  = SUM(( !\alu_in2_mux|out[9]~18_combout  ) + ( \reg_file|Mux22~4_combout  ) + ( \alu|Add1~38  ))
// \alu|Add1~42  = CARRY(( !\alu_in2_mux|out[9]~18_combout  ) + ( \reg_file|Mux22~4_combout  ) + ( \alu|Add1~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|Mux22~4_combout ),
	.datad(!\alu_in2_mux|out[9]~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~41_sumout ),
	.cout(\alu|Add1~42 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~41 .extended_lut = "off";
defparam \alu|Add1~41 .lut_mask = 64'h0000F0F00000FF00;
defparam \alu|Add1~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N45
cyclonev_lcell_comb \alu|Add1~45 (
// Equation(s):
// \alu|Add1~45_sumout  = SUM(( !\alu_in2_mux|out[10]~15_combout  ) + ( \reg_file|Mux21~4_combout  ) + ( \alu|Add1~42  ))
// \alu|Add1~46  = CARRY(( !\alu_in2_mux|out[10]~15_combout  ) + ( \reg_file|Mux21~4_combout  ) + ( \alu|Add1~42  ))

	.dataa(!\alu_in2_mux|out[10]~15_combout ),
	.datab(gnd),
	.datac(!\reg_file|Mux21~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~45_sumout ),
	.cout(\alu|Add1~46 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~45 .extended_lut = "off";
defparam \alu|Add1~45 .lut_mask = 64'h0000F0F00000AAAA;
defparam \alu|Add1~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N8
dffeas \reg_file|data[3][7] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[7]~29_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[3][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[3][7] .is_wysiwyg = "true";
defparam \reg_file|data[3][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N18
cyclonev_lcell_comb \reg_file|data[2][7]~feeder (
// Equation(s):
// \reg_file|data[2][7]~feeder_combout  = ( \rf_wrt_data_mux|out[7]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[7]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[2][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[2][7]~feeder .extended_lut = "off";
defparam \reg_file|data[2][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[2][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N20
dffeas \reg_file|data[2][7] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[2][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[2][31]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[2][7] .is_wysiwyg = "true";
defparam \reg_file|data[2][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N50
dffeas \reg_file|data[0][7] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[7]~29_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[0][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[0][7] .is_wysiwyg = "true";
defparam \reg_file|data[0][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N53
dffeas \reg_file|data[1][7] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[7]~29_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[1][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[1][7] .is_wysiwyg = "true";
defparam \reg_file|data[1][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N9
cyclonev_lcell_comb \reg_file|Mux56~0 (
// Equation(s):
// \reg_file|Mux56~0_combout  = ( \reg_file|data[0][7]~q  & ( \reg_file|data[1][7]~q  & ( (!\controller|rs2[1]~3_combout ) # ((!\controller|rs2[0]~2_combout  & (\reg_file|data[3][7]~q )) # (\controller|rs2[0]~2_combout  & ((\reg_file|data[2][7]~q )))) ) ) ) 
// # ( !\reg_file|data[0][7]~q  & ( \reg_file|data[1][7]~q  & ( (!\controller|rs2[0]~2_combout  & ((!\controller|rs2[1]~3_combout ) # ((\reg_file|data[3][7]~q )))) # (\controller|rs2[0]~2_combout  & (\controller|rs2[1]~3_combout  & ((\reg_file|data[2][7]~q 
// )))) ) ) ) # ( \reg_file|data[0][7]~q  & ( !\reg_file|data[1][7]~q  & ( (!\controller|rs2[0]~2_combout  & (\controller|rs2[1]~3_combout  & (\reg_file|data[3][7]~q ))) # (\controller|rs2[0]~2_combout  & ((!\controller|rs2[1]~3_combout ) # 
// ((\reg_file|data[2][7]~q )))) ) ) ) # ( !\reg_file|data[0][7]~q  & ( !\reg_file|data[1][7]~q  & ( (\controller|rs2[1]~3_combout  & ((!\controller|rs2[0]~2_combout  & (\reg_file|data[3][7]~q )) # (\controller|rs2[0]~2_combout  & ((\reg_file|data[2][7]~q 
// ))))) ) ) )

	.dataa(!\controller|rs2[0]~2_combout ),
	.datab(!\controller|rs2[1]~3_combout ),
	.datac(!\reg_file|data[3][7]~q ),
	.datad(!\reg_file|data[2][7]~q ),
	.datae(!\reg_file|data[0][7]~q ),
	.dataf(!\reg_file|data[1][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux56~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux56~0 .extended_lut = "off";
defparam \reg_file|Mux56~0 .lut_mask = 64'h021346578A9BCEDF;
defparam \reg_file|Mux56~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y23_N23
dffeas \reg_file|data[11][7] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[7]~29_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[11][31]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[11][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[11][7] .is_wysiwyg = "true";
defparam \reg_file|data[11][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y25_N18
cyclonev_lcell_comb \reg_file|data[8][7]~feeder (
// Equation(s):
// \reg_file|data[8][7]~feeder_combout  = \rf_wrt_data_mux|out[7]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf_wrt_data_mux|out[7]~29_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[8][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[8][7]~feeder .extended_lut = "off";
defparam \reg_file|data[8][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|data[8][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y25_N20
dffeas \reg_file|data[8][7] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[8][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[8][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[8][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[8][7] .is_wysiwyg = "true";
defparam \reg_file|data[8][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N27
cyclonev_lcell_comb \reg_file|Mux56~2 (
// Equation(s):
// \reg_file|Mux56~2_combout  = ( \reg_file|data[8][7]~q  & ( \controller|rs2[1]~3_combout  & ( (!\controller|rs2[0]~2_combout  & ((\reg_file|data[11][7]~q ))) # (\controller|rs2[0]~2_combout  & (\reg_file|data[10][7]~q )) ) ) ) # ( !\reg_file|data[8][7]~q  
// & ( \controller|rs2[1]~3_combout  & ( (!\controller|rs2[0]~2_combout  & ((\reg_file|data[11][7]~q ))) # (\controller|rs2[0]~2_combout  & (\reg_file|data[10][7]~q )) ) ) ) # ( \reg_file|data[8][7]~q  & ( !\controller|rs2[1]~3_combout  & ( 
// (\reg_file|data[9][7]~q ) # (\controller|rs2[0]~2_combout ) ) ) ) # ( !\reg_file|data[8][7]~q  & ( !\controller|rs2[1]~3_combout  & ( (!\controller|rs2[0]~2_combout  & \reg_file|data[9][7]~q ) ) ) )

	.dataa(!\reg_file|data[10][7]~q ),
	.datab(!\controller|rs2[0]~2_combout ),
	.datac(!\reg_file|data[9][7]~q ),
	.datad(!\reg_file|data[11][7]~q ),
	.datae(!\reg_file|data[8][7]~q ),
	.dataf(!\controller|rs2[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux56~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux56~2 .extended_lut = "off";
defparam \reg_file|Mux56~2 .lut_mask = 64'h0C0C3F3F11DD11DD;
defparam \reg_file|Mux56~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N17
dffeas \reg_file|data[15][7] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[7]~29_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[15][31]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[15][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[15][7] .is_wysiwyg = "true";
defparam \reg_file|data[15][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N59
dffeas \reg_file|data[13][7] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[7]~29_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[13][31]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[13][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[13][7] .is_wysiwyg = "true";
defparam \reg_file|data[13][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N24
cyclonev_lcell_comb \reg_file|data[14][7]~feeder (
// Equation(s):
// \reg_file|data[14][7]~feeder_combout  = \rf_wrt_data_mux|out[7]~29_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf_wrt_data_mux|out[7]~29_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[14][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[14][7]~feeder .extended_lut = "off";
defparam \reg_file|data[14][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|data[14][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N26
dffeas \reg_file|data[14][7] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[14][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[14][31]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[14][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[14][7] .is_wysiwyg = "true";
defparam \reg_file|data[14][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N0
cyclonev_lcell_comb \reg_file|Mux56~3 (
// Equation(s):
// \reg_file|Mux56~3_combout  = ( \reg_file|data[13][7]~q  & ( \reg_file|data[14][7]~q  & ( (!\controller|rs2[1]~3_combout  & (((!\controller|rs2[0]~2_combout )) # (\reg_file|data[12][7]~q ))) # (\controller|rs2[1]~3_combout  & (((\reg_file|data[15][7]~q ) # 
// (\controller|rs2[0]~2_combout )))) ) ) ) # ( !\reg_file|data[13][7]~q  & ( \reg_file|data[14][7]~q  & ( (!\controller|rs2[1]~3_combout  & (\reg_file|data[12][7]~q  & (\controller|rs2[0]~2_combout ))) # (\controller|rs2[1]~3_combout  & 
// (((\reg_file|data[15][7]~q ) # (\controller|rs2[0]~2_combout )))) ) ) ) # ( \reg_file|data[13][7]~q  & ( !\reg_file|data[14][7]~q  & ( (!\controller|rs2[1]~3_combout  & (((!\controller|rs2[0]~2_combout )) # (\reg_file|data[12][7]~q ))) # 
// (\controller|rs2[1]~3_combout  & (((!\controller|rs2[0]~2_combout  & \reg_file|data[15][7]~q )))) ) ) ) # ( !\reg_file|data[13][7]~q  & ( !\reg_file|data[14][7]~q  & ( (!\controller|rs2[1]~3_combout  & (\reg_file|data[12][7]~q  & 
// (\controller|rs2[0]~2_combout ))) # (\controller|rs2[1]~3_combout  & (((!\controller|rs2[0]~2_combout  & \reg_file|data[15][7]~q )))) ) ) )

	.dataa(!\reg_file|data[12][7]~q ),
	.datab(!\controller|rs2[1]~3_combout ),
	.datac(!\controller|rs2[0]~2_combout ),
	.datad(!\reg_file|data[15][7]~q ),
	.datae(!\reg_file|data[13][7]~q ),
	.dataf(!\reg_file|data[14][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux56~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux56~3 .extended_lut = "off";
defparam \reg_file|Mux56~3 .lut_mask = 64'h0434C4F40737C7F7;
defparam \reg_file|Mux56~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N57
cyclonev_lcell_comb \reg_file|Mux56~4 (
// Equation(s):
// \reg_file|Mux56~4_combout  = ( \reg_file|Mux56~3_combout  & ( \controller|rs2[3]~1_combout  & ( (\reg_file|Mux56~2_combout ) # (\controller|rs2[2]~0_combout ) ) ) ) # ( !\reg_file|Mux56~3_combout  & ( \controller|rs2[3]~1_combout  & ( 
// (!\controller|rs2[2]~0_combout  & \reg_file|Mux56~2_combout ) ) ) ) # ( \reg_file|Mux56~3_combout  & ( !\controller|rs2[3]~1_combout  & ( (!\controller|rs2[2]~0_combout  & ((\reg_file|Mux56~0_combout ))) # (\controller|rs2[2]~0_combout  & 
// (\reg_file|Mux56~1_combout )) ) ) ) # ( !\reg_file|Mux56~3_combout  & ( !\controller|rs2[3]~1_combout  & ( (!\controller|rs2[2]~0_combout  & ((\reg_file|Mux56~0_combout ))) # (\controller|rs2[2]~0_combout  & (\reg_file|Mux56~1_combout )) ) ) )

	.dataa(!\reg_file|Mux56~1_combout ),
	.datab(!\reg_file|Mux56~0_combout ),
	.datac(!\controller|rs2[2]~0_combout ),
	.datad(!\reg_file|Mux56~2_combout ),
	.datae(!\reg_file|Mux56~3_combout ),
	.dataf(!\controller|rs2[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux56~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux56~4 .extended_lut = "off";
defparam \reg_file|Mux56~4 .lut_mask = 64'h3535353500F00FFF;
defparam \reg_file|Mux56~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N30
cyclonev_lcell_comb \alu_in2_mux|out[7]~20 (
// Equation(s):
// \alu_in2_mux|out[7]~20_combout  = ( \reg_file|Mux56~4_combout  & ( \controller|pc_sel[1]~0_combout  & ( (!\controller|WideOr5~4_combout  & ((!\instMem|data~7_combout ) # (\instMem|data~116_combout ))) ) ) ) # ( !\reg_file|Mux56~4_combout  & ( 
// \controller|pc_sel[1]~0_combout  & ( (!\controller|WideOr5~4_combout  & ((!\instMem|data~7_combout ) # (\instMem|data~116_combout ))) ) ) ) # ( \reg_file|Mux56~4_combout  & ( !\controller|pc_sel[1]~0_combout  & ( (!\controller|WideOr5~4_combout ) # 
// ((!\instMem|data~7_combout ) # (\instMem|data~101_combout )) ) ) ) # ( !\reg_file|Mux56~4_combout  & ( !\controller|pc_sel[1]~0_combout  & ( (\controller|WideOr5~4_combout  & ((!\instMem|data~7_combout ) # (\instMem|data~101_combout ))) ) ) )

	.dataa(!\controller|WideOr5~4_combout ),
	.datab(!\instMem|data~7_combout ),
	.datac(!\instMem|data~101_combout ),
	.datad(!\instMem|data~116_combout ),
	.datae(!\reg_file|Mux56~4_combout ),
	.dataf(!\controller|pc_sel[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_in2_mux|out[7]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_in2_mux|out[7]~20 .extended_lut = "off";
defparam \alu_in2_mux|out[7]~20 .lut_mask = 64'h4545EFEF88AA88AA;
defparam \alu_in2_mux|out[7]~20 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y23_N32
dffeas \reg_file|data[11][6] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[6]~27_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[11][31]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[11][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[11][6] .is_wysiwyg = "true";
defparam \reg_file|data[11][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N11
dffeas \reg_file|data[7][6] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[6]~27_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[7][31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[7][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[7][6] .is_wysiwyg = "true";
defparam \reg_file|data[7][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N0
cyclonev_lcell_comb \reg_file|data[3][6]~feeder (
// Equation(s):
// \reg_file|data[3][6]~feeder_combout  = \rf_wrt_data_mux|out[6]~27_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf_wrt_data_mux|out[6]~27_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[3][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[3][6]~feeder .extended_lut = "off";
defparam \reg_file|data[3][6]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|data[3][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N1
dffeas \reg_file|data[3][6] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[3][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[3][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[3][6] .is_wysiwyg = "true";
defparam \reg_file|data[3][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N57
cyclonev_lcell_comb \reg_file|Mux25~3 (
// Equation(s):
// \reg_file|Mux25~3_combout  = ( \reg_file|data[3][6]~q  & ( \controller|rs1[3]~4_combout  & ( (!\controller|rs1[2]~3_combout  & ((\reg_file|data[11][6]~q ))) # (\controller|rs1[2]~3_combout  & (\reg_file|data[15][6]~q )) ) ) ) # ( !\reg_file|data[3][6]~q  
// & ( \controller|rs1[3]~4_combout  & ( (!\controller|rs1[2]~3_combout  & ((\reg_file|data[11][6]~q ))) # (\controller|rs1[2]~3_combout  & (\reg_file|data[15][6]~q )) ) ) ) # ( \reg_file|data[3][6]~q  & ( !\controller|rs1[3]~4_combout  & ( 
// (!\controller|rs1[2]~3_combout ) # (\reg_file|data[7][6]~q ) ) ) ) # ( !\reg_file|data[3][6]~q  & ( !\controller|rs1[3]~4_combout  & ( (\reg_file|data[7][6]~q  & \controller|rs1[2]~3_combout ) ) ) )

	.dataa(!\reg_file|data[15][6]~q ),
	.datab(!\reg_file|data[11][6]~q ),
	.datac(!\reg_file|data[7][6]~q ),
	.datad(!\controller|rs1[2]~3_combout ),
	.datae(!\reg_file|data[3][6]~q ),
	.dataf(!\controller|rs1[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux25~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux25~3 .extended_lut = "off";
defparam \reg_file|Mux25~3 .lut_mask = 64'h000FFF0F33553355;
defparam \reg_file|Mux25~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y19_N32
dffeas \reg_file|data[12][6] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[6]~27_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[12][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[12][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[12][6] .is_wysiwyg = "true";
defparam \reg_file|data[12][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N29
dffeas \reg_file|data[4][6] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[6]~27_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[4][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[4][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[4][6] .is_wysiwyg = "true";
defparam \reg_file|data[4][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N5
dffeas \reg_file|data[8][6] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[6]~27_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[8][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[8][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[8][6] .is_wysiwyg = "true";
defparam \reg_file|data[8][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N44
dffeas \reg_file|data[0][6] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[6]~27_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[0][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[0][6] .is_wysiwyg = "true";
defparam \reg_file|data[0][6] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N57
cyclonev_lcell_comb \reg_file|Mux25~0 (
// Equation(s):
// \reg_file|Mux25~0_combout  = ( \reg_file|data[8][6]~q  & ( \reg_file|data[0][6]~q  & ( (!\controller|rs1[2]~3_combout ) # ((!\controller|rs1[3]~4_combout  & ((\reg_file|data[4][6]~q ))) # (\controller|rs1[3]~4_combout  & (\reg_file|data[12][6]~q ))) ) ) ) 
// # ( !\reg_file|data[8][6]~q  & ( \reg_file|data[0][6]~q  & ( (!\controller|rs1[2]~3_combout  & (!\controller|rs1[3]~4_combout )) # (\controller|rs1[2]~3_combout  & ((!\controller|rs1[3]~4_combout  & ((\reg_file|data[4][6]~q ))) # 
// (\controller|rs1[3]~4_combout  & (\reg_file|data[12][6]~q )))) ) ) ) # ( \reg_file|data[8][6]~q  & ( !\reg_file|data[0][6]~q  & ( (!\controller|rs1[2]~3_combout  & (\controller|rs1[3]~4_combout )) # (\controller|rs1[2]~3_combout  & 
// ((!\controller|rs1[3]~4_combout  & ((\reg_file|data[4][6]~q ))) # (\controller|rs1[3]~4_combout  & (\reg_file|data[12][6]~q )))) ) ) ) # ( !\reg_file|data[8][6]~q  & ( !\reg_file|data[0][6]~q  & ( (\controller|rs1[2]~3_combout  & 
// ((!\controller|rs1[3]~4_combout  & ((\reg_file|data[4][6]~q ))) # (\controller|rs1[3]~4_combout  & (\reg_file|data[12][6]~q )))) ) ) )

	.dataa(!\controller|rs1[2]~3_combout ),
	.datab(!\controller|rs1[3]~4_combout ),
	.datac(!\reg_file|data[12][6]~q ),
	.datad(!\reg_file|data[4][6]~q ),
	.datae(!\reg_file|data[8][6]~q ),
	.dataf(!\reg_file|data[0][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux25~0 .extended_lut = "off";
defparam \reg_file|Mux25~0 .lut_mask = 64'h0145236789CDABEF;
defparam \reg_file|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N21
cyclonev_lcell_comb \reg_file|data[2][6]~feeder (
// Equation(s):
// \reg_file|data[2][6]~feeder_combout  = ( \rf_wrt_data_mux|out[6]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[6]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[2][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[2][6]~feeder .extended_lut = "off";
defparam \reg_file|data[2][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[2][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N22
dffeas \reg_file|data[2][6] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[2][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[2][31]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[2][6] .is_wysiwyg = "true";
defparam \reg_file|data[2][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N42
cyclonev_lcell_comb \reg_file|data[10][6]~feeder (
// Equation(s):
// \reg_file|data[10][6]~feeder_combout  = \rf_wrt_data_mux|out[6]~27_combout 

	.dataa(gnd),
	.datab(!\rf_wrt_data_mux|out[6]~27_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[10][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[10][6]~feeder .extended_lut = "off";
defparam \reg_file|data[10][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file|data[10][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y25_N44
dffeas \reg_file|data[10][6] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[10][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[10][31]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[10][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[10][6] .is_wysiwyg = "true";
defparam \reg_file|data[10][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y23_N43
dffeas \reg_file|data[14][6] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[6]~27_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[14][31]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[14][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[14][6] .is_wysiwyg = "true";
defparam \reg_file|data[14][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N42
cyclonev_lcell_comb \reg_file|Mux25~2 (
// Equation(s):
// \reg_file|Mux25~2_combout  = ( \reg_file|data[14][6]~q  & ( \reg_file|data[6][6]~q  & ( ((!\controller|rs1[3]~4_combout  & (\reg_file|data[2][6]~q )) # (\controller|rs1[3]~4_combout  & ((\reg_file|data[10][6]~q )))) # (\controller|rs1[2]~3_combout ) ) ) ) 
// # ( !\reg_file|data[14][6]~q  & ( \reg_file|data[6][6]~q  & ( (!\controller|rs1[2]~3_combout  & ((!\controller|rs1[3]~4_combout  & (\reg_file|data[2][6]~q )) # (\controller|rs1[3]~4_combout  & ((\reg_file|data[10][6]~q ))))) # 
// (\controller|rs1[2]~3_combout  & (!\controller|rs1[3]~4_combout )) ) ) ) # ( \reg_file|data[14][6]~q  & ( !\reg_file|data[6][6]~q  & ( (!\controller|rs1[2]~3_combout  & ((!\controller|rs1[3]~4_combout  & (\reg_file|data[2][6]~q )) # 
// (\controller|rs1[3]~4_combout  & ((\reg_file|data[10][6]~q ))))) # (\controller|rs1[2]~3_combout  & (\controller|rs1[3]~4_combout )) ) ) ) # ( !\reg_file|data[14][6]~q  & ( !\reg_file|data[6][6]~q  & ( (!\controller|rs1[2]~3_combout  & 
// ((!\controller|rs1[3]~4_combout  & (\reg_file|data[2][6]~q )) # (\controller|rs1[3]~4_combout  & ((\reg_file|data[10][6]~q ))))) ) ) )

	.dataa(!\controller|rs1[2]~3_combout ),
	.datab(!\controller|rs1[3]~4_combout ),
	.datac(!\reg_file|data[2][6]~q ),
	.datad(!\reg_file|data[10][6]~q ),
	.datae(!\reg_file|data[14][6]~q ),
	.dataf(!\reg_file|data[6][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux25~2 .extended_lut = "off";
defparam \reg_file|Mux25~2 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \reg_file|Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N0
cyclonev_lcell_comb \reg_file|Mux25~4 (
// Equation(s):
// \reg_file|Mux25~4_combout  = ( \reg_file|Mux25~0_combout  & ( \reg_file|Mux25~2_combout  & ( (!\controller|rs1[0]~1_combout ) # ((!\controller|rs1[1]~2_combout  & (\reg_file|Mux25~1_combout )) # (\controller|rs1[1]~2_combout  & ((\reg_file|Mux25~3_combout 
// )))) ) ) ) # ( !\reg_file|Mux25~0_combout  & ( \reg_file|Mux25~2_combout  & ( (!\controller|rs1[0]~1_combout  & (((\controller|rs1[1]~2_combout )))) # (\controller|rs1[0]~1_combout  & ((!\controller|rs1[1]~2_combout  & (\reg_file|Mux25~1_combout )) # 
// (\controller|rs1[1]~2_combout  & ((\reg_file|Mux25~3_combout ))))) ) ) ) # ( \reg_file|Mux25~0_combout  & ( !\reg_file|Mux25~2_combout  & ( (!\controller|rs1[0]~1_combout  & (((!\controller|rs1[1]~2_combout )))) # (\controller|rs1[0]~1_combout  & 
// ((!\controller|rs1[1]~2_combout  & (\reg_file|Mux25~1_combout )) # (\controller|rs1[1]~2_combout  & ((\reg_file|Mux25~3_combout ))))) ) ) ) # ( !\reg_file|Mux25~0_combout  & ( !\reg_file|Mux25~2_combout  & ( (\controller|rs1[0]~1_combout  & 
// ((!\controller|rs1[1]~2_combout  & (\reg_file|Mux25~1_combout )) # (\controller|rs1[1]~2_combout  & ((\reg_file|Mux25~3_combout ))))) ) ) )

	.dataa(!\reg_file|Mux25~1_combout ),
	.datab(!\controller|rs1[0]~1_combout ),
	.datac(!\reg_file|Mux25~3_combout ),
	.datad(!\controller|rs1[1]~2_combout ),
	.datae(!\reg_file|Mux25~0_combout ),
	.dataf(!\reg_file|Mux25~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux25~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux25~4 .extended_lut = "off";
defparam \reg_file|Mux25~4 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \reg_file|Mux25~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y25_N5
dffeas \reg_file|data[9][5] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[5]~25_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[9][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[9][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[9][5] .is_wysiwyg = "true";
defparam \reg_file|data[9][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N56
dffeas \reg_file|data[8][5] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[5]~25_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[8][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[8][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[8][5] .is_wysiwyg = "true";
defparam \reg_file|data[8][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y24_N56
dffeas \reg_file|data[11][5] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[5]~25_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[11][31]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[11][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[11][5] .is_wysiwyg = "true";
defparam \reg_file|data[11][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N59
dffeas \reg_file|data[10][5] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[5]~25_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[10][31]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[10][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[10][5] .is_wysiwyg = "true";
defparam \reg_file|data[10][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N54
cyclonev_lcell_comb \reg_file|Mux26~2 (
// Equation(s):
// \reg_file|Mux26~2_combout  = ( \reg_file|data[11][5]~q  & ( \reg_file|data[10][5]~q  & ( ((!\controller|rs1[0]~1_combout  & ((\reg_file|data[8][5]~q ))) # (\controller|rs1[0]~1_combout  & (\reg_file|data[9][5]~q ))) # (\controller|rs1[1]~2_combout ) ) ) ) 
// # ( !\reg_file|data[11][5]~q  & ( \reg_file|data[10][5]~q  & ( (!\controller|rs1[1]~2_combout  & ((!\controller|rs1[0]~1_combout  & ((\reg_file|data[8][5]~q ))) # (\controller|rs1[0]~1_combout  & (\reg_file|data[9][5]~q )))) # 
// (\controller|rs1[1]~2_combout  & (((!\controller|rs1[0]~1_combout )))) ) ) ) # ( \reg_file|data[11][5]~q  & ( !\reg_file|data[10][5]~q  & ( (!\controller|rs1[1]~2_combout  & ((!\controller|rs1[0]~1_combout  & ((\reg_file|data[8][5]~q ))) # 
// (\controller|rs1[0]~1_combout  & (\reg_file|data[9][5]~q )))) # (\controller|rs1[1]~2_combout  & (((\controller|rs1[0]~1_combout )))) ) ) ) # ( !\reg_file|data[11][5]~q  & ( !\reg_file|data[10][5]~q  & ( (!\controller|rs1[1]~2_combout  & 
// ((!\controller|rs1[0]~1_combout  & ((\reg_file|data[8][5]~q ))) # (\controller|rs1[0]~1_combout  & (\reg_file|data[9][5]~q )))) ) ) )

	.dataa(!\controller|rs1[1]~2_combout ),
	.datab(!\reg_file|data[9][5]~q ),
	.datac(!\controller|rs1[0]~1_combout ),
	.datad(!\reg_file|data[8][5]~q ),
	.datae(!\reg_file|data[11][5]~q ),
	.dataf(!\reg_file|data[10][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux26~2 .extended_lut = "off";
defparam \reg_file|Mux26~2 .lut_mask = 64'h02A207A752F257F7;
defparam \reg_file|Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N35
dffeas \reg_file|data[0][5] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[5]~25_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[0][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[0][5] .is_wysiwyg = "true";
defparam \reg_file|data[0][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N37
dffeas \reg_file|data[2][5] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[5]~25_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[2][31]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[2][5] .is_wysiwyg = "true";
defparam \reg_file|data[2][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N51
cyclonev_lcell_comb \reg_file|data[3][5]~feeder (
// Equation(s):
// \reg_file|data[3][5]~feeder_combout  = ( \rf_wrt_data_mux|out[5]~25_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[5]~25_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[3][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[3][5]~feeder .extended_lut = "off";
defparam \reg_file|data[3][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[3][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y25_N53
dffeas \reg_file|data[3][5] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[3][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[3][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[3][5] .is_wysiwyg = "true";
defparam \reg_file|data[3][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N36
cyclonev_lcell_comb \reg_file|Mux26~0 (
// Equation(s):
// \reg_file|Mux26~0_combout  = ( \reg_file|data[2][5]~q  & ( \reg_file|data[3][5]~q  & ( ((!\controller|rs1[0]~1_combout  & ((\reg_file|data[0][5]~q ))) # (\controller|rs1[0]~1_combout  & (\reg_file|data[1][5]~q ))) # (\controller|rs1[1]~2_combout ) ) ) ) # 
// ( !\reg_file|data[2][5]~q  & ( \reg_file|data[3][5]~q  & ( (!\controller|rs1[0]~1_combout  & (!\controller|rs1[1]~2_combout  & ((\reg_file|data[0][5]~q )))) # (\controller|rs1[0]~1_combout  & (((\reg_file|data[1][5]~q )) # (\controller|rs1[1]~2_combout 
// ))) ) ) ) # ( \reg_file|data[2][5]~q  & ( !\reg_file|data[3][5]~q  & ( (!\controller|rs1[0]~1_combout  & (((\reg_file|data[0][5]~q )) # (\controller|rs1[1]~2_combout ))) # (\controller|rs1[0]~1_combout  & (!\controller|rs1[1]~2_combout  & 
// (\reg_file|data[1][5]~q ))) ) ) ) # ( !\reg_file|data[2][5]~q  & ( !\reg_file|data[3][5]~q  & ( (!\controller|rs1[1]~2_combout  & ((!\controller|rs1[0]~1_combout  & ((\reg_file|data[0][5]~q ))) # (\controller|rs1[0]~1_combout  & (\reg_file|data[1][5]~q 
// )))) ) ) )

	.dataa(!\controller|rs1[0]~1_combout ),
	.datab(!\controller|rs1[1]~2_combout ),
	.datac(!\reg_file|data[1][5]~q ),
	.datad(!\reg_file|data[0][5]~q ),
	.datae(!\reg_file|data[2][5]~q ),
	.dataf(!\reg_file|data[3][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux26~0 .extended_lut = "off";
defparam \reg_file|Mux26~0 .lut_mask = 64'h048C26AE159D37BF;
defparam \reg_file|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N32
dffeas \reg_file|data[14][5] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[5]~25_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[14][31]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[14][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[14][5] .is_wysiwyg = "true";
defparam \reg_file|data[14][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N38
dffeas \reg_file|data[12][5] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[5]~25_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[12][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[12][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[12][5] .is_wysiwyg = "true";
defparam \reg_file|data[12][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y21_N29
dffeas \reg_file|data[15][5] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[5]~25_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[15][31]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[15][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[15][5] .is_wysiwyg = "true";
defparam \reg_file|data[15][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y21_N50
dffeas \reg_file|data[13][5] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[5]~25_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[13][31]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[13][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[13][5] .is_wysiwyg = "true";
defparam \reg_file|data[13][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N24
cyclonev_lcell_comb \reg_file|Mux26~3 (
// Equation(s):
// \reg_file|Mux26~3_combout  = ( \reg_file|data[15][5]~q  & ( \reg_file|data[13][5]~q  & ( ((!\controller|rs1[1]~2_combout  & ((\reg_file|data[12][5]~q ))) # (\controller|rs1[1]~2_combout  & (\reg_file|data[14][5]~q ))) # (\controller|rs1[0]~1_combout ) ) ) 
// ) # ( !\reg_file|data[15][5]~q  & ( \reg_file|data[13][5]~q  & ( (!\controller|rs1[1]~2_combout  & (((\reg_file|data[12][5]~q )) # (\controller|rs1[0]~1_combout ))) # (\controller|rs1[1]~2_combout  & (!\controller|rs1[0]~1_combout  & 
// (\reg_file|data[14][5]~q ))) ) ) ) # ( \reg_file|data[15][5]~q  & ( !\reg_file|data[13][5]~q  & ( (!\controller|rs1[1]~2_combout  & (!\controller|rs1[0]~1_combout  & ((\reg_file|data[12][5]~q )))) # (\controller|rs1[1]~2_combout  & 
// (((\reg_file|data[14][5]~q )) # (\controller|rs1[0]~1_combout ))) ) ) ) # ( !\reg_file|data[15][5]~q  & ( !\reg_file|data[13][5]~q  & ( (!\controller|rs1[0]~1_combout  & ((!\controller|rs1[1]~2_combout  & ((\reg_file|data[12][5]~q ))) # 
// (\controller|rs1[1]~2_combout  & (\reg_file|data[14][5]~q )))) ) ) )

	.dataa(!\controller|rs1[1]~2_combout ),
	.datab(!\controller|rs1[0]~1_combout ),
	.datac(!\reg_file|data[14][5]~q ),
	.datad(!\reg_file|data[12][5]~q ),
	.datae(!\reg_file|data[15][5]~q ),
	.dataf(!\reg_file|data[13][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux26~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux26~3 .extended_lut = "off";
defparam \reg_file|Mux26~3 .lut_mask = 64'h048C159D26AE37BF;
defparam \reg_file|Mux26~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N30
cyclonev_lcell_comb \reg_file|Mux26~4 (
// Equation(s):
// \reg_file|Mux26~4_combout  = ( \reg_file|Mux26~0_combout  & ( \reg_file|Mux26~3_combout  & ( (!\controller|rs1[2]~3_combout  & (((!\controller|rs1[3]~4_combout ) # (\reg_file|Mux26~2_combout )))) # (\controller|rs1[2]~3_combout  & 
// (((\controller|rs1[3]~4_combout )) # (\reg_file|Mux26~1_combout ))) ) ) ) # ( !\reg_file|Mux26~0_combout  & ( \reg_file|Mux26~3_combout  & ( (!\controller|rs1[2]~3_combout  & (((\reg_file|Mux26~2_combout  & \controller|rs1[3]~4_combout )))) # 
// (\controller|rs1[2]~3_combout  & (((\controller|rs1[3]~4_combout )) # (\reg_file|Mux26~1_combout ))) ) ) ) # ( \reg_file|Mux26~0_combout  & ( !\reg_file|Mux26~3_combout  & ( (!\controller|rs1[2]~3_combout  & (((!\controller|rs1[3]~4_combout ) # 
// (\reg_file|Mux26~2_combout )))) # (\controller|rs1[2]~3_combout  & (\reg_file|Mux26~1_combout  & ((!\controller|rs1[3]~4_combout )))) ) ) ) # ( !\reg_file|Mux26~0_combout  & ( !\reg_file|Mux26~3_combout  & ( (!\controller|rs1[2]~3_combout  & 
// (((\reg_file|Mux26~2_combout  & \controller|rs1[3]~4_combout )))) # (\controller|rs1[2]~3_combout  & (\reg_file|Mux26~1_combout  & ((!\controller|rs1[3]~4_combout )))) ) ) )

	.dataa(!\reg_file|Mux26~1_combout ),
	.datab(!\reg_file|Mux26~2_combout ),
	.datac(!\controller|rs1[2]~3_combout ),
	.datad(!\controller|rs1[3]~4_combout ),
	.datae(!\reg_file|Mux26~0_combout ),
	.dataf(!\reg_file|Mux26~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux26~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux26~4 .extended_lut = "off";
defparam \reg_file|Mux26~4 .lut_mask = 64'h0530F530053FF53F;
defparam \reg_file|Mux26~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N48
cyclonev_lcell_comb \instMem|data~124 (
// Equation(s):
// \instMem|data~124_combout  = ( \pc|dataOut [6] & ( \pc|dataOut [4] & ( (\pc|dataOut [7] & ((!\pc|dataOut [3] & ((\pc|dataOut [9]))) # (\pc|dataOut [3] & (!\pc|dataOut [5] & !\pc|dataOut [9])))) ) ) ) # ( !\pc|dataOut [6] & ( \pc|dataOut [4] & ( 
// (\pc|dataOut [7] & (!\pc|dataOut [9] & (!\pc|dataOut [3] $ (!\pc|dataOut [5])))) ) ) ) # ( \pc|dataOut [6] & ( !\pc|dataOut [4] & ( (\pc|dataOut [3] & (\pc|dataOut [5] & \pc|dataOut [9])) ) ) ) # ( !\pc|dataOut [6] & ( !\pc|dataOut [4] & ( (\pc|dataOut 
// [9] & ((!\pc|dataOut [3] & (\pc|dataOut [7] & !\pc|dataOut [5])) # (\pc|dataOut [3] & (!\pc|dataOut [7])))) ) ) )

	.dataa(!\pc|dataOut [3]),
	.datab(!\pc|dataOut [7]),
	.datac(!\pc|dataOut [5]),
	.datad(!\pc|dataOut [9]),
	.datae(!\pc|dataOut [6]),
	.dataf(!\pc|dataOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~124_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~124 .extended_lut = "off";
defparam \instMem|data~124 .lut_mask = 64'h0064000512001022;
defparam \instMem|data~124 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N15
cyclonev_lcell_comb \instMem|data~103 (
// Equation(s):
// \instMem|data~103_combout  = ( \pc|dataOut [5] & ( \pc|dataOut [3] & ( (\pc|dataOut [6] & (\pc|dataOut [9] & \pc|dataOut [7])) ) ) ) # ( !\pc|dataOut [5] & ( \pc|dataOut [3] & ( (!\pc|dataOut [6] & (!\pc|dataOut [9] & \pc|dataOut [7])) ) ) ) # ( 
// \pc|dataOut [5] & ( !\pc|dataOut [3] & ( (!\pc|dataOut [6] & ((!\pc|dataOut [7]))) # (\pc|dataOut [6] & (\pc|dataOut [9])) ) ) ) # ( !\pc|dataOut [5] & ( !\pc|dataOut [3] & ( (\pc|dataOut [6] & (!\pc|dataOut [9] & \pc|dataOut [7])) ) ) )

	.dataa(!\pc|dataOut [6]),
	.datab(!\pc|dataOut [9]),
	.datac(gnd),
	.datad(!\pc|dataOut [7]),
	.datae(!\pc|dataOut [5]),
	.dataf(!\pc|dataOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~103_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~103 .extended_lut = "off";
defparam \instMem|data~103 .lut_mask = 64'h0044BB1100880011;
defparam \instMem|data~103 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N12
cyclonev_lcell_comb \instMem|data~120 (
// Equation(s):
// \instMem|data~120_combout  = ( !\pc|dataOut [8] & ( ((!\pc|dataOut [2] & (!\pc|dataOut [4] & ((\instMem|data~103_combout )))) # (\pc|dataOut [2] & (((\instMem|data~124_combout ))))) ) ) # ( \pc|dataOut [8] & ( (\instMem|data~102_combout  & (\pc|dataOut 
// [2] & (\pc|dataOut [3]))) ) )

	.dataa(!\instMem|data~102_combout ),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [3]),
	.datad(!\instMem|data~124_combout ),
	.datae(!\pc|dataOut [8]),
	.dataf(!\instMem|data~103_combout ),
	.datag(!\pc|dataOut [4]),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~120_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~120 .extended_lut = "on";
defparam \instMem|data~120 .lut_mask = 64'h00330101C0F30101;
defparam \instMem|data~120 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y19_N2
dffeas \reg_file|data[8][4] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[4]~23_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[8][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[8][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[8][4] .is_wysiwyg = "true";
defparam \reg_file|data[8][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N36
cyclonev_lcell_comb \reg_file|data[4][4]~feeder (
// Equation(s):
// \reg_file|data[4][4]~feeder_combout  = \rf_wrt_data_mux|out[4]~23_combout 

	.dataa(gnd),
	.datab(!\rf_wrt_data_mux|out[4]~23_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[4][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[4][4]~feeder .extended_lut = "off";
defparam \reg_file|data[4][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file|data[4][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N38
dffeas \reg_file|data[4][4] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[4][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[4][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[4][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[4][4] .is_wysiwyg = "true";
defparam \reg_file|data[4][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N47
dffeas \reg_file|data[0][4] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[4]~23_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[0][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[0][4] .is_wysiwyg = "true";
defparam \reg_file|data[0][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N42
cyclonev_lcell_comb \reg_file|Mux59~0 (
// Equation(s):
// \reg_file|Mux59~0_combout  = ( \reg_file|data[12][4]~q  & ( \reg_file|data[0][4]~q  & ( (!\controller|rs2[3]~1_combout  & ((!\controller|rs2[2]~0_combout ) # ((\reg_file|data[4][4]~q )))) # (\controller|rs2[3]~1_combout  & (((\reg_file|data[8][4]~q )) # 
// (\controller|rs2[2]~0_combout ))) ) ) ) # ( !\reg_file|data[12][4]~q  & ( \reg_file|data[0][4]~q  & ( (!\controller|rs2[3]~1_combout  & ((!\controller|rs2[2]~0_combout ) # ((\reg_file|data[4][4]~q )))) # (\controller|rs2[3]~1_combout  & 
// (!\controller|rs2[2]~0_combout  & (\reg_file|data[8][4]~q ))) ) ) ) # ( \reg_file|data[12][4]~q  & ( !\reg_file|data[0][4]~q  & ( (!\controller|rs2[3]~1_combout  & (\controller|rs2[2]~0_combout  & ((\reg_file|data[4][4]~q )))) # 
// (\controller|rs2[3]~1_combout  & (((\reg_file|data[8][4]~q )) # (\controller|rs2[2]~0_combout ))) ) ) ) # ( !\reg_file|data[12][4]~q  & ( !\reg_file|data[0][4]~q  & ( (!\controller|rs2[3]~1_combout  & (\controller|rs2[2]~0_combout  & 
// ((\reg_file|data[4][4]~q )))) # (\controller|rs2[3]~1_combout  & (!\controller|rs2[2]~0_combout  & (\reg_file|data[8][4]~q ))) ) ) )

	.dataa(!\controller|rs2[3]~1_combout ),
	.datab(!\controller|rs2[2]~0_combout ),
	.datac(!\reg_file|data[8][4]~q ),
	.datad(!\reg_file|data[4][4]~q ),
	.datae(!\reg_file|data[12][4]~q ),
	.dataf(!\reg_file|data[0][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux59~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux59~0 .extended_lut = "off";
defparam \reg_file|Mux59~0 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg_file|Mux59~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N17
dffeas \reg_file|data[2][4] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[4]~23_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[2][31]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[2][4] .is_wysiwyg = "true";
defparam \reg_file|data[2][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N17
dffeas \reg_file|data[6][4] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[4]~23_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[6][31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[6][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[6][4] .is_wysiwyg = "true";
defparam \reg_file|data[6][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N32
dffeas \reg_file|data[14][4] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[4]~23_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[14][31]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[14][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[14][4] .is_wysiwyg = "true";
defparam \reg_file|data[14][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N12
cyclonev_lcell_comb \reg_file|Mux59~2 (
// Equation(s):
// \reg_file|Mux59~2_combout  = ( \controller|rs2[2]~0_combout  & ( \reg_file|data[14][4]~q  & ( (\reg_file|data[6][4]~q ) # (\controller|rs2[3]~1_combout ) ) ) ) # ( !\controller|rs2[2]~0_combout  & ( \reg_file|data[14][4]~q  & ( 
// (!\controller|rs2[3]~1_combout  & ((\reg_file|data[2][4]~q ))) # (\controller|rs2[3]~1_combout  & (\reg_file|data[10][4]~q )) ) ) ) # ( \controller|rs2[2]~0_combout  & ( !\reg_file|data[14][4]~q  & ( (!\controller|rs2[3]~1_combout  & 
// \reg_file|data[6][4]~q ) ) ) ) # ( !\controller|rs2[2]~0_combout  & ( !\reg_file|data[14][4]~q  & ( (!\controller|rs2[3]~1_combout  & ((\reg_file|data[2][4]~q ))) # (\controller|rs2[3]~1_combout  & (\reg_file|data[10][4]~q )) ) ) )

	.dataa(!\reg_file|data[10][4]~q ),
	.datab(!\reg_file|data[2][4]~q ),
	.datac(!\controller|rs2[3]~1_combout ),
	.datad(!\reg_file|data[6][4]~q ),
	.datae(!\controller|rs2[2]~0_combout ),
	.dataf(!\reg_file|data[14][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux59~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux59~2 .extended_lut = "off";
defparam \reg_file|Mux59~2 .lut_mask = 64'h353500F035350FFF;
defparam \reg_file|Mux59~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y17_N17
dffeas \reg_file|data[9][4] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[4]~23_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[9][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[9][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[9][4] .is_wysiwyg = "true";
defparam \reg_file|data[9][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y17_N56
dffeas \reg_file|data[13][4] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[4]~23_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[13][31]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[13][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[13][4] .is_wysiwyg = "true";
defparam \reg_file|data[13][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N29
dffeas \reg_file|data[1][4] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[4]~23_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[1][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[1][4] .is_wysiwyg = "true";
defparam \reg_file|data[1][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N12
cyclonev_lcell_comb \reg_file|Mux59~1 (
// Equation(s):
// \reg_file|Mux59~1_combout  = ( \reg_file|data[1][4]~q  & ( \controller|rs2[2]~0_combout  & ( (!\controller|rs2[3]~1_combout  & (\reg_file|data[5][4]~q )) # (\controller|rs2[3]~1_combout  & ((\reg_file|data[13][4]~q ))) ) ) ) # ( !\reg_file|data[1][4]~q  & 
// ( \controller|rs2[2]~0_combout  & ( (!\controller|rs2[3]~1_combout  & (\reg_file|data[5][4]~q )) # (\controller|rs2[3]~1_combout  & ((\reg_file|data[13][4]~q ))) ) ) ) # ( \reg_file|data[1][4]~q  & ( !\controller|rs2[2]~0_combout  & ( 
// (!\controller|rs2[3]~1_combout ) # (\reg_file|data[9][4]~q ) ) ) ) # ( !\reg_file|data[1][4]~q  & ( !\controller|rs2[2]~0_combout  & ( (\reg_file|data[9][4]~q  & \controller|rs2[3]~1_combout ) ) ) )

	.dataa(!\reg_file|data[5][4]~q ),
	.datab(!\reg_file|data[9][4]~q ),
	.datac(!\reg_file|data[13][4]~q ),
	.datad(!\controller|rs2[3]~1_combout ),
	.datae(!\reg_file|data[1][4]~q ),
	.dataf(!\controller|rs2[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux59~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux59~1 .extended_lut = "off";
defparam \reg_file|Mux59~1 .lut_mask = 64'h0033FF33550F550F;
defparam \reg_file|Mux59~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N17
dffeas \reg_file|data[7][4] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[4]~23_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[7][31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[7][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[7][4] .is_wysiwyg = "true";
defparam \reg_file|data[7][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N3
cyclonev_lcell_comb \reg_file|data[3][4]~feeder (
// Equation(s):
// \reg_file|data[3][4]~feeder_combout  = \rf_wrt_data_mux|out[4]~23_combout 

	.dataa(!\rf_wrt_data_mux|out[4]~23_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[3][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[3][4]~feeder .extended_lut = "off";
defparam \reg_file|data[3][4]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_file|data[3][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N5
dffeas \reg_file|data[3][4] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[3][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[3][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[3][4] .is_wysiwyg = "true";
defparam \reg_file|data[3][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N14
dffeas \reg_file|data[15][4] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[4]~23_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[15][31]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[15][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[15][4] .is_wysiwyg = "true";
defparam \reg_file|data[15][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N12
cyclonev_lcell_comb \reg_file|Mux59~3 (
// Equation(s):
// \reg_file|Mux59~3_combout  = ( \controller|rs2[3]~1_combout  & ( \reg_file|data[15][4]~q  & ( (\controller|rs2[2]~0_combout ) # (\reg_file|data[11][4]~q ) ) ) ) # ( !\controller|rs2[3]~1_combout  & ( \reg_file|data[15][4]~q  & ( 
// (!\controller|rs2[2]~0_combout  & ((\reg_file|data[3][4]~q ))) # (\controller|rs2[2]~0_combout  & (\reg_file|data[7][4]~q )) ) ) ) # ( \controller|rs2[3]~1_combout  & ( !\reg_file|data[15][4]~q  & ( (\reg_file|data[11][4]~q  & 
// !\controller|rs2[2]~0_combout ) ) ) ) # ( !\controller|rs2[3]~1_combout  & ( !\reg_file|data[15][4]~q  & ( (!\controller|rs2[2]~0_combout  & ((\reg_file|data[3][4]~q ))) # (\controller|rs2[2]~0_combout  & (\reg_file|data[7][4]~q )) ) ) )

	.dataa(!\reg_file|data[11][4]~q ),
	.datab(!\controller|rs2[2]~0_combout ),
	.datac(!\reg_file|data[7][4]~q ),
	.datad(!\reg_file|data[3][4]~q ),
	.datae(!\controller|rs2[3]~1_combout ),
	.dataf(!\reg_file|data[15][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux59~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux59~3 .extended_lut = "off";
defparam \reg_file|Mux59~3 .lut_mask = 64'h03CF444403CF7777;
defparam \reg_file|Mux59~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N24
cyclonev_lcell_comb \reg_file|Mux59~4 (
// Equation(s):
// \reg_file|Mux59~4_combout  = ( \reg_file|Mux59~1_combout  & ( \reg_file|Mux59~3_combout  & ( (!\controller|rs2[0]~2_combout ) # ((!\controller|rs2[1]~3_combout  & (\reg_file|Mux59~0_combout )) # (\controller|rs2[1]~3_combout  & ((\reg_file|Mux59~2_combout 
// )))) ) ) ) # ( !\reg_file|Mux59~1_combout  & ( \reg_file|Mux59~3_combout  & ( (!\controller|rs2[1]~3_combout  & (\reg_file|Mux59~0_combout  & ((\controller|rs2[0]~2_combout )))) # (\controller|rs2[1]~3_combout  & (((!\controller|rs2[0]~2_combout ) # 
// (\reg_file|Mux59~2_combout )))) ) ) ) # ( \reg_file|Mux59~1_combout  & ( !\reg_file|Mux59~3_combout  & ( (!\controller|rs2[1]~3_combout  & (((!\controller|rs2[0]~2_combout )) # (\reg_file|Mux59~0_combout ))) # (\controller|rs2[1]~3_combout  & 
// (((\reg_file|Mux59~2_combout  & \controller|rs2[0]~2_combout )))) ) ) ) # ( !\reg_file|Mux59~1_combout  & ( !\reg_file|Mux59~3_combout  & ( (\controller|rs2[0]~2_combout  & ((!\controller|rs2[1]~3_combout  & (\reg_file|Mux59~0_combout )) # 
// (\controller|rs2[1]~3_combout  & ((\reg_file|Mux59~2_combout ))))) ) ) )

	.dataa(!\controller|rs2[1]~3_combout ),
	.datab(!\reg_file|Mux59~0_combout ),
	.datac(!\reg_file|Mux59~2_combout ),
	.datad(!\controller|rs2[0]~2_combout ),
	.datae(!\reg_file|Mux59~1_combout ),
	.dataf(!\reg_file|Mux59~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux59~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux59~4 .extended_lut = "off";
defparam \reg_file|Mux59~4 .lut_mask = 64'h0027AA275527FF27;
defparam \reg_file|Mux59~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N24
cyclonev_lcell_comb \alu_in2_mux|out[4]~21 (
// Equation(s):
// \alu_in2_mux|out[4]~21_combout  = ( \reg_file|Mux59~4_combout  & ( \instMem|data~7_combout  & ( (!\controller|pc_sel[1]~0_combout  & (((!\controller|WideOr5~4_combout ) # (\instMem|data~120_combout )))) # (\controller|pc_sel[1]~0_combout  & 
// (\instMem|data~137_combout  & (!\controller|WideOr5~4_combout ))) ) ) ) # ( !\reg_file|Mux59~4_combout  & ( \instMem|data~7_combout  & ( (!\controller|pc_sel[1]~0_combout  & (((\controller|WideOr5~4_combout  & \instMem|data~120_combout )))) # 
// (\controller|pc_sel[1]~0_combout  & (\instMem|data~137_combout  & (!\controller|WideOr5~4_combout ))) ) ) ) # ( \reg_file|Mux59~4_combout  & ( !\instMem|data~7_combout  & ( !\controller|WideOr5~4_combout  ) ) ) # ( !\reg_file|Mux59~4_combout  & ( 
// !\instMem|data~7_combout  & ( (\controller|pc_sel[1]~0_combout  & !\controller|WideOr5~4_combout ) ) ) )

	.dataa(!\instMem|data~137_combout ),
	.datab(!\controller|pc_sel[1]~0_combout ),
	.datac(!\controller|WideOr5~4_combout ),
	.datad(!\instMem|data~120_combout ),
	.datae(!\reg_file|Mux59~4_combout ),
	.dataf(!\instMem|data~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_in2_mux|out[4]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_in2_mux|out[4]~21 .extended_lut = "off";
defparam \alu_in2_mux|out[4]~21 .lut_mask = 64'h3030F0F0101CD0DC;
defparam \alu_in2_mux|out[4]~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N6
cyclonev_lcell_comb \reg_file|data[7][1]~feeder (
// Equation(s):
// \reg_file|data[7][1]~feeder_combout  = ( \rf_wrt_data_mux|out[1]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[1]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[7][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[7][1]~feeder .extended_lut = "off";
defparam \reg_file|data[7][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[7][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y24_N8
dffeas \reg_file|data[7][1] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[7][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[7][31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[7][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[7][1] .is_wysiwyg = "true";
defparam \reg_file|data[7][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y24_N53
dffeas \reg_file|data[4][1] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[1]~17_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[4][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[4][1] .is_wysiwyg = "true";
defparam \reg_file|data[4][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N11
dffeas \reg_file|data[5][1] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[1]~17_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[5][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[5][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[5][1] .is_wysiwyg = "true";
defparam \reg_file|data[5][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N14
dffeas \reg_file|data[6][1] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[1]~17_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[6][31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[6][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[6][1] .is_wysiwyg = "true";
defparam \reg_file|data[6][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N12
cyclonev_lcell_comb \reg_file|Mux62~1 (
// Equation(s):
// \reg_file|Mux62~1_combout  = ( \reg_file|data[6][1]~q  & ( \controller|rs2[0]~2_combout  & ( (\reg_file|data[4][1]~q ) # (\controller|rs2[1]~3_combout ) ) ) ) # ( !\reg_file|data[6][1]~q  & ( \controller|rs2[0]~2_combout  & ( 
// (!\controller|rs2[1]~3_combout  & \reg_file|data[4][1]~q ) ) ) ) # ( \reg_file|data[6][1]~q  & ( !\controller|rs2[0]~2_combout  & ( (!\controller|rs2[1]~3_combout  & ((\reg_file|data[5][1]~q ))) # (\controller|rs2[1]~3_combout  & (\reg_file|data[7][1]~q 
// )) ) ) ) # ( !\reg_file|data[6][1]~q  & ( !\controller|rs2[0]~2_combout  & ( (!\controller|rs2[1]~3_combout  & ((\reg_file|data[5][1]~q ))) # (\controller|rs2[1]~3_combout  & (\reg_file|data[7][1]~q )) ) ) )

	.dataa(!\controller|rs2[1]~3_combout ),
	.datab(!\reg_file|data[7][1]~q ),
	.datac(!\reg_file|data[4][1]~q ),
	.datad(!\reg_file|data[5][1]~q ),
	.datae(!\reg_file|data[6][1]~q ),
	.dataf(!\controller|rs2[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux62~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux62~1 .extended_lut = "off";
defparam \reg_file|Mux62~1 .lut_mask = 64'h11BB11BB0A0A5F5F;
defparam \reg_file|Mux62~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y20_N20
dffeas \reg_file|data[1][1] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[1]~17_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[1][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[1][1] .is_wysiwyg = "true";
defparam \reg_file|data[1][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N5
dffeas \reg_file|data[0][1] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[1]~17_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[0][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[0][1] .is_wysiwyg = "true";
defparam \reg_file|data[0][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N56
dffeas \reg_file|data[2][1] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[1]~17_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[2][31]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[2][1] .is_wysiwyg = "true";
defparam \reg_file|data[2][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N54
cyclonev_lcell_comb \reg_file|Mux62~0 (
// Equation(s):
// \reg_file|Mux62~0_combout  = ( \reg_file|data[2][1]~q  & ( \controller|rs2[0]~2_combout  & ( (\reg_file|data[0][1]~q ) # (\controller|rs2[1]~3_combout ) ) ) ) # ( !\reg_file|data[2][1]~q  & ( \controller|rs2[0]~2_combout  & ( 
// (!\controller|rs2[1]~3_combout  & \reg_file|data[0][1]~q ) ) ) ) # ( \reg_file|data[2][1]~q  & ( !\controller|rs2[0]~2_combout  & ( (!\controller|rs2[1]~3_combout  & ((\reg_file|data[1][1]~q ))) # (\controller|rs2[1]~3_combout  & (\reg_file|data[3][1]~q 
// )) ) ) ) # ( !\reg_file|data[2][1]~q  & ( !\controller|rs2[0]~2_combout  & ( (!\controller|rs2[1]~3_combout  & ((\reg_file|data[1][1]~q ))) # (\controller|rs2[1]~3_combout  & (\reg_file|data[3][1]~q )) ) ) )

	.dataa(!\controller|rs2[1]~3_combout ),
	.datab(!\reg_file|data[3][1]~q ),
	.datac(!\reg_file|data[1][1]~q ),
	.datad(!\reg_file|data[0][1]~q ),
	.datae(!\reg_file|data[2][1]~q ),
	.dataf(!\controller|rs2[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux62~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux62~0 .extended_lut = "off";
defparam \reg_file|Mux62~0 .lut_mask = 64'h1B1B1B1B00AA55FF;
defparam \reg_file|Mux62~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N8
dffeas \reg_file|data[14][1] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[1]~17_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[14][31]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[14][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[14][1] .is_wysiwyg = "true";
defparam \reg_file|data[14][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N42
cyclonev_lcell_comb \reg_file|data[15][1]~feeder (
// Equation(s):
// \reg_file|data[15][1]~feeder_combout  = \rf_wrt_data_mux|out[1]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf_wrt_data_mux|out[1]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[15][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[15][1]~feeder .extended_lut = "off";
defparam \reg_file|data[15][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|data[15][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N44
dffeas \reg_file|data[15][1] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[15][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[15][31]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[15][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[15][1] .is_wysiwyg = "true";
defparam \reg_file|data[15][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N51
cyclonev_lcell_comb \reg_file|data[12][1]~feeder (
// Equation(s):
// \reg_file|data[12][1]~feeder_combout  = ( \rf_wrt_data_mux|out[1]~17_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[1]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[12][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[12][1]~feeder .extended_lut = "off";
defparam \reg_file|data[12][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[12][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y20_N53
dffeas \reg_file|data[12][1] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[12][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[12][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[12][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[12][1] .is_wysiwyg = "true";
defparam \reg_file|data[12][1] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y20_N9
cyclonev_lcell_comb \reg_file|Mux62~3 (
// Equation(s):
// \reg_file|Mux62~3_combout  = ( \controller|rs2[0]~2_combout  & ( \reg_file|data[12][1]~q  & ( (!\controller|rs2[1]~3_combout ) # (\reg_file|data[14][1]~q ) ) ) ) # ( !\controller|rs2[0]~2_combout  & ( \reg_file|data[12][1]~q  & ( 
// (!\controller|rs2[1]~3_combout  & (\reg_file|data[13][1]~q )) # (\controller|rs2[1]~3_combout  & ((\reg_file|data[15][1]~q ))) ) ) ) # ( \controller|rs2[0]~2_combout  & ( !\reg_file|data[12][1]~q  & ( (\controller|rs2[1]~3_combout  & 
// \reg_file|data[14][1]~q ) ) ) ) # ( !\controller|rs2[0]~2_combout  & ( !\reg_file|data[12][1]~q  & ( (!\controller|rs2[1]~3_combout  & (\reg_file|data[13][1]~q )) # (\controller|rs2[1]~3_combout  & ((\reg_file|data[15][1]~q ))) ) ) )

	.dataa(!\reg_file|data[13][1]~q ),
	.datab(!\controller|rs2[1]~3_combout ),
	.datac(!\reg_file|data[14][1]~q ),
	.datad(!\reg_file|data[15][1]~q ),
	.datae(!\controller|rs2[0]~2_combout ),
	.dataf(!\reg_file|data[12][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux62~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux62~3 .extended_lut = "off";
defparam \reg_file|Mux62~3 .lut_mask = 64'h447703034477CFCF;
defparam \reg_file|Mux62~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N57
cyclonev_lcell_comb \reg_file|Mux62~4 (
// Equation(s):
// \reg_file|Mux62~4_combout  = ( \controller|rs2[2]~0_combout  & ( \reg_file|Mux62~3_combout  & ( (\controller|rs2[3]~1_combout ) # (\reg_file|Mux62~1_combout ) ) ) ) # ( !\controller|rs2[2]~0_combout  & ( \reg_file|Mux62~3_combout  & ( 
// (!\controller|rs2[3]~1_combout  & ((\reg_file|Mux62~0_combout ))) # (\controller|rs2[3]~1_combout  & (\reg_file|Mux62~2_combout )) ) ) ) # ( \controller|rs2[2]~0_combout  & ( !\reg_file|Mux62~3_combout  & ( (\reg_file|Mux62~1_combout  & 
// !\controller|rs2[3]~1_combout ) ) ) ) # ( !\controller|rs2[2]~0_combout  & ( !\reg_file|Mux62~3_combout  & ( (!\controller|rs2[3]~1_combout  & ((\reg_file|Mux62~0_combout ))) # (\controller|rs2[3]~1_combout  & (\reg_file|Mux62~2_combout )) ) ) )

	.dataa(!\reg_file|Mux62~2_combout ),
	.datab(!\reg_file|Mux62~1_combout ),
	.datac(!\controller|rs2[3]~1_combout ),
	.datad(!\reg_file|Mux62~0_combout ),
	.datae(!\controller|rs2[2]~0_combout ),
	.dataf(!\reg_file|Mux62~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux62~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux62~4 .extended_lut = "off";
defparam \reg_file|Mux62~4 .lut_mask = 64'h05F5303005F53F3F;
defparam \reg_file|Mux62~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N9
cyclonev_lcell_comb \instMem|data~90 (
// Equation(s):
// \instMem|data~90_combout  = ( \instMem|data~136_combout  & ( (\instMem|data~7_combout  & !\pc|dataOut [8]) ) )

	.dataa(!\instMem|data~7_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|dataOut [8]),
	.datae(gnd),
	.dataf(!\instMem|data~136_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~90_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~90 .extended_lut = "off";
defparam \instMem|data~90 .lut_mask = 64'h0000000055005500;
defparam \instMem|data~90 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N41
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y16_N16
dffeas \dataMem|sw_reg[0] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|sw_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|sw_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|sw_reg[0] .is_wysiwyg = "true";
defparam \dataMem|sw_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N9
cyclonev_lcell_comb \rf_wrt_data_mux|out[0]~3 (
// Equation(s):
// \rf_wrt_data_mux|out[0]~3_combout  = ( !\rf_wrt_data_mux|out[0]~2_combout  & ( \alu|Mux2~0_combout  & ( (\dataMem|data_rtl_0|auto_generated|ram_block1a0~portadataout  & (((!\alu|Mux2~3_combout  & !\alu|Mux2~1_combout )) # (\alu|Mux29~3_combout ))) ) ) ) # 
// ( !\rf_wrt_data_mux|out[0]~2_combout  & ( !\alu|Mux2~0_combout  & ( (\dataMem|data_rtl_0|auto_generated|ram_block1a0~portadataout  & ((!\alu|Mux2~3_combout ) # (\alu|Mux29~3_combout ))) ) ) )

	.dataa(!\dataMem|data_rtl_0|auto_generated|ram_block1a0~portadataout ),
	.datab(!\alu|Mux2~3_combout ),
	.datac(!\alu|Mux29~3_combout ),
	.datad(!\alu|Mux2~1_combout ),
	.datae(!\rf_wrt_data_mux|out[0]~2_combout ),
	.dataf(!\alu|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[0]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[0]~3 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[0]~3 .lut_mask = 64'h4545000045050000;
defparam \rf_wrt_data_mux|out[0]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N36
cyclonev_lcell_comb \rf_wrt_data_mux|out[0]~5 (
// Equation(s):
// \rf_wrt_data_mux|out[0]~5_combout  = ( \controller|rf_wrt_data_sel[0]~0_combout  & ( \alu|Mux29~3_combout  & ( (!\controller|pc_sel[1]~0_combout  & (!\alu|Mux2~3_combout  & ((!\alu|Mux2~1_combout ) # (!\alu|Mux2~0_combout )))) ) ) ) # ( 
// \controller|rf_wrt_data_sel[0]~0_combout  & ( !\alu|Mux29~3_combout  & ( !\controller|pc_sel[1]~0_combout  ) ) )

	.dataa(!\controller|pc_sel[1]~0_combout ),
	.datab(!\alu|Mux2~1_combout ),
	.datac(!\alu|Mux2~0_combout ),
	.datad(!\alu|Mux2~3_combout ),
	.datae(!\controller|rf_wrt_data_sel[0]~0_combout ),
	.dataf(!\alu|Mux29~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[0]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[0]~5 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[0]~5 .lut_mask = 64'h0000AAAA0000A800;
defparam \rf_wrt_data_mux|out[0]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N30
cyclonev_lcell_comb \dataMem|key_reg[0]~2 (
// Equation(s):
// \dataMem|key_reg[0]~2_combout  = ( !\KEY[0]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[0]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem|key_reg[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem|key_reg[0]~2 .extended_lut = "off";
defparam \dataMem|key_reg[0]~2 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dataMem|key_reg[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N57
cyclonev_lcell_comb \controller|mem_wrt_en~2 (
// Equation(s):
// \controller|mem_wrt_en~2_combout  = ( \controller|mem_wrt_en~1_combout  & ( !\instMem|data~14_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\instMem|data~14_combout ),
	.datae(gnd),
	.dataf(!\controller|mem_wrt_en~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mem_wrt_en~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mem_wrt_en~2 .extended_lut = "off";
defparam \controller|mem_wrt_en~2 .lut_mask = 64'h00000000FF00FF00;
defparam \controller|mem_wrt_en~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N3
cyclonev_lcell_comb \dataMem|key_reg[3]~1 (
// Equation(s):
// \dataMem|key_reg[3]~1_combout  = ( !\controller|mem_wrt_en~2_combout  & ( \alu|Mux2~0_combout  & ( (!\alu|Mux29~3_combout  & ((\alu|Mux2~3_combout ) # (\alu|Mux2~1_combout ))) ) ) ) # ( !\controller|mem_wrt_en~2_combout  & ( !\alu|Mux2~0_combout  & ( 
// (!\alu|Mux29~3_combout  & \alu|Mux2~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\alu|Mux2~1_combout ),
	.datac(!\alu|Mux29~3_combout ),
	.datad(!\alu|Mux2~3_combout ),
	.datae(!\controller|mem_wrt_en~2_combout ),
	.dataf(!\alu|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem|key_reg[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem|key_reg[3]~1 .extended_lut = "off";
defparam \dataMem|key_reg[3]~1 .lut_mask = 64'h00F0000030F00000;
defparam \dataMem|key_reg[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y16_N31
dffeas \dataMem|key_reg[0] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\dataMem|key_reg[0]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMem|key_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|key_reg [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|key_reg[0] .is_wysiwyg = "true";
defparam \dataMem|key_reg[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N39
cyclonev_lcell_comb \rf_wrt_data_mux|out[0]~4 (
// Equation(s):
// \rf_wrt_data_mux|out[0]~4_combout  = ( \alu|Mux2~1_combout  & ( \alu|Mux2~0_combout  & ( (\dataMem|key_reg [0] & ((!\alu|Mux29~3_combout ) # (\rf_wrt_data_mux|out[0]~2_combout ))) ) ) ) # ( !\alu|Mux2~1_combout  & ( \alu|Mux2~0_combout  & ( 
// (\dataMem|key_reg [0] & (((!\alu|Mux29~3_combout  & \alu|Mux2~3_combout )) # (\rf_wrt_data_mux|out[0]~2_combout ))) ) ) ) # ( \alu|Mux2~1_combout  & ( !\alu|Mux2~0_combout  & ( (\dataMem|key_reg [0] & (((!\alu|Mux29~3_combout  & \alu|Mux2~3_combout )) # 
// (\rf_wrt_data_mux|out[0]~2_combout ))) ) ) ) # ( !\alu|Mux2~1_combout  & ( !\alu|Mux2~0_combout  & ( (\dataMem|key_reg [0] & (((!\alu|Mux29~3_combout  & \alu|Mux2~3_combout )) # (\rf_wrt_data_mux|out[0]~2_combout ))) ) ) )

	.dataa(!\alu|Mux29~3_combout ),
	.datab(!\alu|Mux2~3_combout ),
	.datac(!\rf_wrt_data_mux|out[0]~2_combout ),
	.datad(!\dataMem|key_reg [0]),
	.datae(!\alu|Mux2~1_combout ),
	.dataf(!\alu|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[0]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[0]~4 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[0]~4 .lut_mask = 64'h002F002F002F00AF;
defparam \rf_wrt_data_mux|out[0]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N45
cyclonev_lcell_comb \rf_wrt_data_mux|out[0]~6 (
// Equation(s):
// \rf_wrt_data_mux|out[0]~6_combout  = ( \rf_wrt_data_mux|out[0]~5_combout  & ( \rf_wrt_data_mux|out[0]~4_combout  ) ) # ( !\rf_wrt_data_mux|out[0]~5_combout  & ( \rf_wrt_data_mux|out[0]~4_combout  & ( ((\dataMem|sw_reg [0] & 
// \rf_wrt_data_mux|out[0]~1_combout )) # (\rf_wrt_data_mux|out[0]~0_combout ) ) ) ) # ( \rf_wrt_data_mux|out[0]~5_combout  & ( !\rf_wrt_data_mux|out[0]~4_combout  & ( (((\dataMem|sw_reg [0] & \rf_wrt_data_mux|out[0]~1_combout )) # 
// (\rf_wrt_data_mux|out[0]~3_combout )) # (\rf_wrt_data_mux|out[0]~0_combout ) ) ) ) # ( !\rf_wrt_data_mux|out[0]~5_combout  & ( !\rf_wrt_data_mux|out[0]~4_combout  & ( ((\dataMem|sw_reg [0] & \rf_wrt_data_mux|out[0]~1_combout )) # 
// (\rf_wrt_data_mux|out[0]~0_combout ) ) ) )

	.dataa(!\rf_wrt_data_mux|out[0]~0_combout ),
	.datab(!\dataMem|sw_reg [0]),
	.datac(!\rf_wrt_data_mux|out[0]~1_combout ),
	.datad(!\rf_wrt_data_mux|out[0]~3_combout ),
	.datae(!\rf_wrt_data_mux|out[0]~5_combout ),
	.dataf(!\rf_wrt_data_mux|out[0]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[0]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[0]~6 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[0]~6 .lut_mask = 64'h575757FF5757FFFF;
defparam \rf_wrt_data_mux|out[0]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y24_N50
dffeas \reg_file|data[14][0] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[0]~6_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[14][31]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[14][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[14][0] .is_wysiwyg = "true";
defparam \reg_file|data[14][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y26_N12
cyclonev_lcell_comb \reg_file|data[6][0]~feeder (
// Equation(s):
// \reg_file|data[6][0]~feeder_combout  = ( \rf_wrt_data_mux|out[0]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[6][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[6][0]~feeder .extended_lut = "off";
defparam \reg_file|data[6][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[6][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y26_N14
dffeas \reg_file|data[6][0] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[6][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[6][31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[6][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[6][0] .is_wysiwyg = "true";
defparam \reg_file|data[6][0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N36
cyclonev_lcell_comb \reg_file|data[2][0]~feeder (
// Equation(s):
// \reg_file|data[2][0]~feeder_combout  = ( \rf_wrt_data_mux|out[0]~6_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[0]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[2][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[2][0]~feeder .extended_lut = "off";
defparam \reg_file|data[2][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[2][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y26_N38
dffeas \reg_file|data[2][0] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[2][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[2][31]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[2][0] .is_wysiwyg = "true";
defparam \reg_file|data[2][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N9
cyclonev_lcell_comb \reg_file|Mux31~2 (
// Equation(s):
// \reg_file|Mux31~2_combout  = ( \reg_file|data[6][0]~q  & ( \reg_file|data[2][0]~q  & ( (!\controller|rs1[3]~4_combout ) # ((!\controller|rs1[2]~3_combout  & (\reg_file|data[10][0]~q )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[14][0]~q )))) ) ) 
// ) # ( !\reg_file|data[6][0]~q  & ( \reg_file|data[2][0]~q  & ( (!\controller|rs1[3]~4_combout  & (((!\controller|rs1[2]~3_combout )))) # (\controller|rs1[3]~4_combout  & ((!\controller|rs1[2]~3_combout  & (\reg_file|data[10][0]~q )) # 
// (\controller|rs1[2]~3_combout  & ((\reg_file|data[14][0]~q ))))) ) ) ) # ( \reg_file|data[6][0]~q  & ( !\reg_file|data[2][0]~q  & ( (!\controller|rs1[3]~4_combout  & (((\controller|rs1[2]~3_combout )))) # (\controller|rs1[3]~4_combout  & 
// ((!\controller|rs1[2]~3_combout  & (\reg_file|data[10][0]~q )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[14][0]~q ))))) ) ) ) # ( !\reg_file|data[6][0]~q  & ( !\reg_file|data[2][0]~q  & ( (\controller|rs1[3]~4_combout  & 
// ((!\controller|rs1[2]~3_combout  & (\reg_file|data[10][0]~q )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[14][0]~q ))))) ) ) )

	.dataa(!\reg_file|data[10][0]~q ),
	.datab(!\controller|rs1[3]~4_combout ),
	.datac(!\controller|rs1[2]~3_combout ),
	.datad(!\reg_file|data[14][0]~q ),
	.datae(!\reg_file|data[6][0]~q ),
	.dataf(!\reg_file|data[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux31~2 .extended_lut = "off";
defparam \reg_file|Mux31~2 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \reg_file|Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y20_N14
dffeas \reg_file|data[1][0] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[0]~6_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[1][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[1][0] .is_wysiwyg = "true";
defparam \reg_file|data[1][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N32
dffeas \reg_file|data[13][0] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[0]~6_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[13][31]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[13][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[13][0] .is_wysiwyg = "true";
defparam \reg_file|data[13][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y24_N44
dffeas \reg_file|data[9][0] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[0]~6_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[9][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[9][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[9][0] .is_wysiwyg = "true";
defparam \reg_file|data[9][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N33
cyclonev_lcell_comb \reg_file|Mux31~1 (
// Equation(s):
// \reg_file|Mux31~1_combout  = ( \controller|rs1[2]~3_combout  & ( \controller|rs1[3]~4_combout  & ( \reg_file|data[13][0]~q  ) ) ) # ( !\controller|rs1[2]~3_combout  & ( \controller|rs1[3]~4_combout  & ( \reg_file|data[9][0]~q  ) ) ) # ( 
// \controller|rs1[2]~3_combout  & ( !\controller|rs1[3]~4_combout  & ( \reg_file|data[5][0]~q  ) ) ) # ( !\controller|rs1[2]~3_combout  & ( !\controller|rs1[3]~4_combout  & ( \reg_file|data[1][0]~q  ) ) )

	.dataa(!\reg_file|data[5][0]~q ),
	.datab(!\reg_file|data[1][0]~q ),
	.datac(!\reg_file|data[13][0]~q ),
	.datad(!\reg_file|data[9][0]~q ),
	.datae(!\controller|rs1[2]~3_combout ),
	.dataf(!\controller|rs1[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux31~1 .extended_lut = "off";
defparam \reg_file|Mux31~1 .lut_mask = 64'h3333555500FF0F0F;
defparam \reg_file|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y26_N8
dffeas \reg_file|data[3][0] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[0]~6_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[3][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[3][0] .is_wysiwyg = "true";
defparam \reg_file|data[3][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y21_N2
dffeas \reg_file|data[7][0] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[0]~6_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[7][31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[7][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[7][0] .is_wysiwyg = "true";
defparam \reg_file|data[7][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N59
dffeas \reg_file|data[15][0] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[0]~6_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[15][31]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[15][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[15][0] .is_wysiwyg = "true";
defparam \reg_file|data[15][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N12
cyclonev_lcell_comb \reg_file|data[11][0]~feeder (
// Equation(s):
// \reg_file|data[11][0]~feeder_combout  = \rf_wrt_data_mux|out[0]~6_combout 

	.dataa(gnd),
	.datab(!\rf_wrt_data_mux|out[0]~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[11][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[11][0]~feeder .extended_lut = "off";
defparam \reg_file|data[11][0]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file|data[11][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y23_N14
dffeas \reg_file|data[11][0] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[11][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[11][31]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[11][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[11][0] .is_wysiwyg = "true";
defparam \reg_file|data[11][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N54
cyclonev_lcell_comb \reg_file|Mux31~3 (
// Equation(s):
// \reg_file|Mux31~3_combout  = ( \reg_file|data[15][0]~q  & ( \reg_file|data[11][0]~q  & ( ((!\controller|rs1[2]~3_combout  & (\reg_file|data[3][0]~q )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[7][0]~q )))) # (\controller|rs1[3]~4_combout ) ) ) ) 
// # ( !\reg_file|data[15][0]~q  & ( \reg_file|data[11][0]~q  & ( (!\controller|rs1[3]~4_combout  & ((!\controller|rs1[2]~3_combout  & (\reg_file|data[3][0]~q )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[7][0]~q ))))) # 
// (\controller|rs1[3]~4_combout  & (((!\controller|rs1[2]~3_combout )))) ) ) ) # ( \reg_file|data[15][0]~q  & ( !\reg_file|data[11][0]~q  & ( (!\controller|rs1[3]~4_combout  & ((!\controller|rs1[2]~3_combout  & (\reg_file|data[3][0]~q )) # 
// (\controller|rs1[2]~3_combout  & ((\reg_file|data[7][0]~q ))))) # (\controller|rs1[3]~4_combout  & (((\controller|rs1[2]~3_combout )))) ) ) ) # ( !\reg_file|data[15][0]~q  & ( !\reg_file|data[11][0]~q  & ( (!\controller|rs1[3]~4_combout  & 
// ((!\controller|rs1[2]~3_combout  & (\reg_file|data[3][0]~q )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[7][0]~q ))))) ) ) )

	.dataa(!\controller|rs1[3]~4_combout ),
	.datab(!\reg_file|data[3][0]~q ),
	.datac(!\reg_file|data[7][0]~q ),
	.datad(!\controller|rs1[2]~3_combout ),
	.datae(!\reg_file|data[15][0]~q ),
	.dataf(!\reg_file|data[11][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux31~3 .extended_lut = "off";
defparam \reg_file|Mux31~3 .lut_mask = 64'h220A225F770A775F;
defparam \reg_file|Mux31~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N42
cyclonev_lcell_comb \reg_file|Mux31~4 (
// Equation(s):
// \reg_file|Mux31~4_combout  = ( \reg_file|Mux31~1_combout  & ( \reg_file|Mux31~3_combout  & ( ((!\controller|rs1[1]~2_combout  & (\reg_file|Mux31~0_combout )) # (\controller|rs1[1]~2_combout  & ((\reg_file|Mux31~2_combout )))) # 
// (\controller|rs1[0]~1_combout ) ) ) ) # ( !\reg_file|Mux31~1_combout  & ( \reg_file|Mux31~3_combout  & ( (!\controller|rs1[0]~1_combout  & ((!\controller|rs1[1]~2_combout  & (\reg_file|Mux31~0_combout )) # (\controller|rs1[1]~2_combout  & 
// ((\reg_file|Mux31~2_combout ))))) # (\controller|rs1[0]~1_combout  & (((\controller|rs1[1]~2_combout )))) ) ) ) # ( \reg_file|Mux31~1_combout  & ( !\reg_file|Mux31~3_combout  & ( (!\controller|rs1[0]~1_combout  & ((!\controller|rs1[1]~2_combout  & 
// (\reg_file|Mux31~0_combout )) # (\controller|rs1[1]~2_combout  & ((\reg_file|Mux31~2_combout ))))) # (\controller|rs1[0]~1_combout  & (((!\controller|rs1[1]~2_combout )))) ) ) ) # ( !\reg_file|Mux31~1_combout  & ( !\reg_file|Mux31~3_combout  & ( 
// (!\controller|rs1[0]~1_combout  & ((!\controller|rs1[1]~2_combout  & (\reg_file|Mux31~0_combout )) # (\controller|rs1[1]~2_combout  & ((\reg_file|Mux31~2_combout ))))) ) ) )

	.dataa(!\reg_file|Mux31~0_combout ),
	.datab(!\reg_file|Mux31~2_combout ),
	.datac(!\controller|rs1[0]~1_combout ),
	.datad(!\controller|rs1[1]~2_combout ),
	.datae(!\reg_file|Mux31~1_combout ),
	.dataf(!\reg_file|Mux31~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux31~4 .extended_lut = "off";
defparam \reg_file|Mux31~4 .lut_mask = 64'h50305F30503F5F3F;
defparam \reg_file|Mux31~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N54
cyclonev_lcell_comb \instMem|data~91 (
// Equation(s):
// \instMem|data~91_combout  = ( \instMem|data~7_combout  & ( \instMem|data~85_combout  ) ) # ( !\instMem|data~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instMem|data~85_combout ),
	.datad(gnd),
	.datae(!\instMem|data~7_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~91_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~91 .extended_lut = "off";
defparam \instMem|data~91 .lut_mask = 64'hFFFF0F0FFFFF0F0F;
defparam \instMem|data~91 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N30
cyclonev_lcell_comb \alu|Add0~13 (
// Equation(s):
// \alu|Add0~13_sumout  = SUM(( \reg_file|Mux31~4_combout  ) + ( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & (\reg_file|Mux63~4_combout )) # (\controller|WideOr5~4_combout  & ((\instMem|data~91_combout ))))) ) + ( !VCC ))
// \alu|Add0~14  = CARRY(( \reg_file|Mux31~4_combout  ) + ( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & (\reg_file|Mux63~4_combout )) # (\controller|WideOr5~4_combout  & ((\instMem|data~91_combout ))))) ) + ( !VCC ))

	.dataa(!\controller|WideOr5~4_combout ),
	.datab(!\controller|pc_sel[1]~0_combout ),
	.datac(!\reg_file|Mux63~4_combout ),
	.datad(!\reg_file|Mux31~4_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~91_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~13_sumout ),
	.cout(\alu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~13 .extended_lut = "off";
defparam \alu|Add0~13 .lut_mask = 64'h0000F7B3000000FF;
defparam \alu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N48
cyclonev_lcell_comb \alu|Add0~21 (
// Equation(s):
// \alu|Add0~21_sumout  = SUM(( \reg_file|Mux25~4_combout  ) + ( \alu_in2_mux|out[6]~19_combout  ) + ( \alu|Add0~34  ))
// \alu|Add0~22  = CARRY(( \reg_file|Mux25~4_combout  ) + ( \alu_in2_mux|out[6]~19_combout  ) + ( \alu|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_in2_mux|out[6]~19_combout ),
	.datad(!\reg_file|Mux25~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~21_sumout ),
	.cout(\alu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~21 .extended_lut = "off";
defparam \alu|Add0~21 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N51
cyclonev_lcell_comb \alu|Add0~25 (
// Equation(s):
// \alu|Add0~25_sumout  = SUM(( \alu_in2_mux|out[7]~20_combout  ) + ( \reg_file|Mux24~4_combout  ) + ( \alu|Add0~22  ))
// \alu|Add0~26  = CARRY(( \alu_in2_mux|out[7]~20_combout  ) + ( \reg_file|Mux24~4_combout  ) + ( \alu|Add0~22  ))

	.dataa(!\reg_file|Mux24~4_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu_in2_mux|out[7]~20_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~25_sumout ),
	.cout(\alu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~25 .extended_lut = "off";
defparam \alu|Add0~25 .lut_mask = 64'h0000AAAA000000FF;
defparam \alu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N54
cyclonev_lcell_comb \alu|Add0~37 (
// Equation(s):
// \alu|Add0~37_sumout  = SUM(( \alu_in2_mux|out[8]~17_combout  ) + ( \reg_file|Mux23~4_combout  ) + ( \alu|Add0~26  ))
// \alu|Add0~38  = CARRY(( \alu_in2_mux|out[8]~17_combout  ) + ( \reg_file|Mux23~4_combout  ) + ( \alu|Add0~26  ))

	.dataa(!\alu_in2_mux|out[8]~17_combout ),
	.datab(!\reg_file|Mux23~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~37_sumout ),
	.cout(\alu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~37 .extended_lut = "off";
defparam \alu|Add0~37 .lut_mask = 64'h0000CCCC00005555;
defparam \alu|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N57
cyclonev_lcell_comb \alu|Add0~41 (
// Equation(s):
// \alu|Add0~41_sumout  = SUM(( \reg_file|Mux22~4_combout  ) + ( \alu_in2_mux|out[9]~18_combout  ) + ( \alu|Add0~38  ))
// \alu|Add0~42  = CARRY(( \reg_file|Mux22~4_combout  ) + ( \alu_in2_mux|out[9]~18_combout  ) + ( \alu|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_in2_mux|out[9]~18_combout ),
	.datad(!\reg_file|Mux22~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~41_sumout ),
	.cout(\alu|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~41 .extended_lut = "off";
defparam \alu|Add0~41 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N30
cyclonev_lcell_comb \alu|Add0~45 (
// Equation(s):
// \alu|Add0~45_sumout  = SUM(( \reg_file|Mux21~4_combout  ) + ( \alu_in2_mux|out[10]~15_combout  ) + ( \alu|Add0~42  ))
// \alu|Add0~46  = CARRY(( \reg_file|Mux21~4_combout  ) + ( \alu_in2_mux|out[10]~15_combout  ) + ( \alu|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_in2_mux|out[10]~15_combout ),
	.datad(!\reg_file|Mux21~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~45_sumout ),
	.cout(\alu|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~45 .extended_lut = "off";
defparam \alu|Add0~45 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N0
cyclonev_lcell_comb \alu|Mux21~0 (
// Equation(s):
// \alu|Mux21~0_combout  = ( !\reg_file|Mux21~4_combout  & ( !\alu_in2_mux|out[10]~15_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu_in2_mux|out[10]~15_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux21~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux21~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux21~0 .extended_lut = "off";
defparam \alu|Mux21~0 .lut_mask = 64'hFF00FF0000000000;
defparam \alu|Mux21~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N18
cyclonev_lcell_comb \alu|Mux21~1 (
// Equation(s):
// \alu|Mux21~1_combout  = ( \alu|Add0~45_sumout  & ( \alu|Mux21~0_combout  & ( (!\controller|WideOr2~2_combout  & (\alu|Mux29~1_combout  & ((!\controller|WideOr3~2_combout ) # (\alu|Add1~45_sumout )))) ) ) ) # ( !\alu|Add0~45_sumout  & ( 
// \alu|Mux21~0_combout  & ( (!\controller|WideOr2~2_combout  & (\alu|Mux29~1_combout  & (\alu|Add1~45_sumout  & \controller|WideOr3~2_combout ))) ) ) ) # ( \alu|Add0~45_sumout  & ( !\alu|Mux21~0_combout  & ( (\alu|Mux29~1_combout  & 
// (((!\controller|WideOr3~2_combout ) # (\alu|Add1~45_sumout )) # (\controller|WideOr2~2_combout ))) ) ) ) # ( !\alu|Add0~45_sumout  & ( !\alu|Mux21~0_combout  & ( (\alu|Mux29~1_combout  & (((\alu|Add1~45_sumout  & \controller|WideOr3~2_combout )) # 
// (\controller|WideOr2~2_combout ))) ) ) )

	.dataa(!\controller|WideOr2~2_combout ),
	.datab(!\alu|Mux29~1_combout ),
	.datac(!\alu|Add1~45_sumout ),
	.datad(!\controller|WideOr3~2_combout ),
	.datae(!\alu|Add0~45_sumout ),
	.dataf(!\alu|Mux21~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux21~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux21~1 .extended_lut = "off";
defparam \alu|Mux21~1 .lut_mask = 64'h1113331300022202;
defparam \alu|Mux21~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N51
cyclonev_lcell_comb \alu|Mux21~3 (
// Equation(s):
// \alu|Mux21~3_combout  = ( \alu|Mux21~1_combout  ) # ( !\alu|Mux21~1_combout  & ( \alu|Mux21~2_combout  ) )

	.dataa(!\alu|Mux21~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Mux21~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux21~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux21~3 .extended_lut = "off";
defparam \alu|Mux21~3 .lut_mask = 64'h55555555FFFFFFFF;
defparam \alu|Mux21~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N24
cyclonev_lcell_comb \alu_in2_mux|out[11]~16 (
// Equation(s):
// \alu_in2_mux|out[11]~16_combout  = ( \controller|pc_sel[1]~0_combout  & ( \reg_file|Mux52~4_combout  & ( (\instMem|data~80_combout  & !\controller|WideOr5~4_combout ) ) ) ) # ( !\controller|pc_sel[1]~0_combout  & ( \reg_file|Mux52~4_combout  & ( 
// (!\controller|WideOr5~4_combout ) # (\instMem|data~80_combout ) ) ) ) # ( \controller|pc_sel[1]~0_combout  & ( !\reg_file|Mux52~4_combout  & ( (\instMem|data~80_combout  & !\controller|WideOr5~4_combout ) ) ) ) # ( !\controller|pc_sel[1]~0_combout  & ( 
// !\reg_file|Mux52~4_combout  & ( (\instMem|data~80_combout  & \controller|WideOr5~4_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\instMem|data~80_combout ),
	.datad(!\controller|WideOr5~4_combout ),
	.datae(!\controller|pc_sel[1]~0_combout ),
	.dataf(!\reg_file|Mux52~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_in2_mux|out[11]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_in2_mux|out[11]~16 .extended_lut = "off";
defparam \alu_in2_mux|out[11]~16 .lut_mask = 64'h000F0F00FF0F0F00;
defparam \alu_in2_mux|out[11]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y26_N27
cyclonev_lcell_comb \alu|Mux20~2 (
// Equation(s):
// \alu|Mux20~2_combout  = ( \alu_in2_mux|out[11]~16_combout  & ( \reg_file|Mux20~4_combout  & ( (\alu|Mux19~1_combout  & ((!\alu|Mux19~0_combout ) # ((\controller|WideOr2~2_combout  & \controller|WideOr3~2_combout )))) ) ) ) # ( 
// !\alu_in2_mux|out[11]~16_combout  & ( \reg_file|Mux20~4_combout  & ( (!\controller|WideOr2~2_combout  & (\alu|Mux19~1_combout  & \alu|Mux19~0_combout )) ) ) ) # ( \alu_in2_mux|out[11]~16_combout  & ( !\reg_file|Mux20~4_combout  & ( 
// (!\controller|WideOr2~2_combout  & (\alu|Mux19~1_combout  & \alu|Mux19~0_combout )) ) ) ) # ( !\alu_in2_mux|out[11]~16_combout  & ( !\reg_file|Mux20~4_combout  & ( (\alu|Mux19~1_combout  & (\alu|Mux19~0_combout  & ((\controller|WideOr3~2_combout ) # 
// (\controller|WideOr2~2_combout )))) ) ) )

	.dataa(!\controller|WideOr2~2_combout ),
	.datab(!\controller|WideOr3~2_combout ),
	.datac(!\alu|Mux19~1_combout ),
	.datad(!\alu|Mux19~0_combout ),
	.datae(!\alu_in2_mux|out[11]~16_combout ),
	.dataf(!\reg_file|Mux20~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux20~2 .extended_lut = "off";
defparam \alu|Mux20~2 .lut_mask = 64'h0007000A000A0F01;
defparam \alu|Mux20~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N15
cyclonev_lcell_comb \alu|Mux20~3 (
// Equation(s):
// \alu|Mux20~3_combout  = ( \alu|Mux20~1_combout  ) # ( !\alu|Mux20~1_combout  & ( \alu|Mux20~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu|Mux20~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Mux20~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux20~3 .extended_lut = "off";
defparam \alu|Mux20~3 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \alu|Mux20~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y25_N56
dffeas \reg_file|data[11][31] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[31]~77_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[11][31]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[11][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[11][31] .is_wysiwyg = "true";
defparam \reg_file|data[11][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y25_N41
dffeas \reg_file|data[8][31] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[31]~77_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[8][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[8][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[8][31] .is_wysiwyg = "true";
defparam \reg_file|data[8][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N27
cyclonev_lcell_comb \reg_file|Mux0~2 (
// Equation(s):
// \reg_file|Mux0~2_combout  = ( \reg_file|data[8][31]~q  & ( \controller|rs1[1]~2_combout  & ( (!\controller|rs1[0]~1_combout  & (\reg_file|data[10][31]~q )) # (\controller|rs1[0]~1_combout  & ((\reg_file|data[11][31]~q ))) ) ) ) # ( 
// !\reg_file|data[8][31]~q  & ( \controller|rs1[1]~2_combout  & ( (!\controller|rs1[0]~1_combout  & (\reg_file|data[10][31]~q )) # (\controller|rs1[0]~1_combout  & ((\reg_file|data[11][31]~q ))) ) ) ) # ( \reg_file|data[8][31]~q  & ( 
// !\controller|rs1[1]~2_combout  & ( (!\controller|rs1[0]~1_combout ) # (\reg_file|data[9][31]~q ) ) ) ) # ( !\reg_file|data[8][31]~q  & ( !\controller|rs1[1]~2_combout  & ( (\controller|rs1[0]~1_combout  & \reg_file|data[9][31]~q ) ) ) )

	.dataa(!\reg_file|data[10][31]~q ),
	.datab(!\controller|rs1[0]~1_combout ),
	.datac(!\reg_file|data[11][31]~q ),
	.datad(!\reg_file|data[9][31]~q ),
	.datae(!\reg_file|data[8][31]~q ),
	.dataf(!\controller|rs1[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux0~2 .extended_lut = "off";
defparam \reg_file|Mux0~2 .lut_mask = 64'h0033CCFF47474747;
defparam \reg_file|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y21_N38
dffeas \reg_file|data[15][31] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[31]~77_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[15][31]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[15][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[15][31] .is_wysiwyg = "true";
defparam \reg_file|data[15][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y23_N53
dffeas \reg_file|data[13][31] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[31]~77_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[13][31]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[13][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[13][31] .is_wysiwyg = "true";
defparam \reg_file|data[13][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N54
cyclonev_lcell_comb \reg_file|data[14][31]~feeder (
// Equation(s):
// \reg_file|data[14][31]~feeder_combout  = ( \rf_wrt_data_mux|out[31]~77_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[31]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[14][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[14][31]~feeder .extended_lut = "off";
defparam \reg_file|data[14][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[14][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y23_N56
dffeas \reg_file|data[14][31] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[14][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[14][31]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[14][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[14][31] .is_wysiwyg = "true";
defparam \reg_file|data[14][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N54
cyclonev_lcell_comb \reg_file|Mux0~3 (
// Equation(s):
// \reg_file|Mux0~3_combout  = ( \reg_file|data[14][31]~q  & ( \controller|rs1[1]~2_combout  & ( (!\controller|rs1[0]~1_combout ) # (\reg_file|data[15][31]~q ) ) ) ) # ( !\reg_file|data[14][31]~q  & ( \controller|rs1[1]~2_combout  & ( 
// (\reg_file|data[15][31]~q  & \controller|rs1[0]~1_combout ) ) ) ) # ( \reg_file|data[14][31]~q  & ( !\controller|rs1[1]~2_combout  & ( (!\controller|rs1[0]~1_combout  & (\reg_file|data[12][31]~q )) # (\controller|rs1[0]~1_combout  & 
// ((\reg_file|data[13][31]~q ))) ) ) ) # ( !\reg_file|data[14][31]~q  & ( !\controller|rs1[1]~2_combout  & ( (!\controller|rs1[0]~1_combout  & (\reg_file|data[12][31]~q )) # (\controller|rs1[0]~1_combout  & ((\reg_file|data[13][31]~q ))) ) ) )

	.dataa(!\reg_file|data[12][31]~q ),
	.datab(!\reg_file|data[15][31]~q ),
	.datac(!\reg_file|data[13][31]~q ),
	.datad(!\controller|rs1[0]~1_combout ),
	.datae(!\reg_file|data[14][31]~q ),
	.dataf(!\controller|rs1[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux0~3 .extended_lut = "off";
defparam \reg_file|Mux0~3 .lut_mask = 64'h550F550F0033FF33;
defparam \reg_file|Mux0~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N17
dffeas \reg_file|data[2][31] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[31]~77_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[2][31]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[2][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[2][31] .is_wysiwyg = "true";
defparam \reg_file|data[2][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y25_N44
dffeas \reg_file|data[3][31] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[31]~77_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[3][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[3][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[3][31] .is_wysiwyg = "true";
defparam \reg_file|data[3][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N3
cyclonev_lcell_comb \reg_file|data[0][31]~feeder (
// Equation(s):
// \reg_file|data[0][31]~feeder_combout  = ( \rf_wrt_data_mux|out[31]~77_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[31]~77_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[0][31]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[0][31]~feeder .extended_lut = "off";
defparam \reg_file|data[0][31]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[0][31]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y18_N5
dffeas \reg_file|data[0][31] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[0][31]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[0][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[0][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[0][31] .is_wysiwyg = "true";
defparam \reg_file|data[0][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N30
cyclonev_lcell_comb \reg_file|Mux0~0 (
// Equation(s):
// \reg_file|Mux0~0_combout  = ( \reg_file|data[0][31]~q  & ( \controller|rs1[1]~2_combout  & ( (!\controller|rs1[0]~1_combout  & (\reg_file|data[2][31]~q )) # (\controller|rs1[0]~1_combout  & ((\reg_file|data[3][31]~q ))) ) ) ) # ( !\reg_file|data[0][31]~q  
// & ( \controller|rs1[1]~2_combout  & ( (!\controller|rs1[0]~1_combout  & (\reg_file|data[2][31]~q )) # (\controller|rs1[0]~1_combout  & ((\reg_file|data[3][31]~q ))) ) ) ) # ( \reg_file|data[0][31]~q  & ( !\controller|rs1[1]~2_combout  & ( 
// (!\controller|rs1[0]~1_combout ) # (\reg_file|data[1][31]~q ) ) ) ) # ( !\reg_file|data[0][31]~q  & ( !\controller|rs1[1]~2_combout  & ( (\reg_file|data[1][31]~q  & \controller|rs1[0]~1_combout ) ) ) )

	.dataa(!\reg_file|data[1][31]~q ),
	.datab(!\reg_file|data[2][31]~q ),
	.datac(!\reg_file|data[3][31]~q ),
	.datad(!\controller|rs1[0]~1_combout ),
	.datae(!\reg_file|data[0][31]~q ),
	.dataf(!\controller|rs1[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux0~0 .extended_lut = "off";
defparam \reg_file|Mux0~0 .lut_mask = 64'h0055FF55330F330F;
defparam \reg_file|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N15
cyclonev_lcell_comb \reg_file|Mux0~4 (
// Equation(s):
// \reg_file|Mux0~4_combout  = ( \controller|rs1[2]~3_combout  & ( \reg_file|Mux0~0_combout  & ( (!\controller|rs1[3]~4_combout  & (\reg_file|Mux0~1_combout )) # (\controller|rs1[3]~4_combout  & ((\reg_file|Mux0~3_combout ))) ) ) ) # ( 
// !\controller|rs1[2]~3_combout  & ( \reg_file|Mux0~0_combout  & ( (!\controller|rs1[3]~4_combout ) # (\reg_file|Mux0~2_combout ) ) ) ) # ( \controller|rs1[2]~3_combout  & ( !\reg_file|Mux0~0_combout  & ( (!\controller|rs1[3]~4_combout  & 
// (\reg_file|Mux0~1_combout )) # (\controller|rs1[3]~4_combout  & ((\reg_file|Mux0~3_combout ))) ) ) ) # ( !\controller|rs1[2]~3_combout  & ( !\reg_file|Mux0~0_combout  & ( (\reg_file|Mux0~2_combout  & \controller|rs1[3]~4_combout ) ) ) )

	.dataa(!\reg_file|Mux0~1_combout ),
	.datab(!\reg_file|Mux0~2_combout ),
	.datac(!\reg_file|Mux0~3_combout ),
	.datad(!\controller|rs1[3]~4_combout ),
	.datae(!\controller|rs1[2]~3_combout ),
	.dataf(!\reg_file|Mux0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux0~4 .extended_lut = "off";
defparam \reg_file|Mux0~4 .lut_mask = 64'h0033550FFF33550F;
defparam \reg_file|Mux0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N3
cyclonev_lcell_comb \reg_file|data[5][30]~feeder (
// Equation(s):
// \reg_file|data[5][30]~feeder_combout  = ( \rf_wrt_data_mux|out[30]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[30]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[5][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[5][30]~feeder .extended_lut = "off";
defparam \reg_file|data[5][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[5][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y18_N5
dffeas \reg_file|data[5][30] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[5][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[5][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[5][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[5][30] .is_wysiwyg = "true";
defparam \reg_file|data[5][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y20_N26
dffeas \reg_file|data[13][30] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[30]~45_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[13][31]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[13][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[13][30] .is_wysiwyg = "true";
defparam \reg_file|data[13][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N53
dffeas \reg_file|data[9][30] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[30]~45_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[9][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[9][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[9][30] .is_wysiwyg = "true";
defparam \reg_file|data[9][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N15
cyclonev_lcell_comb \reg_file|Mux1~1 (
// Equation(s):
// \reg_file|Mux1~1_combout  = ( \controller|rs1[2]~3_combout  & ( \reg_file|data[9][30]~q  & ( (!\controller|rs1[3]~4_combout  & (\reg_file|data[5][30]~q )) # (\controller|rs1[3]~4_combout  & ((\reg_file|data[13][30]~q ))) ) ) ) # ( 
// !\controller|rs1[2]~3_combout  & ( \reg_file|data[9][30]~q  & ( (\controller|rs1[3]~4_combout ) # (\reg_file|data[1][30]~q ) ) ) ) # ( \controller|rs1[2]~3_combout  & ( !\reg_file|data[9][30]~q  & ( (!\controller|rs1[3]~4_combout  & 
// (\reg_file|data[5][30]~q )) # (\controller|rs1[3]~4_combout  & ((\reg_file|data[13][30]~q ))) ) ) ) # ( !\controller|rs1[2]~3_combout  & ( !\reg_file|data[9][30]~q  & ( (\reg_file|data[1][30]~q  & !\controller|rs1[3]~4_combout ) ) ) )

	.dataa(!\reg_file|data[1][30]~q ),
	.datab(!\controller|rs1[3]~4_combout ),
	.datac(!\reg_file|data[5][30]~q ),
	.datad(!\reg_file|data[13][30]~q ),
	.datae(!\controller|rs1[2]~3_combout ),
	.dataf(!\reg_file|data[9][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux1~1 .extended_lut = "off";
defparam \reg_file|Mux1~1 .lut_mask = 64'h44440C3F77770C3F;
defparam \reg_file|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N6
cyclonev_lcell_comb \reg_file|data[10][30]~feeder (
// Equation(s):
// \reg_file|data[10][30]~feeder_combout  = \rf_wrt_data_mux|out[30]~45_combout 

	.dataa(!\rf_wrt_data_mux|out[30]~45_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[10][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[10][30]~feeder .extended_lut = "off";
defparam \reg_file|data[10][30]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_file|data[10][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y22_N8
dffeas \reg_file|data[10][30] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[10][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[10][31]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[10][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[10][30] .is_wysiwyg = "true";
defparam \reg_file|data[10][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N53
dffeas \reg_file|data[14][30] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[30]~45_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[14][31]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[14][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[14][30] .is_wysiwyg = "true";
defparam \reg_file|data[14][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N14
dffeas \reg_file|data[6][30] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[30]~45_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[6][31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[6][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[6][30] .is_wysiwyg = "true";
defparam \reg_file|data[6][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N54
cyclonev_lcell_comb \reg_file|Mux1~2 (
// Equation(s):
// \reg_file|Mux1~2_combout  = ( \reg_file|data[14][30]~q  & ( \reg_file|data[6][30]~q  & ( ((!\controller|rs1[3]~4_combout  & (\reg_file|data[2][30]~q )) # (\controller|rs1[3]~4_combout  & ((\reg_file|data[10][30]~q )))) # (\controller|rs1[2]~3_combout ) ) 
// ) ) # ( !\reg_file|data[14][30]~q  & ( \reg_file|data[6][30]~q  & ( (!\controller|rs1[2]~3_combout  & ((!\controller|rs1[3]~4_combout  & (\reg_file|data[2][30]~q )) # (\controller|rs1[3]~4_combout  & ((\reg_file|data[10][30]~q ))))) # 
// (\controller|rs1[2]~3_combout  & (((!\controller|rs1[3]~4_combout )))) ) ) ) # ( \reg_file|data[14][30]~q  & ( !\reg_file|data[6][30]~q  & ( (!\controller|rs1[2]~3_combout  & ((!\controller|rs1[3]~4_combout  & (\reg_file|data[2][30]~q )) # 
// (\controller|rs1[3]~4_combout  & ((\reg_file|data[10][30]~q ))))) # (\controller|rs1[2]~3_combout  & (((\controller|rs1[3]~4_combout )))) ) ) ) # ( !\reg_file|data[14][30]~q  & ( !\reg_file|data[6][30]~q  & ( (!\controller|rs1[2]~3_combout  & 
// ((!\controller|rs1[3]~4_combout  & (\reg_file|data[2][30]~q )) # (\controller|rs1[3]~4_combout  & ((\reg_file|data[10][30]~q ))))) ) ) )

	.dataa(!\reg_file|data[2][30]~q ),
	.datab(!\reg_file|data[10][30]~q ),
	.datac(!\controller|rs1[2]~3_combout ),
	.datad(!\controller|rs1[3]~4_combout ),
	.datae(!\reg_file|data[14][30]~q ),
	.dataf(!\reg_file|data[6][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux1~2 .extended_lut = "off";
defparam \reg_file|Mux1~2 .lut_mask = 64'h5030503F5F305F3F;
defparam \reg_file|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y17_N41
dffeas \reg_file|data[3][30] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[30]~45_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[3][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[3][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[3][30] .is_wysiwyg = "true";
defparam \reg_file|data[3][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N18
cyclonev_lcell_comb \reg_file|data[11][30]~feeder (
// Equation(s):
// \reg_file|data[11][30]~feeder_combout  = ( \rf_wrt_data_mux|out[30]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[30]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[11][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[11][30]~feeder .extended_lut = "off";
defparam \reg_file|data[11][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[11][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N20
dffeas \reg_file|data[11][30] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[11][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[11][31]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[11][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[11][30] .is_wysiwyg = "true";
defparam \reg_file|data[11][30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y26_N24
cyclonev_lcell_comb \reg_file|data[7][30]~feeder (
// Equation(s):
// \reg_file|data[7][30]~feeder_combout  = ( \rf_wrt_data_mux|out[30]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[30]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[7][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[7][30]~feeder .extended_lut = "off";
defparam \reg_file|data[7][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[7][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y26_N26
dffeas \reg_file|data[7][30] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[7][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[7][31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[7][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[7][30] .is_wysiwyg = "true";
defparam \reg_file|data[7][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N21
cyclonev_lcell_comb \reg_file|Mux1~3 (
// Equation(s):
// \reg_file|Mux1~3_combout  = ( \controller|rs1[2]~3_combout  & ( \reg_file|data[7][30]~q  & ( (!\controller|rs1[3]~4_combout ) # (\reg_file|data[15][30]~q ) ) ) ) # ( !\controller|rs1[2]~3_combout  & ( \reg_file|data[7][30]~q  & ( 
// (!\controller|rs1[3]~4_combout  & (\reg_file|data[3][30]~q )) # (\controller|rs1[3]~4_combout  & ((\reg_file|data[11][30]~q ))) ) ) ) # ( \controller|rs1[2]~3_combout  & ( !\reg_file|data[7][30]~q  & ( (\reg_file|data[15][30]~q  & 
// \controller|rs1[3]~4_combout ) ) ) ) # ( !\controller|rs1[2]~3_combout  & ( !\reg_file|data[7][30]~q  & ( (!\controller|rs1[3]~4_combout  & (\reg_file|data[3][30]~q )) # (\controller|rs1[3]~4_combout  & ((\reg_file|data[11][30]~q ))) ) ) )

	.dataa(!\reg_file|data[15][30]~q ),
	.datab(!\controller|rs1[3]~4_combout ),
	.datac(!\reg_file|data[3][30]~q ),
	.datad(!\reg_file|data[11][30]~q ),
	.datae(!\controller|rs1[2]~3_combout ),
	.dataf(!\reg_file|data[7][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux1~3 .extended_lut = "off";
defparam \reg_file|Mux1~3 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \reg_file|Mux1~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N3
cyclonev_lcell_comb \reg_file|Mux1~4 (
// Equation(s):
// \reg_file|Mux1~4_combout  = ( \controller|rs1[0]~1_combout  & ( \reg_file|Mux1~3_combout  & ( (\controller|rs1[1]~2_combout ) # (\reg_file|Mux1~1_combout ) ) ) ) # ( !\controller|rs1[0]~1_combout  & ( \reg_file|Mux1~3_combout  & ( 
// (!\controller|rs1[1]~2_combout  & (\reg_file|Mux1~0_combout )) # (\controller|rs1[1]~2_combout  & ((\reg_file|Mux1~2_combout ))) ) ) ) # ( \controller|rs1[0]~1_combout  & ( !\reg_file|Mux1~3_combout  & ( (\reg_file|Mux1~1_combout  & 
// !\controller|rs1[1]~2_combout ) ) ) ) # ( !\controller|rs1[0]~1_combout  & ( !\reg_file|Mux1~3_combout  & ( (!\controller|rs1[1]~2_combout  & (\reg_file|Mux1~0_combout )) # (\controller|rs1[1]~2_combout  & ((\reg_file|Mux1~2_combout ))) ) ) )

	.dataa(!\reg_file|Mux1~0_combout ),
	.datab(!\reg_file|Mux1~1_combout ),
	.datac(!\controller|rs1[1]~2_combout ),
	.datad(!\reg_file|Mux1~2_combout ),
	.datae(!\controller|rs1[0]~1_combout ),
	.dataf(!\reg_file|Mux1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux1~4 .extended_lut = "off";
defparam \reg_file|Mux1~4 .lut_mask = 64'h505F3030505F3F3F;
defparam \reg_file|Mux1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N9
cyclonev_lcell_comb \reg_file|data[3][28]~feeder (
// Equation(s):
// \reg_file|data[3][28]~feeder_combout  = \rf_wrt_data_mux|out[28]~65_combout 

	.dataa(!\rf_wrt_data_mux|out[28]~65_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[3][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[3][28]~feeder .extended_lut = "off";
defparam \reg_file|data[3][28]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_file|data[3][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N11
dffeas \reg_file|data[3][28] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[3][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[3][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[3][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[3][28] .is_wysiwyg = "true";
defparam \reg_file|data[3][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y21_N5
dffeas \reg_file|data[7][28] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[28]~65_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[7][31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[7][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[7][28] .is_wysiwyg = "true";
defparam \reg_file|data[7][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N22
dffeas \reg_file|data[11][28] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[28]~65_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[11][31]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[11][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[11][28] .is_wysiwyg = "true";
defparam \reg_file|data[11][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N21
cyclonev_lcell_comb \reg_file|Mux3~3 (
// Equation(s):
// \reg_file|Mux3~3_combout  = ( \reg_file|data[11][28]~q  & ( \reg_file|data[3][28]~q  & ( (!\controller|rs1[2]~3_combout ) # ((!\controller|rs1[3]~4_combout  & ((\reg_file|data[7][28]~q ))) # (\controller|rs1[3]~4_combout  & (\reg_file|data[15][28]~q ))) ) 
// ) ) # ( !\reg_file|data[11][28]~q  & ( \reg_file|data[3][28]~q  & ( (!\controller|rs1[3]~4_combout  & (((!\controller|rs1[2]~3_combout ) # (\reg_file|data[7][28]~q )))) # (\controller|rs1[3]~4_combout  & (\reg_file|data[15][28]~q  & 
// ((\controller|rs1[2]~3_combout )))) ) ) ) # ( \reg_file|data[11][28]~q  & ( !\reg_file|data[3][28]~q  & ( (!\controller|rs1[3]~4_combout  & (((\reg_file|data[7][28]~q  & \controller|rs1[2]~3_combout )))) # (\controller|rs1[3]~4_combout  & 
// (((!\controller|rs1[2]~3_combout )) # (\reg_file|data[15][28]~q ))) ) ) ) # ( !\reg_file|data[11][28]~q  & ( !\reg_file|data[3][28]~q  & ( (\controller|rs1[2]~3_combout  & ((!\controller|rs1[3]~4_combout  & ((\reg_file|data[7][28]~q ))) # 
// (\controller|rs1[3]~4_combout  & (\reg_file|data[15][28]~q )))) ) ) )

	.dataa(!\reg_file|data[15][28]~q ),
	.datab(!\reg_file|data[7][28]~q ),
	.datac(!\controller|rs1[3]~4_combout ),
	.datad(!\controller|rs1[2]~3_combout ),
	.datae(!\reg_file|data[11][28]~q ),
	.dataf(!\reg_file|data[3][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux3~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux3~3 .extended_lut = "off";
defparam \reg_file|Mux3~3 .lut_mask = 64'h00350F35F035FF35;
defparam \reg_file|Mux3~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N13
dffeas \reg_file|data[2][28] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[28]~65_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[2][31]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[2][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[2][28] .is_wysiwyg = "true";
defparam \reg_file|data[2][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N24
cyclonev_lcell_comb \reg_file|data[10][28]~feeder (
// Equation(s):
// \reg_file|data[10][28]~feeder_combout  = \rf_wrt_data_mux|out[28]~65_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf_wrt_data_mux|out[28]~65_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[10][28]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[10][28]~feeder .extended_lut = "off";
defparam \reg_file|data[10][28]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|data[10][28]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N26
dffeas \reg_file|data[10][28] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[10][28]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[10][31]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[10][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[10][28] .is_wysiwyg = "true";
defparam \reg_file|data[10][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N23
dffeas \reg_file|data[6][28] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[28]~65_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[6][31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[6][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[6][28] .is_wysiwyg = "true";
defparam \reg_file|data[6][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N37
dffeas \reg_file|data[14][28] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[28]~65_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[14][31]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[14][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[14][28] .is_wysiwyg = "true";
defparam \reg_file|data[14][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N21
cyclonev_lcell_comb \reg_file|Mux3~2 (
// Equation(s):
// \reg_file|Mux3~2_combout  = ( \reg_file|data[6][28]~q  & ( \reg_file|data[14][28]~q  & ( ((!\controller|rs1[3]~4_combout  & (\reg_file|data[2][28]~q )) # (\controller|rs1[3]~4_combout  & ((\reg_file|data[10][28]~q )))) # (\controller|rs1[2]~3_combout ) ) 
// ) ) # ( !\reg_file|data[6][28]~q  & ( \reg_file|data[14][28]~q  & ( (!\controller|rs1[3]~4_combout  & (\reg_file|data[2][28]~q  & ((!\controller|rs1[2]~3_combout )))) # (\controller|rs1[3]~4_combout  & (((\controller|rs1[2]~3_combout ) # 
// (\reg_file|data[10][28]~q )))) ) ) ) # ( \reg_file|data[6][28]~q  & ( !\reg_file|data[14][28]~q  & ( (!\controller|rs1[3]~4_combout  & (((\controller|rs1[2]~3_combout )) # (\reg_file|data[2][28]~q ))) # (\controller|rs1[3]~4_combout  & 
// (((\reg_file|data[10][28]~q  & !\controller|rs1[2]~3_combout )))) ) ) ) # ( !\reg_file|data[6][28]~q  & ( !\reg_file|data[14][28]~q  & ( (!\controller|rs1[2]~3_combout  & ((!\controller|rs1[3]~4_combout  & (\reg_file|data[2][28]~q )) # 
// (\controller|rs1[3]~4_combout  & ((\reg_file|data[10][28]~q ))))) ) ) )

	.dataa(!\controller|rs1[3]~4_combout ),
	.datab(!\reg_file|data[2][28]~q ),
	.datac(!\reg_file|data[10][28]~q ),
	.datad(!\controller|rs1[2]~3_combout ),
	.datae(!\reg_file|data[6][28]~q ),
	.dataf(!\reg_file|data[14][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux3~2 .extended_lut = "off";
defparam \reg_file|Mux3~2 .lut_mask = 64'h270027AA275527FF;
defparam \reg_file|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N59
dffeas \reg_file|data[12][28] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[28]~65_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[12][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[12][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[12][28] .is_wysiwyg = "true";
defparam \reg_file|data[12][28] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N32
dffeas \reg_file|data[8][28] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[28]~65_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[8][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[8][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[8][28] .is_wysiwyg = "true";
defparam \reg_file|data[8][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N30
cyclonev_lcell_comb \reg_file|Mux3~0 (
// Equation(s):
// \reg_file|Mux3~0_combout  = ( \reg_file|data[8][28]~q  & ( \controller|rs1[3]~4_combout  & ( (!\controller|rs1[2]~3_combout ) # (\reg_file|data[12][28]~q ) ) ) ) # ( !\reg_file|data[8][28]~q  & ( \controller|rs1[3]~4_combout  & ( 
// (\controller|rs1[2]~3_combout  & \reg_file|data[12][28]~q ) ) ) ) # ( \reg_file|data[8][28]~q  & ( !\controller|rs1[3]~4_combout  & ( (!\controller|rs1[2]~3_combout  & ((\reg_file|data[0][28]~q ))) # (\controller|rs1[2]~3_combout  & 
// (\reg_file|data[4][28]~q )) ) ) ) # ( !\reg_file|data[8][28]~q  & ( !\controller|rs1[3]~4_combout  & ( (!\controller|rs1[2]~3_combout  & ((\reg_file|data[0][28]~q ))) # (\controller|rs1[2]~3_combout  & (\reg_file|data[4][28]~q )) ) ) )

	.dataa(!\reg_file|data[4][28]~q ),
	.datab(!\controller|rs1[2]~3_combout ),
	.datac(!\reg_file|data[0][28]~q ),
	.datad(!\reg_file|data[12][28]~q ),
	.datae(!\reg_file|data[8][28]~q ),
	.dataf(!\controller|rs1[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux3~0 .extended_lut = "off";
defparam \reg_file|Mux3~0 .lut_mask = 64'h1D1D1D1D0033CCFF;
defparam \reg_file|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N51
cyclonev_lcell_comb \reg_file|Mux3~4 (
// Equation(s):
// \reg_file|Mux3~4_combout  = ( \controller|rs1[0]~1_combout  & ( \reg_file|Mux3~0_combout  & ( (!\controller|rs1[1]~2_combout  & (\reg_file|Mux3~1_combout )) # (\controller|rs1[1]~2_combout  & ((\reg_file|Mux3~3_combout ))) ) ) ) # ( 
// !\controller|rs1[0]~1_combout  & ( \reg_file|Mux3~0_combout  & ( (!\controller|rs1[1]~2_combout ) # (\reg_file|Mux3~2_combout ) ) ) ) # ( \controller|rs1[0]~1_combout  & ( !\reg_file|Mux3~0_combout  & ( (!\controller|rs1[1]~2_combout  & 
// (\reg_file|Mux3~1_combout )) # (\controller|rs1[1]~2_combout  & ((\reg_file|Mux3~3_combout ))) ) ) ) # ( !\controller|rs1[0]~1_combout  & ( !\reg_file|Mux3~0_combout  & ( (\controller|rs1[1]~2_combout  & \reg_file|Mux3~2_combout ) ) ) )

	.dataa(!\reg_file|Mux3~1_combout ),
	.datab(!\reg_file|Mux3~3_combout ),
	.datac(!\controller|rs1[1]~2_combout ),
	.datad(!\reg_file|Mux3~2_combout ),
	.datae(!\controller|rs1[0]~1_combout ),
	.dataf(!\reg_file|Mux3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux3~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux3~4 .extended_lut = "off";
defparam \reg_file|Mux3~4 .lut_mask = 64'h000F5353F0FF5353;
defparam \reg_file|Mux3~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N32
dffeas \reg_file|data[14][27] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[27]~49_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[14][31]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[14][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[14][27] .is_wysiwyg = "true";
defparam \reg_file|data[14][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N5
dffeas \reg_file|data[15][27] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[27]~49_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[15][31]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[15][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[15][27] .is_wysiwyg = "true";
defparam \reg_file|data[15][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N20
dffeas \reg_file|data[12][27] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[27]~49_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[12][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[12][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[12][27] .is_wysiwyg = "true";
defparam \reg_file|data[12][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N15
cyclonev_lcell_comb \reg_file|Mux4~3 (
// Equation(s):
// \reg_file|Mux4~3_combout  = ( \reg_file|data[12][27]~q  & ( \controller|rs1[0]~1_combout  & ( (!\controller|rs1[1]~2_combout  & (\reg_file|data[13][27]~q )) # (\controller|rs1[1]~2_combout  & ((\reg_file|data[15][27]~q ))) ) ) ) # ( 
// !\reg_file|data[12][27]~q  & ( \controller|rs1[0]~1_combout  & ( (!\controller|rs1[1]~2_combout  & (\reg_file|data[13][27]~q )) # (\controller|rs1[1]~2_combout  & ((\reg_file|data[15][27]~q ))) ) ) ) # ( \reg_file|data[12][27]~q  & ( 
// !\controller|rs1[0]~1_combout  & ( (!\controller|rs1[1]~2_combout ) # (\reg_file|data[14][27]~q ) ) ) ) # ( !\reg_file|data[12][27]~q  & ( !\controller|rs1[0]~1_combout  & ( (\controller|rs1[1]~2_combout  & \reg_file|data[14][27]~q ) ) ) )

	.dataa(!\reg_file|data[13][27]~q ),
	.datab(!\controller|rs1[1]~2_combout ),
	.datac(!\reg_file|data[14][27]~q ),
	.datad(!\reg_file|data[15][27]~q ),
	.datae(!\reg_file|data[12][27]~q ),
	.dataf(!\controller|rs1[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux4~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux4~3 .extended_lut = "off";
defparam \reg_file|Mux4~3 .lut_mask = 64'h0303CFCF44774477;
defparam \reg_file|Mux4~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N42
cyclonev_lcell_comb \reg_file|data[8][27]~feeder (
// Equation(s):
// \reg_file|data[8][27]~feeder_combout  = ( \rf_wrt_data_mux|out[27]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[27]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[8][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[8][27]~feeder .extended_lut = "off";
defparam \reg_file|data[8][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[8][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N44
dffeas \reg_file|data[8][27] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[8][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[8][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[8][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[8][27] .is_wysiwyg = "true";
defparam \reg_file|data[8][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N57
cyclonev_lcell_comb \reg_file|data[11][27]~feeder (
// Equation(s):
// \reg_file|data[11][27]~feeder_combout  = ( \rf_wrt_data_mux|out[27]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[27]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[11][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[11][27]~feeder .extended_lut = "off";
defparam \reg_file|data[11][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[11][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y17_N59
dffeas \reg_file|data[11][27] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[11][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[11][31]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[11][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[11][27] .is_wysiwyg = "true";
defparam \reg_file|data[11][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N2
dffeas \reg_file|data[10][27] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[27]~49_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[10][31]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[10][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[10][27] .is_wysiwyg = "true";
defparam \reg_file|data[10][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N0
cyclonev_lcell_comb \reg_file|Mux4~2 (
// Equation(s):
// \reg_file|Mux4~2_combout  = ( \reg_file|data[10][27]~q  & ( \controller|rs1[0]~1_combout  & ( (!\controller|rs1[1]~2_combout  & (\reg_file|data[9][27]~q )) # (\controller|rs1[1]~2_combout  & ((\reg_file|data[11][27]~q ))) ) ) ) # ( 
// !\reg_file|data[10][27]~q  & ( \controller|rs1[0]~1_combout  & ( (!\controller|rs1[1]~2_combout  & (\reg_file|data[9][27]~q )) # (\controller|rs1[1]~2_combout  & ((\reg_file|data[11][27]~q ))) ) ) ) # ( \reg_file|data[10][27]~q  & ( 
// !\controller|rs1[0]~1_combout  & ( (\reg_file|data[8][27]~q ) # (\controller|rs1[1]~2_combout ) ) ) ) # ( !\reg_file|data[10][27]~q  & ( !\controller|rs1[0]~1_combout  & ( (!\controller|rs1[1]~2_combout  & \reg_file|data[8][27]~q ) ) ) )

	.dataa(!\reg_file|data[9][27]~q ),
	.datab(!\controller|rs1[1]~2_combout ),
	.datac(!\reg_file|data[8][27]~q ),
	.datad(!\reg_file|data[11][27]~q ),
	.datae(!\reg_file|data[10][27]~q ),
	.dataf(!\controller|rs1[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux4~2 .extended_lut = "off";
defparam \reg_file|Mux4~2 .lut_mask = 64'h0C0C3F3F44774477;
defparam \reg_file|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N35
dffeas \reg_file|data[4][27] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[27]~49_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[4][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[4][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[4][27] .is_wysiwyg = "true";
defparam \reg_file|data[4][27] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y26_N51
cyclonev_lcell_comb \reg_file|data[6][27]~feeder (
// Equation(s):
// \reg_file|data[6][27]~feeder_combout  = ( \rf_wrt_data_mux|out[27]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[27]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[6][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[6][27]~feeder .extended_lut = "off";
defparam \reg_file|data[6][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[6][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y26_N53
dffeas \reg_file|data[6][27] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[6][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[6][31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[6][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[6][27] .is_wysiwyg = "true";
defparam \reg_file|data[6][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N54
cyclonev_lcell_comb \reg_file|Mux4~1 (
// Equation(s):
// \reg_file|Mux4~1_combout  = ( \controller|rs1[1]~2_combout  & ( \reg_file|data[6][27]~q  & ( (!\controller|rs1[0]~1_combout ) # (\reg_file|data[7][27]~q ) ) ) ) # ( !\controller|rs1[1]~2_combout  & ( \reg_file|data[6][27]~q  & ( 
// (!\controller|rs1[0]~1_combout  & (\reg_file|data[4][27]~q )) # (\controller|rs1[0]~1_combout  & ((\reg_file|data[5][27]~q ))) ) ) ) # ( \controller|rs1[1]~2_combout  & ( !\reg_file|data[6][27]~q  & ( (\reg_file|data[7][27]~q  & 
// \controller|rs1[0]~1_combout ) ) ) ) # ( !\controller|rs1[1]~2_combout  & ( !\reg_file|data[6][27]~q  & ( (!\controller|rs1[0]~1_combout  & (\reg_file|data[4][27]~q )) # (\controller|rs1[0]~1_combout  & ((\reg_file|data[5][27]~q ))) ) ) )

	.dataa(!\reg_file|data[7][27]~q ),
	.datab(!\reg_file|data[4][27]~q ),
	.datac(!\reg_file|data[5][27]~q ),
	.datad(!\controller|rs1[0]~1_combout ),
	.datae(!\controller|rs1[1]~2_combout ),
	.dataf(!\reg_file|data[6][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux4~1 .extended_lut = "off";
defparam \reg_file|Mux4~1 .lut_mask = 64'h330F0055330FFF55;
defparam \reg_file|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N48
cyclonev_lcell_comb \reg_file|Mux4~4 (
// Equation(s):
// \reg_file|Mux4~4_combout  = ( \reg_file|Mux4~2_combout  & ( \reg_file|Mux4~1_combout  & ( (!\controller|rs1[2]~3_combout  & (((\controller|rs1[3]~4_combout )) # (\reg_file|Mux4~0_combout ))) # (\controller|rs1[2]~3_combout  & 
// (((!\controller|rs1[3]~4_combout ) # (\reg_file|Mux4~3_combout )))) ) ) ) # ( !\reg_file|Mux4~2_combout  & ( \reg_file|Mux4~1_combout  & ( (!\controller|rs1[2]~3_combout  & (\reg_file|Mux4~0_combout  & ((!\controller|rs1[3]~4_combout )))) # 
// (\controller|rs1[2]~3_combout  & (((!\controller|rs1[3]~4_combout ) # (\reg_file|Mux4~3_combout )))) ) ) ) # ( \reg_file|Mux4~2_combout  & ( !\reg_file|Mux4~1_combout  & ( (!\controller|rs1[2]~3_combout  & (((\controller|rs1[3]~4_combout )) # 
// (\reg_file|Mux4~0_combout ))) # (\controller|rs1[2]~3_combout  & (((\reg_file|Mux4~3_combout  & \controller|rs1[3]~4_combout )))) ) ) ) # ( !\reg_file|Mux4~2_combout  & ( !\reg_file|Mux4~1_combout  & ( (!\controller|rs1[2]~3_combout  & 
// (\reg_file|Mux4~0_combout  & ((!\controller|rs1[3]~4_combout )))) # (\controller|rs1[2]~3_combout  & (((\reg_file|Mux4~3_combout  & \controller|rs1[3]~4_combout )))) ) ) )

	.dataa(!\reg_file|Mux4~0_combout ),
	.datab(!\controller|rs1[2]~3_combout ),
	.datac(!\reg_file|Mux4~3_combout ),
	.datad(!\controller|rs1[3]~4_combout ),
	.datae(!\reg_file|Mux4~2_combout ),
	.dataf(!\reg_file|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux4~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux4~4 .extended_lut = "off";
defparam \reg_file|Mux4~4 .lut_mask = 64'h440344CF770377CF;
defparam \reg_file|Mux4~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N48
cyclonev_lcell_comb \alu_in2_mux|out[27]~29 (
// Equation(s):
// \alu_in2_mux|out[27]~29_combout  = ( \reg_file|Mux36~4_combout  & ( !\alu_in2_mux|out[29]~1_combout  & ( !\alu_in2_mux|out[0]~0_combout  ) ) ) # ( !\reg_file|Mux36~4_combout  & ( !\alu_in2_mux|out[29]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_in2_mux|out[0]~0_combout ),
	.datad(gnd),
	.datae(!\reg_file|Mux36~4_combout ),
	.dataf(!\alu_in2_mux|out[29]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_in2_mux|out[27]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_in2_mux|out[27]~29 .extended_lut = "off";
defparam \alu_in2_mux|out[27]~29 .lut_mask = 64'hFFFFF0F000000000;
defparam \alu_in2_mux|out[27]~29 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N0
cyclonev_lcell_comb \alu|Mux4~1 (
// Equation(s):
// \alu|Mux4~1_combout  = ( \controller|WideOr2~2_combout  & ( \alu_in2_mux|out[27]~29_combout  & ( !\reg_file|Mux4~4_combout  ) ) ) # ( !\controller|WideOr2~2_combout  & ( \alu_in2_mux|out[27]~29_combout  & ( (\reg_file|Mux4~4_combout ) # 
// (\controller|WideOr3~2_combout ) ) ) ) # ( \controller|WideOr2~2_combout  & ( !\alu_in2_mux|out[27]~29_combout  & ( (\controller|WideOr3~2_combout  & \reg_file|Mux4~4_combout ) ) ) ) # ( !\controller|WideOr2~2_combout  & ( !\alu_in2_mux|out[27]~29_combout 
//  & ( !\reg_file|Mux4~4_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|WideOr3~2_combout ),
	.datad(!\reg_file|Mux4~4_combout ),
	.datae(!\controller|WideOr2~2_combout ),
	.dataf(!\alu_in2_mux|out[27]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux4~1 .extended_lut = "off";
defparam \alu|Mux4~1 .lut_mask = 64'hFF00000F0FFFFF00;
defparam \alu|Mux4~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N6
cyclonev_lcell_comb \alu|Mux4~2 (
// Equation(s):
// \alu|Mux4~2_combout  = ( \alu|Mux4~1_combout  & ( (\alu|Mux12~0_combout  & ((!\alu|Mux12~1_combout ) # (\alu_in2_mux|out[11]~16_combout ))) ) ) # ( !\alu|Mux4~1_combout  & ( (\alu|Mux12~1_combout  & (\alu_in2_mux|out[11]~16_combout  & \alu|Mux12~0_combout 
// )) ) )

	.dataa(gnd),
	.datab(!\alu|Mux12~1_combout ),
	.datac(!\alu_in2_mux|out[11]~16_combout ),
	.datad(!\alu|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux4~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux4~2 .extended_lut = "off";
defparam \alu|Mux4~2 .lut_mask = 64'h0003000300CF00CF;
defparam \alu|Mux4~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N45
cyclonev_lcell_comb \reg_file|data[8][26]~feeder (
// Equation(s):
// \reg_file|data[8][26]~feeder_combout  = ( \rf_wrt_data_mux|out[26]~53_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[26]~53_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[8][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[8][26]~feeder .extended_lut = "off";
defparam \reg_file|data[8][26]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[8][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N47
dffeas \reg_file|data[8][26] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[8][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[8][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[8][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[8][26] .is_wysiwyg = "true";
defparam \reg_file|data[8][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N1
dffeas \reg_file|data[12][26] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[26]~53_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[12][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[12][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[12][26] .is_wysiwyg = "true";
defparam \reg_file|data[12][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N0
cyclonev_lcell_comb \reg_file|Mux5~0 (
// Equation(s):
// \reg_file|Mux5~0_combout  = ( \reg_file|data[12][26]~q  & ( \reg_file|data[4][26]~q  & ( ((!\controller|rs1[3]~4_combout  & (\reg_file|data[0][26]~q )) # (\controller|rs1[3]~4_combout  & ((\reg_file|data[8][26]~q )))) # (\controller|rs1[2]~3_combout ) ) ) 
// ) # ( !\reg_file|data[12][26]~q  & ( \reg_file|data[4][26]~q  & ( (!\controller|rs1[3]~4_combout  & (((\controller|rs1[2]~3_combout )) # (\reg_file|data[0][26]~q ))) # (\controller|rs1[3]~4_combout  & (((!\controller|rs1[2]~3_combout  & 
// \reg_file|data[8][26]~q )))) ) ) ) # ( \reg_file|data[12][26]~q  & ( !\reg_file|data[4][26]~q  & ( (!\controller|rs1[3]~4_combout  & (\reg_file|data[0][26]~q  & (!\controller|rs1[2]~3_combout ))) # (\controller|rs1[3]~4_combout  & 
// (((\reg_file|data[8][26]~q ) # (\controller|rs1[2]~3_combout )))) ) ) ) # ( !\reg_file|data[12][26]~q  & ( !\reg_file|data[4][26]~q  & ( (!\controller|rs1[2]~3_combout  & ((!\controller|rs1[3]~4_combout  & (\reg_file|data[0][26]~q )) # 
// (\controller|rs1[3]~4_combout  & ((\reg_file|data[8][26]~q ))))) ) ) )

	.dataa(!\reg_file|data[0][26]~q ),
	.datab(!\controller|rs1[3]~4_combout ),
	.datac(!\controller|rs1[2]~3_combout ),
	.datad(!\reg_file|data[8][26]~q ),
	.datae(!\reg_file|data[12][26]~q ),
	.dataf(!\reg_file|data[4][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux5~0 .extended_lut = "off";
defparam \reg_file|Mux5~0 .lut_mask = 64'h407043734C7C4F7F;
defparam \reg_file|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y17_N17
dffeas \reg_file|data[11][26] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[26]~53_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[11][31]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[11][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[11][26] .is_wysiwyg = "true";
defparam \reg_file|data[11][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N53
dffeas \reg_file|data[15][26] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\rf_wrt_data_mux|out[26]~53_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[15][31]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[15][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[15][26] .is_wysiwyg = "true";
defparam \reg_file|data[15][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N32
dffeas \reg_file|data[3][26] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[26]~53_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[3][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[3][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[3][26] .is_wysiwyg = "true";
defparam \reg_file|data[3][26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N12
cyclonev_lcell_comb \reg_file|Mux5~3 (
// Equation(s):
// \reg_file|Mux5~3_combout  = ( \controller|rs1[3]~4_combout  & ( \reg_file|data[3][26]~q  & ( (!\controller|rs1[2]~3_combout  & (\reg_file|data[11][26]~q )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[15][26]~q ))) ) ) ) # ( 
// !\controller|rs1[3]~4_combout  & ( \reg_file|data[3][26]~q  & ( (!\controller|rs1[2]~3_combout ) # (\reg_file|data[7][26]~q ) ) ) ) # ( \controller|rs1[3]~4_combout  & ( !\reg_file|data[3][26]~q  & ( (!\controller|rs1[2]~3_combout  & 
// (\reg_file|data[11][26]~q )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[15][26]~q ))) ) ) ) # ( !\controller|rs1[3]~4_combout  & ( !\reg_file|data[3][26]~q  & ( (\reg_file|data[7][26]~q  & \controller|rs1[2]~3_combout ) ) ) )

	.dataa(!\reg_file|data[7][26]~q ),
	.datab(!\reg_file|data[11][26]~q ),
	.datac(!\reg_file|data[15][26]~q ),
	.datad(!\controller|rs1[2]~3_combout ),
	.datae(!\controller|rs1[3]~4_combout ),
	.dataf(!\reg_file|data[3][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux5~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux5~3 .extended_lut = "off";
defparam \reg_file|Mux5~3 .lut_mask = 64'h0055330FFF55330F;
defparam \reg_file|Mux5~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y19_N17
dffeas \reg_file|data[6][26] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[26]~53_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[6][31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[6][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[6][26] .is_wysiwyg = "true";
defparam \reg_file|data[6][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N28
dffeas \reg_file|data[10][26] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[26]~53_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[10][31]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[10][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[10][26] .is_wysiwyg = "true";
defparam \reg_file|data[10][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N59
dffeas \reg_file|data[2][26] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[26]~53_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[2][31]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[2][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[2][26] .is_wysiwyg = "true";
defparam \reg_file|data[2][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N36
cyclonev_lcell_comb \reg_file|Mux5~2 (
// Equation(s):
// \reg_file|Mux5~2_combout  = ( \reg_file|data[2][26]~q  & ( \controller|rs1[2]~3_combout  & ( (!\controller|rs1[3]~4_combout  & ((\reg_file|data[6][26]~q ))) # (\controller|rs1[3]~4_combout  & (\reg_file|data[14][26]~q )) ) ) ) # ( !\reg_file|data[2][26]~q 
//  & ( \controller|rs1[2]~3_combout  & ( (!\controller|rs1[3]~4_combout  & ((\reg_file|data[6][26]~q ))) # (\controller|rs1[3]~4_combout  & (\reg_file|data[14][26]~q )) ) ) ) # ( \reg_file|data[2][26]~q  & ( !\controller|rs1[2]~3_combout  & ( 
// (!\controller|rs1[3]~4_combout ) # (\reg_file|data[10][26]~q ) ) ) ) # ( !\reg_file|data[2][26]~q  & ( !\controller|rs1[2]~3_combout  & ( (\reg_file|data[10][26]~q  & \controller|rs1[3]~4_combout ) ) ) )

	.dataa(!\reg_file|data[14][26]~q ),
	.datab(!\reg_file|data[6][26]~q ),
	.datac(!\reg_file|data[10][26]~q ),
	.datad(!\controller|rs1[3]~4_combout ),
	.datae(!\reg_file|data[2][26]~q ),
	.dataf(!\controller|rs1[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux5~2 .extended_lut = "off";
defparam \reg_file|Mux5~2 .lut_mask = 64'h000FFF0F33553355;
defparam \reg_file|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N36
cyclonev_lcell_comb \reg_file|data[9][26]~feeder (
// Equation(s):
// \reg_file|data[9][26]~feeder_combout  = \rf_wrt_data_mux|out[26]~53_combout 

	.dataa(gnd),
	.datab(!\rf_wrt_data_mux|out[26]~53_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[9][26]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[9][26]~feeder .extended_lut = "off";
defparam \reg_file|data[9][26]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file|data[9][26]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y17_N38
dffeas \reg_file|data[9][26] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[9][26]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[9][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[9][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[9][26] .is_wysiwyg = "true";
defparam \reg_file|data[9][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N47
dffeas \reg_file|data[1][26] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[26]~53_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[1][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[1][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[1][26] .is_wysiwyg = "true";
defparam \reg_file|data[1][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N17
dffeas \reg_file|data[5][26] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[26]~53_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[5][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[5][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[5][26] .is_wysiwyg = "true";
defparam \reg_file|data[5][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N23
dffeas \reg_file|data[13][26] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[26]~53_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[13][31]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[13][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[13][26] .is_wysiwyg = "true";
defparam \reg_file|data[13][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N51
cyclonev_lcell_comb \reg_file|Mux5~1 (
// Equation(s):
// \reg_file|Mux5~1_combout  = ( \controller|rs1[2]~3_combout  & ( \reg_file|data[13][26]~q  & ( (\reg_file|data[5][26]~q ) # (\controller|rs1[3]~4_combout ) ) ) ) # ( !\controller|rs1[2]~3_combout  & ( \reg_file|data[13][26]~q  & ( 
// (!\controller|rs1[3]~4_combout  & ((\reg_file|data[1][26]~q ))) # (\controller|rs1[3]~4_combout  & (\reg_file|data[9][26]~q )) ) ) ) # ( \controller|rs1[2]~3_combout  & ( !\reg_file|data[13][26]~q  & ( (!\controller|rs1[3]~4_combout  & 
// \reg_file|data[5][26]~q ) ) ) ) # ( !\controller|rs1[2]~3_combout  & ( !\reg_file|data[13][26]~q  & ( (!\controller|rs1[3]~4_combout  & ((\reg_file|data[1][26]~q ))) # (\controller|rs1[3]~4_combout  & (\reg_file|data[9][26]~q )) ) ) )

	.dataa(!\controller|rs1[3]~4_combout ),
	.datab(!\reg_file|data[9][26]~q ),
	.datac(!\reg_file|data[1][26]~q ),
	.datad(!\reg_file|data[5][26]~q ),
	.datae(!\controller|rs1[2]~3_combout ),
	.dataf(!\reg_file|data[13][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux5~1 .extended_lut = "off";
defparam \reg_file|Mux5~1 .lut_mask = 64'h1B1B00AA1B1B55FF;
defparam \reg_file|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N54
cyclonev_lcell_comb \reg_file|Mux5~4 (
// Equation(s):
// \reg_file|Mux5~4_combout  = ( \reg_file|Mux5~2_combout  & ( \reg_file|Mux5~1_combout  & ( (!\controller|rs1[0]~1_combout  & (((\controller|rs1[1]~2_combout )) # (\reg_file|Mux5~0_combout ))) # (\controller|rs1[0]~1_combout  & 
// (((!\controller|rs1[1]~2_combout ) # (\reg_file|Mux5~3_combout )))) ) ) ) # ( !\reg_file|Mux5~2_combout  & ( \reg_file|Mux5~1_combout  & ( (!\controller|rs1[0]~1_combout  & (\reg_file|Mux5~0_combout  & ((!\controller|rs1[1]~2_combout )))) # 
// (\controller|rs1[0]~1_combout  & (((!\controller|rs1[1]~2_combout ) # (\reg_file|Mux5~3_combout )))) ) ) ) # ( \reg_file|Mux5~2_combout  & ( !\reg_file|Mux5~1_combout  & ( (!\controller|rs1[0]~1_combout  & (((\controller|rs1[1]~2_combout )) # 
// (\reg_file|Mux5~0_combout ))) # (\controller|rs1[0]~1_combout  & (((\reg_file|Mux5~3_combout  & \controller|rs1[1]~2_combout )))) ) ) ) # ( !\reg_file|Mux5~2_combout  & ( !\reg_file|Mux5~1_combout  & ( (!\controller|rs1[0]~1_combout  & 
// (\reg_file|Mux5~0_combout  & ((!\controller|rs1[1]~2_combout )))) # (\controller|rs1[0]~1_combout  & (((\reg_file|Mux5~3_combout  & \controller|rs1[1]~2_combout )))) ) ) )

	.dataa(!\controller|rs1[0]~1_combout ),
	.datab(!\reg_file|Mux5~0_combout ),
	.datac(!\reg_file|Mux5~3_combout ),
	.datad(!\controller|rs1[1]~2_combout ),
	.datae(!\reg_file|Mux5~2_combout ),
	.dataf(!\reg_file|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux5~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux5~4 .extended_lut = "off";
defparam \reg_file|Mux5~4 .lut_mask = 64'h220522AF770577AF;
defparam \reg_file|Mux5~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N36
cyclonev_lcell_comb \alu|Mux5~1 (
// Equation(s):
// \alu|Mux5~1_combout  = ( \controller|WideOr3~2_combout  & ( (!\controller|WideOr2~2_combout  & ((!\reg_file|Mux5~4_combout ) # (\alu_in2_mux|out[26]~28_combout ))) # (\controller|WideOr2~2_combout  & (!\alu_in2_mux|out[26]~28_combout  $ 
// (!\reg_file|Mux5~4_combout ))) ) ) # ( !\controller|WideOr3~2_combout  & ( (!\controller|WideOr2~2_combout  & (!\alu_in2_mux|out[26]~28_combout  $ (\reg_file|Mux5~4_combout ))) # (\controller|WideOr2~2_combout  & (\alu_in2_mux|out[26]~28_combout  & 
// !\reg_file|Mux5~4_combout )) ) )

	.dataa(!\controller|WideOr2~2_combout ),
	.datab(!\alu_in2_mux|out[26]~28_combout ),
	.datac(!\reg_file|Mux5~4_combout ),
	.datad(gnd),
	.datae(!\controller|WideOr3~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux5~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux5~1 .extended_lut = "off";
defparam \alu|Mux5~1 .lut_mask = 64'h9292B6B69292B6B6;
defparam \alu|Mux5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N12
cyclonev_lcell_comb \alu|Mux5~2 (
// Equation(s):
// \alu|Mux5~2_combout  = ( \alu|Mux5~1_combout  & ( (\alu|Mux12~0_combout  & ((!\alu|Mux12~1_combout ) # (\alu_in2_mux|out[10]~15_combout ))) ) ) # ( !\alu|Mux5~1_combout  & ( (\alu|Mux12~1_combout  & (\alu_in2_mux|out[10]~15_combout  & \alu|Mux12~0_combout 
// )) ) )

	.dataa(gnd),
	.datab(!\alu|Mux12~1_combout ),
	.datac(!\alu_in2_mux|out[10]~15_combout ),
	.datad(!\alu|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux5~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux5~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux5~2 .extended_lut = "off";
defparam \alu|Mux5~2 .lut_mask = 64'h0003000300CF00CF;
defparam \alu|Mux5~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N39
cyclonev_lcell_comb \alu|Mux9~2 (
// Equation(s):
// \alu|Mux9~2_combout  = ( \alu|Mux12~0_combout  & ( (!\alu|Mux12~1_combout  & (\alu|Mux9~1_combout )) # (\alu|Mux12~1_combout  & ((\alu_in2_mux|out[6]~19_combout ))) ) )

	.dataa(!\alu|Mux9~1_combout ),
	.datab(!\alu|Mux12~1_combout ),
	.datac(!\alu_in2_mux|out[6]~19_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux9~2 .extended_lut = "off";
defparam \alu|Mux9~2 .lut_mask = 64'h0000000047474747;
defparam \alu|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N42
cyclonev_lcell_comb \rf_wrt_data_mux|out[12]~8 (
// Equation(s):
// \rf_wrt_data_mux|out[12]~8_combout  = ( \alu|Mux2~0_combout  & ( ((\controller|rf_wrt_data_sel[0]~0_combout  & ((\alu|Mux2~1_combout ) # (\alu|Mux2~3_combout )))) # (\controller|pc_sel[1]~0_combout ) ) ) # ( !\alu|Mux2~0_combout  & ( ((\alu|Mux2~3_combout 
//  & \controller|rf_wrt_data_sel[0]~0_combout )) # (\controller|pc_sel[1]~0_combout ) ) )

	.dataa(!\alu|Mux2~3_combout ),
	.datab(!\alu|Mux2~1_combout ),
	.datac(!\controller|pc_sel[1]~0_combout ),
	.datad(!\controller|rf_wrt_data_sel[0]~0_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[12]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[12]~8 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[12]~8 .lut_mask = 64'h0F5F0F5F0F7F0F7F;
defparam \rf_wrt_data_mux|out[12]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y25_N56
dffeas \reg_file|data[3][14] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[14]~37_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[3][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[3][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[3][14] .is_wysiwyg = "true";
defparam \reg_file|data[3][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N41
dffeas \reg_file|data[7][14] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[14]~37_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[7][31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[7][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[7][14] .is_wysiwyg = "true";
defparam \reg_file|data[7][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y26_N0
cyclonev_lcell_comb \reg_file|data[15][14]~feeder (
// Equation(s):
// \reg_file|data[15][14]~feeder_combout  = \rf_wrt_data_mux|out[14]~37_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf_wrt_data_mux|out[14]~37_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[15][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[15][14]~feeder .extended_lut = "off";
defparam \reg_file|data[15][14]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|data[15][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y26_N2
dffeas \reg_file|data[15][14] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[15][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[15][31]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[15][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[15][14] .is_wysiwyg = "true";
defparam \reg_file|data[15][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y26_N39
cyclonev_lcell_comb \reg_file|Mux17~3 (
// Equation(s):
// \reg_file|Mux17~3_combout  = ( \reg_file|data[15][14]~q  & ( \reg_file|data[11][14]~q  & ( ((!\controller|rs1[2]~3_combout  & (\reg_file|data[3][14]~q )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[7][14]~q )))) # (\controller|rs1[3]~4_combout ) ) 
// ) ) # ( !\reg_file|data[15][14]~q  & ( \reg_file|data[11][14]~q  & ( (!\controller|rs1[3]~4_combout  & ((!\controller|rs1[2]~3_combout  & (\reg_file|data[3][14]~q )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[7][14]~q ))))) # 
// (\controller|rs1[3]~4_combout  & (!\controller|rs1[2]~3_combout )) ) ) ) # ( \reg_file|data[15][14]~q  & ( !\reg_file|data[11][14]~q  & ( (!\controller|rs1[3]~4_combout  & ((!\controller|rs1[2]~3_combout  & (\reg_file|data[3][14]~q )) # 
// (\controller|rs1[2]~3_combout  & ((\reg_file|data[7][14]~q ))))) # (\controller|rs1[3]~4_combout  & (\controller|rs1[2]~3_combout )) ) ) ) # ( !\reg_file|data[15][14]~q  & ( !\reg_file|data[11][14]~q  & ( (!\controller|rs1[3]~4_combout  & 
// ((!\controller|rs1[2]~3_combout  & (\reg_file|data[3][14]~q )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[7][14]~q ))))) ) ) )

	.dataa(!\controller|rs1[3]~4_combout ),
	.datab(!\controller|rs1[2]~3_combout ),
	.datac(!\reg_file|data[3][14]~q ),
	.datad(!\reg_file|data[7][14]~q ),
	.datae(!\reg_file|data[15][14]~q ),
	.dataf(!\reg_file|data[11][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux17~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux17~3 .extended_lut = "off";
defparam \reg_file|Mux17~3 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \reg_file|Mux17~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N0
cyclonev_lcell_comb \reg_file|data[5][14]~feeder (
// Equation(s):
// \reg_file|data[5][14]~feeder_combout  = ( \rf_wrt_data_mux|out[14]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[14]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[5][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[5][14]~feeder .extended_lut = "off";
defparam \reg_file|data[5][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[5][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y18_N2
dffeas \reg_file|data[5][14] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[5][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[5][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[5][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[5][14] .is_wysiwyg = "true";
defparam \reg_file|data[5][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y21_N5
dffeas \reg_file|data[13][14] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[14]~37_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[13][31]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[13][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[13][14] .is_wysiwyg = "true";
defparam \reg_file|data[13][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y25_N5
dffeas \reg_file|data[9][14] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[14]~37_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[9][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[9][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[9][14] .is_wysiwyg = "true";
defparam \reg_file|data[9][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N30
cyclonev_lcell_comb \reg_file|Mux17~1 (
// Equation(s):
// \reg_file|Mux17~1_combout  = ( \reg_file|data[13][14]~q  & ( \reg_file|data[9][14]~q  & ( ((!\controller|rs1[2]~3_combout  & (\reg_file|data[1][14]~q )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[5][14]~q )))) # (\controller|rs1[3]~4_combout ) ) 
// ) ) # ( !\reg_file|data[13][14]~q  & ( \reg_file|data[9][14]~q  & ( (!\controller|rs1[3]~4_combout  & ((!\controller|rs1[2]~3_combout  & (\reg_file|data[1][14]~q )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[5][14]~q ))))) # 
// (\controller|rs1[3]~4_combout  & (((!\controller|rs1[2]~3_combout )))) ) ) ) # ( \reg_file|data[13][14]~q  & ( !\reg_file|data[9][14]~q  & ( (!\controller|rs1[3]~4_combout  & ((!\controller|rs1[2]~3_combout  & (\reg_file|data[1][14]~q )) # 
// (\controller|rs1[2]~3_combout  & ((\reg_file|data[5][14]~q ))))) # (\controller|rs1[3]~4_combout  & (((\controller|rs1[2]~3_combout )))) ) ) ) # ( !\reg_file|data[13][14]~q  & ( !\reg_file|data[9][14]~q  & ( (!\controller|rs1[3]~4_combout  & 
// ((!\controller|rs1[2]~3_combout  & (\reg_file|data[1][14]~q )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[5][14]~q ))))) ) ) )

	.dataa(!\reg_file|data[1][14]~q ),
	.datab(!\controller|rs1[3]~4_combout ),
	.datac(!\controller|rs1[2]~3_combout ),
	.datad(!\reg_file|data[5][14]~q ),
	.datae(!\reg_file|data[13][14]~q ),
	.dataf(!\reg_file|data[9][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux17~1 .extended_lut = "off";
defparam \reg_file|Mux17~1 .lut_mask = 64'h404C434F707C737F;
defparam \reg_file|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N41
dffeas \reg_file|data[12][14] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[14]~37_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[12][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[12][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[12][14] .is_wysiwyg = "true";
defparam \reg_file|data[12][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N50
dffeas \reg_file|data[4][14] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[14]~37_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[4][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[4][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[4][14] .is_wysiwyg = "true";
defparam \reg_file|data[4][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N30
cyclonev_lcell_comb \reg_file|data[0][14]~feeder (
// Equation(s):
// \reg_file|data[0][14]~feeder_combout  = ( \rf_wrt_data_mux|out[14]~37_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[14]~37_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[0][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[0][14]~feeder .extended_lut = "off";
defparam \reg_file|data[0][14]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[0][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y18_N32
dffeas \reg_file|data[0][14] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[0][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[0][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[0][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[0][14] .is_wysiwyg = "true";
defparam \reg_file|data[0][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y25_N24
cyclonev_lcell_comb \reg_file|data[8][14]~feeder (
// Equation(s):
// \reg_file|data[8][14]~feeder_combout  = \rf_wrt_data_mux|out[14]~37_combout 

	.dataa(gnd),
	.datab(!\rf_wrt_data_mux|out[14]~37_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[8][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[8][14]~feeder .extended_lut = "off";
defparam \reg_file|data[8][14]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file|data[8][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y25_N26
dffeas \reg_file|data[8][14] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[8][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[8][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[8][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[8][14] .is_wysiwyg = "true";
defparam \reg_file|data[8][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N18
cyclonev_lcell_comb \reg_file|Mux17~0 (
// Equation(s):
// \reg_file|Mux17~0_combout  = ( \controller|rs1[2]~3_combout  & ( \reg_file|data[8][14]~q  & ( (!\controller|rs1[3]~4_combout  & ((\reg_file|data[4][14]~q ))) # (\controller|rs1[3]~4_combout  & (\reg_file|data[12][14]~q )) ) ) ) # ( 
// !\controller|rs1[2]~3_combout  & ( \reg_file|data[8][14]~q  & ( (\reg_file|data[0][14]~q ) # (\controller|rs1[3]~4_combout ) ) ) ) # ( \controller|rs1[2]~3_combout  & ( !\reg_file|data[8][14]~q  & ( (!\controller|rs1[3]~4_combout  & 
// ((\reg_file|data[4][14]~q ))) # (\controller|rs1[3]~4_combout  & (\reg_file|data[12][14]~q )) ) ) ) # ( !\controller|rs1[2]~3_combout  & ( !\reg_file|data[8][14]~q  & ( (!\controller|rs1[3]~4_combout  & \reg_file|data[0][14]~q ) ) ) )

	.dataa(!\controller|rs1[3]~4_combout ),
	.datab(!\reg_file|data[12][14]~q ),
	.datac(!\reg_file|data[4][14]~q ),
	.datad(!\reg_file|data[0][14]~q ),
	.datae(!\controller|rs1[2]~3_combout ),
	.dataf(!\reg_file|data[8][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux17~0 .extended_lut = "off";
defparam \reg_file|Mux17~0 .lut_mask = 64'h00AA1B1B55FF1B1B;
defparam \reg_file|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y26_N47
dffeas \reg_file|data[14][14] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[14]~37_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[14][31]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[14][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[14][14] .is_wysiwyg = "true";
defparam \reg_file|data[14][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y26_N45
cyclonev_lcell_comb \reg_file|data[2][14]~feeder (
// Equation(s):
// \reg_file|data[2][14]~feeder_combout  = \rf_wrt_data_mux|out[14]~37_combout 

	.dataa(gnd),
	.datab(!\rf_wrt_data_mux|out[14]~37_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[2][14]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[2][14]~feeder .extended_lut = "off";
defparam \reg_file|data[2][14]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file|data[2][14]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y26_N47
dffeas \reg_file|data[2][14] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[2][14]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[2][31]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[2][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[2][14] .is_wysiwyg = "true";
defparam \reg_file|data[2][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N49
dffeas \reg_file|data[6][14] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[14]~37_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[6][31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[6][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[6][14] .is_wysiwyg = "true";
defparam \reg_file|data[6][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y26_N48
cyclonev_lcell_comb \reg_file|Mux17~2 (
// Equation(s):
// \reg_file|Mux17~2_combout  = ( \reg_file|data[6][14]~q  & ( \controller|rs1[2]~3_combout  & ( (!\controller|rs1[3]~4_combout ) # (\reg_file|data[14][14]~q ) ) ) ) # ( !\reg_file|data[6][14]~q  & ( \controller|rs1[2]~3_combout  & ( 
// (\reg_file|data[14][14]~q  & \controller|rs1[3]~4_combout ) ) ) ) # ( \reg_file|data[6][14]~q  & ( !\controller|rs1[2]~3_combout  & ( (!\controller|rs1[3]~4_combout  & ((\reg_file|data[2][14]~q ))) # (\controller|rs1[3]~4_combout  & 
// (\reg_file|data[10][14]~q )) ) ) ) # ( !\reg_file|data[6][14]~q  & ( !\controller|rs1[2]~3_combout  & ( (!\controller|rs1[3]~4_combout  & ((\reg_file|data[2][14]~q ))) # (\controller|rs1[3]~4_combout  & (\reg_file|data[10][14]~q )) ) ) )

	.dataa(!\reg_file|data[10][14]~q ),
	.datab(!\reg_file|data[14][14]~q ),
	.datac(!\controller|rs1[3]~4_combout ),
	.datad(!\reg_file|data[2][14]~q ),
	.datae(!\reg_file|data[6][14]~q ),
	.dataf(!\controller|rs1[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux17~2 .extended_lut = "off";
defparam \reg_file|Mux17~2 .lut_mask = 64'h05F505F50303F3F3;
defparam \reg_file|Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y26_N3
cyclonev_lcell_comb \reg_file|Mux17~4 (
// Equation(s):
// \reg_file|Mux17~4_combout  = ( \reg_file|Mux17~0_combout  & ( \reg_file|Mux17~2_combout  & ( (!\controller|rs1[0]~1_combout ) # ((!\controller|rs1[1]~2_combout  & ((\reg_file|Mux17~1_combout ))) # (\controller|rs1[1]~2_combout  & 
// (\reg_file|Mux17~3_combout ))) ) ) ) # ( !\reg_file|Mux17~0_combout  & ( \reg_file|Mux17~2_combout  & ( (!\controller|rs1[1]~2_combout  & (((\controller|rs1[0]~1_combout  & \reg_file|Mux17~1_combout )))) # (\controller|rs1[1]~2_combout  & 
// (((!\controller|rs1[0]~1_combout )) # (\reg_file|Mux17~3_combout ))) ) ) ) # ( \reg_file|Mux17~0_combout  & ( !\reg_file|Mux17~2_combout  & ( (!\controller|rs1[1]~2_combout  & (((!\controller|rs1[0]~1_combout ) # (\reg_file|Mux17~1_combout )))) # 
// (\controller|rs1[1]~2_combout  & (\reg_file|Mux17~3_combout  & (\controller|rs1[0]~1_combout ))) ) ) ) # ( !\reg_file|Mux17~0_combout  & ( !\reg_file|Mux17~2_combout  & ( (\controller|rs1[0]~1_combout  & ((!\controller|rs1[1]~2_combout  & 
// ((\reg_file|Mux17~1_combout ))) # (\controller|rs1[1]~2_combout  & (\reg_file|Mux17~3_combout )))) ) ) )

	.dataa(!\controller|rs1[1]~2_combout ),
	.datab(!\reg_file|Mux17~3_combout ),
	.datac(!\controller|rs1[0]~1_combout ),
	.datad(!\reg_file|Mux17~1_combout ),
	.datae(!\reg_file|Mux17~0_combout ),
	.dataf(!\reg_file|Mux17~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux17~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux17~4 .extended_lut = "off";
defparam \reg_file|Mux17~4 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \reg_file|Mux17~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N30
cyclonev_lcell_comb \alu_in2_mux|out[14]~12 (
// Equation(s):
// \alu_in2_mux|out[14]~12_combout  = ( \instMem|data~7_combout  & ( \reg_file|Mux49~4_combout  & ( (!\controller|pc_sel[1]~0_combout  & (((!\controller|WideOr5~4_combout )) # (\instMem|data~25_combout ))) # (\controller|pc_sel[1]~0_combout  & 
// (((!\controller|WideOr5~4_combout  & \instMem|data~41_combout )))) ) ) ) # ( !\instMem|data~7_combout  & ( \reg_file|Mux49~4_combout  & ( (!\controller|pc_sel[1]~0_combout ) # (!\controller|WideOr5~4_combout ) ) ) ) # ( \instMem|data~7_combout  & ( 
// !\reg_file|Mux49~4_combout  & ( (!\controller|pc_sel[1]~0_combout  & (\instMem|data~25_combout  & (\controller|WideOr5~4_combout ))) # (\controller|pc_sel[1]~0_combout  & (((!\controller|WideOr5~4_combout  & \instMem|data~41_combout )))) ) ) ) # ( 
// !\instMem|data~7_combout  & ( !\reg_file|Mux49~4_combout  & ( !\controller|pc_sel[1]~0_combout  $ (!\controller|WideOr5~4_combout ) ) ) )

	.dataa(!\controller|pc_sel[1]~0_combout ),
	.datab(!\instMem|data~25_combout ),
	.datac(!\controller|WideOr5~4_combout ),
	.datad(!\instMem|data~41_combout ),
	.datae(!\instMem|data~7_combout ),
	.dataf(!\reg_file|Mux49~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_in2_mux|out[14]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_in2_mux|out[14]~12 .extended_lut = "off";
defparam \alu_in2_mux|out[14]~12 .lut_mask = 64'h5A5A0252FAFAA2F2;
defparam \alu_in2_mux|out[14]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y25_N39
cyclonev_lcell_comb \alu|Mux17~0 (
// Equation(s):
// \alu|Mux17~0_combout  = (!\reg_file|Mux17~4_combout  & !\alu_in2_mux|out[14]~12_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|Mux17~4_combout ),
	.datad(!\alu_in2_mux|out[14]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux17~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux17~0 .extended_lut = "off";
defparam \alu|Mux17~0 .lut_mask = 64'hF000F000F000F000;
defparam \alu|Mux17~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N39
cyclonev_lcell_comb \alu|Add0~57 (
// Equation(s):
// \alu|Add0~57_sumout  = SUM(( \reg_file|Mux18~4_combout  ) + ( (!\controller|WideOr5~4_combout  & ((!\controller|pc_sel[1]~0_combout  & (\reg_file|Mux50~4_combout )) # (\controller|pc_sel[1]~0_combout  & ((\alu_in2_mux|out[13]~3_combout ))))) # 
// (\controller|WideOr5~4_combout  & (((\alu_in2_mux|out[13]~3_combout )))) ) + ( \alu|Add0~18  ))
// \alu|Add0~58  = CARRY(( \reg_file|Mux18~4_combout  ) + ( (!\controller|WideOr5~4_combout  & ((!\controller|pc_sel[1]~0_combout  & (\reg_file|Mux50~4_combout )) # (\controller|pc_sel[1]~0_combout  & ((\alu_in2_mux|out[13]~3_combout ))))) # 
// (\controller|WideOr5~4_combout  & (((\alu_in2_mux|out[13]~3_combout )))) ) + ( \alu|Add0~18  ))

	.dataa(!\controller|WideOr5~4_combout ),
	.datab(!\controller|pc_sel[1]~0_combout ),
	.datac(!\reg_file|Mux50~4_combout ),
	.datad(!\reg_file|Mux18~4_combout ),
	.datae(gnd),
	.dataf(!\alu_in2_mux|out[13]~3_combout ),
	.datag(gnd),
	.cin(\alu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~57_sumout ),
	.cout(\alu|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~57 .extended_lut = "off";
defparam \alu|Add0~57 .lut_mask = 64'h0000F780000000FF;
defparam \alu|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N42
cyclonev_lcell_comb \alu|Add0~69 (
// Equation(s):
// \alu|Add0~69_sumout  = SUM(( \alu_in2_mux|out[14]~12_combout  ) + ( \reg_file|Mux17~4_combout  ) + ( \alu|Add0~58  ))
// \alu|Add0~70  = CARRY(( \alu_in2_mux|out[14]~12_combout  ) + ( \reg_file|Mux17~4_combout  ) + ( \alu|Add0~58  ))

	.dataa(!\reg_file|Mux17~4_combout ),
	.datab(gnd),
	.datac(!\alu_in2_mux|out[14]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~69_sumout ),
	.cout(\alu|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~69 .extended_lut = "off";
defparam \alu|Add0~69 .lut_mask = 64'h0000AAAA00000F0F;
defparam \alu|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N57
cyclonev_lcell_comb \alu|Add1~73 (
// Equation(s):
// \alu|Add1~73_sumout  = SUM(( !\alu_in2_mux|out[14]~12_combout  ) + ( \reg_file|Mux17~4_combout  ) + ( \alu|Add1~58  ))
// \alu|Add1~74  = CARRY(( !\alu_in2_mux|out[14]~12_combout  ) + ( \reg_file|Mux17~4_combout  ) + ( \alu|Add1~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|Mux17~4_combout ),
	.datad(!\alu_in2_mux|out[14]~12_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~73_sumout ),
	.cout(\alu|Add1~74 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~73 .extended_lut = "off";
defparam \alu|Add1~73 .lut_mask = 64'h0000F0F00000FF00;
defparam \alu|Add1~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y25_N57
cyclonev_lcell_comb \alu|Mux17~1 (
// Equation(s):
// \alu|Mux17~1_combout  = ( \alu|Add0~69_sumout  & ( \alu|Add1~73_sumout  & ( (\alu|Mux29~1_combout  & ((!\controller|WideOr2~2_combout ) # (!\alu|Mux17~0_combout ))) ) ) ) # ( !\alu|Add0~69_sumout  & ( \alu|Add1~73_sumout  & ( (\alu|Mux29~1_combout  & 
// ((!\controller|WideOr2~2_combout  & (\controller|WideOr3~2_combout )) # (\controller|WideOr2~2_combout  & ((!\alu|Mux17~0_combout ))))) ) ) ) # ( \alu|Add0~69_sumout  & ( !\alu|Add1~73_sumout  & ( (\alu|Mux29~1_combout  & ((!\controller|WideOr2~2_combout  
// & (!\controller|WideOr3~2_combout )) # (\controller|WideOr2~2_combout  & ((!\alu|Mux17~0_combout ))))) ) ) ) # ( !\alu|Add0~69_sumout  & ( !\alu|Add1~73_sumout  & ( (\alu|Mux29~1_combout  & (\controller|WideOr2~2_combout  & !\alu|Mux17~0_combout )) ) ) )

	.dataa(!\alu|Mux29~1_combout ),
	.datab(!\controller|WideOr2~2_combout ),
	.datac(!\controller|WideOr3~2_combout ),
	.datad(!\alu|Mux17~0_combout ),
	.datae(!\alu|Add0~69_sumout ),
	.dataf(!\alu|Add1~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux17~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux17~1 .extended_lut = "off";
defparam \alu|Mux17~1 .lut_mask = 64'h1100514015045544;
defparam \alu|Mux17~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N42
cyclonev_lcell_comb \alu_in2_mux|out[15]~13 (
// Equation(s):
// \alu_in2_mux|out[15]~13_combout  = ( \controller|WideOr5~4_combout  & ( \instMem|data~50_combout  & ( (\instMem|data~33_combout  & !\controller|pc_sel[1]~0_combout ) ) ) ) # ( !\controller|WideOr5~4_combout  & ( \instMem|data~50_combout  & ( 
// (!\controller|pc_sel[1]~0_combout  & ((\reg_file|Mux48~4_combout ))) # (\controller|pc_sel[1]~0_combout  & (\instMem|data~7_combout )) ) ) ) # ( \controller|WideOr5~4_combout  & ( !\instMem|data~50_combout  & ( (\instMem|data~33_combout  & 
// !\controller|pc_sel[1]~0_combout ) ) ) ) # ( !\controller|WideOr5~4_combout  & ( !\instMem|data~50_combout  & ( (!\controller|pc_sel[1]~0_combout  & \reg_file|Mux48~4_combout ) ) ) )

	.dataa(!\instMem|data~33_combout ),
	.datab(!\instMem|data~7_combout ),
	.datac(!\controller|pc_sel[1]~0_combout ),
	.datad(!\reg_file|Mux48~4_combout ),
	.datae(!\controller|WideOr5~4_combout ),
	.dataf(!\instMem|data~50_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_in2_mux|out[15]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_in2_mux|out[15]~13 .extended_lut = "off";
defparam \alu_in2_mux|out[15]~13 .lut_mask = 64'h00F0505003F35050;
defparam \alu_in2_mux|out[15]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N31
dffeas \reg_file|data[2][15] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[15]~38_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[2][31]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[2][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[2][15] .is_wysiwyg = "true";
defparam \reg_file|data[2][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N1
dffeas \reg_file|data[0][15] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[15]~38_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[0][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[0][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[0][15] .is_wysiwyg = "true";
defparam \reg_file|data[0][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N9
cyclonev_lcell_comb \reg_file|data[3][15]~feeder (
// Equation(s):
// \reg_file|data[3][15]~feeder_combout  = ( \rf_wrt_data_mux|out[15]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[15]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[3][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[3][15]~feeder .extended_lut = "off";
defparam \reg_file|data[3][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[3][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N11
dffeas \reg_file|data[3][15] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[3][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[3][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[3][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[3][15] .is_wysiwyg = "true";
defparam \reg_file|data[3][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N0
cyclonev_lcell_comb \reg_file|Mux16~0 (
// Equation(s):
// \reg_file|Mux16~0_combout  = ( \reg_file|data[0][15]~q  & ( \reg_file|data[3][15]~q  & ( (!\controller|rs1[1]~2_combout  & (((!\controller|rs1[0]~1_combout )) # (\reg_file|data[1][15]~q ))) # (\controller|rs1[1]~2_combout  & 
// (((\controller|rs1[0]~1_combout ) # (\reg_file|data[2][15]~q )))) ) ) ) # ( !\reg_file|data[0][15]~q  & ( \reg_file|data[3][15]~q  & ( (!\controller|rs1[1]~2_combout  & (\reg_file|data[1][15]~q  & ((\controller|rs1[0]~1_combout )))) # 
// (\controller|rs1[1]~2_combout  & (((\controller|rs1[0]~1_combout ) # (\reg_file|data[2][15]~q )))) ) ) ) # ( \reg_file|data[0][15]~q  & ( !\reg_file|data[3][15]~q  & ( (!\controller|rs1[1]~2_combout  & (((!\controller|rs1[0]~1_combout )) # 
// (\reg_file|data[1][15]~q ))) # (\controller|rs1[1]~2_combout  & (((\reg_file|data[2][15]~q  & !\controller|rs1[0]~1_combout )))) ) ) ) # ( !\reg_file|data[0][15]~q  & ( !\reg_file|data[3][15]~q  & ( (!\controller|rs1[1]~2_combout  & 
// (\reg_file|data[1][15]~q  & ((\controller|rs1[0]~1_combout )))) # (\controller|rs1[1]~2_combout  & (((\reg_file|data[2][15]~q  & !\controller|rs1[0]~1_combout )))) ) ) )

	.dataa(!\reg_file|data[1][15]~q ),
	.datab(!\controller|rs1[1]~2_combout ),
	.datac(!\reg_file|data[2][15]~q ),
	.datad(!\controller|rs1[0]~1_combout ),
	.datae(!\reg_file|data[0][15]~q ),
	.dataf(!\reg_file|data[3][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux16~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux16~0 .extended_lut = "off";
defparam \reg_file|Mux16~0 .lut_mask = 64'h0344CF440377CF77;
defparam \reg_file|Mux16~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y23_N32
dffeas \reg_file|data[13][15] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[15]~38_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[13][31]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[13][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[13][15] .is_wysiwyg = "true";
defparam \reg_file|data[13][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y25_N44
dffeas \reg_file|data[15][15] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[15]~38_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[15][31]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[15][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[15][15] .is_wysiwyg = "true";
defparam \reg_file|data[15][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N6
cyclonev_lcell_comb \reg_file|Mux16~3 (
// Equation(s):
// \reg_file|Mux16~3_combout  = ( \reg_file|data[15][15]~q  & ( \controller|rs1[1]~2_combout  & ( (\controller|rs1[0]~1_combout ) # (\reg_file|data[14][15]~q ) ) ) ) # ( !\reg_file|data[15][15]~q  & ( \controller|rs1[1]~2_combout  & ( 
// (\reg_file|data[14][15]~q  & !\controller|rs1[0]~1_combout ) ) ) ) # ( \reg_file|data[15][15]~q  & ( !\controller|rs1[1]~2_combout  & ( (!\controller|rs1[0]~1_combout  & (\reg_file|data[12][15]~q )) # (\controller|rs1[0]~1_combout  & 
// ((\reg_file|data[13][15]~q ))) ) ) ) # ( !\reg_file|data[15][15]~q  & ( !\controller|rs1[1]~2_combout  & ( (!\controller|rs1[0]~1_combout  & (\reg_file|data[12][15]~q )) # (\controller|rs1[0]~1_combout  & ((\reg_file|data[13][15]~q ))) ) ) )

	.dataa(!\reg_file|data[14][15]~q ),
	.datab(!\controller|rs1[0]~1_combout ),
	.datac(!\reg_file|data[12][15]~q ),
	.datad(!\reg_file|data[13][15]~q ),
	.datae(!\reg_file|data[15][15]~q ),
	.dataf(!\controller|rs1[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux16~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux16~3 .extended_lut = "off";
defparam \reg_file|Mux16~3 .lut_mask = 64'h0C3F0C3F44447777;
defparam \reg_file|Mux16~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y18_N44
dffeas \reg_file|data[5][15] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[15]~38_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[5][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[5][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[5][15] .is_wysiwyg = "true";
defparam \reg_file|data[5][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N59
dffeas \reg_file|data[7][15] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[15]~38_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[7][31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[7][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[7][15] .is_wysiwyg = "true";
defparam \reg_file|data[7][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N26
dffeas \reg_file|data[6][15] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[15]~38_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[6][31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[6][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[6][15] .is_wysiwyg = "true";
defparam \reg_file|data[6][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N45
cyclonev_lcell_comb \reg_file|Mux16~1 (
// Equation(s):
// \reg_file|Mux16~1_combout  = ( \reg_file|data[6][15]~q  & ( \controller|rs1[0]~1_combout  & ( (!\controller|rs1[1]~2_combout  & (\reg_file|data[5][15]~q )) # (\controller|rs1[1]~2_combout  & ((\reg_file|data[7][15]~q ))) ) ) ) # ( !\reg_file|data[6][15]~q 
//  & ( \controller|rs1[0]~1_combout  & ( (!\controller|rs1[1]~2_combout  & (\reg_file|data[5][15]~q )) # (\controller|rs1[1]~2_combout  & ((\reg_file|data[7][15]~q ))) ) ) ) # ( \reg_file|data[6][15]~q  & ( !\controller|rs1[0]~1_combout  & ( 
// (\controller|rs1[1]~2_combout ) # (\reg_file|data[4][15]~q ) ) ) ) # ( !\reg_file|data[6][15]~q  & ( !\controller|rs1[0]~1_combout  & ( (\reg_file|data[4][15]~q  & !\controller|rs1[1]~2_combout ) ) ) )

	.dataa(!\reg_file|data[4][15]~q ),
	.datab(!\reg_file|data[5][15]~q ),
	.datac(!\reg_file|data[7][15]~q ),
	.datad(!\controller|rs1[1]~2_combout ),
	.datae(!\reg_file|data[6][15]~q ),
	.dataf(!\controller|rs1[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux16~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux16~1 .extended_lut = "off";
defparam \reg_file|Mux16~1 .lut_mask = 64'h550055FF330F330F;
defparam \reg_file|Mux16~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N47
dffeas \reg_file|data[10][15] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[15]~38_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[10][31]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[10][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[10][15] .is_wysiwyg = "true";
defparam \reg_file|data[10][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y23_N38
dffeas \reg_file|data[8][15] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\rf_wrt_data_mux|out[15]~38_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[8][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[8][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[8][15] .is_wysiwyg = "true";
defparam \reg_file|data[8][15] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y23_N20
dffeas \reg_file|data[11][15] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[15]~38_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[11][31]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[11][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[11][15] .is_wysiwyg = "true";
defparam \reg_file|data[11][15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N18
cyclonev_lcell_comb \reg_file|Mux16~2 (
// Equation(s):
// \reg_file|Mux16~2_combout  = ( \reg_file|data[11][15]~q  & ( \controller|rs1[1]~2_combout  & ( (\reg_file|data[10][15]~q ) # (\controller|rs1[0]~1_combout ) ) ) ) # ( !\reg_file|data[11][15]~q  & ( \controller|rs1[1]~2_combout  & ( 
// (!\controller|rs1[0]~1_combout  & \reg_file|data[10][15]~q ) ) ) ) # ( \reg_file|data[11][15]~q  & ( !\controller|rs1[1]~2_combout  & ( (!\controller|rs1[0]~1_combout  & ((\reg_file|data[8][15]~q ))) # (\controller|rs1[0]~1_combout  & 
// (\reg_file|data[9][15]~q )) ) ) ) # ( !\reg_file|data[11][15]~q  & ( !\controller|rs1[1]~2_combout  & ( (!\controller|rs1[0]~1_combout  & ((\reg_file|data[8][15]~q ))) # (\controller|rs1[0]~1_combout  & (\reg_file|data[9][15]~q )) ) ) )

	.dataa(!\reg_file|data[9][15]~q ),
	.datab(!\controller|rs1[0]~1_combout ),
	.datac(!\reg_file|data[10][15]~q ),
	.datad(!\reg_file|data[8][15]~q ),
	.datae(!\reg_file|data[11][15]~q ),
	.dataf(!\controller|rs1[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux16~2 .extended_lut = "off";
defparam \reg_file|Mux16~2 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \reg_file|Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N24
cyclonev_lcell_comb \reg_file|Mux16~4 (
// Equation(s):
// \reg_file|Mux16~4_combout  = ( \reg_file|Mux16~1_combout  & ( \reg_file|Mux16~2_combout  & ( (!\controller|rs1[3]~4_combout  & (((\controller|rs1[2]~3_combout )) # (\reg_file|Mux16~0_combout ))) # (\controller|rs1[3]~4_combout  & 
// (((!\controller|rs1[2]~3_combout ) # (\reg_file|Mux16~3_combout )))) ) ) ) # ( !\reg_file|Mux16~1_combout  & ( \reg_file|Mux16~2_combout  & ( (!\controller|rs1[3]~4_combout  & (\reg_file|Mux16~0_combout  & (!\controller|rs1[2]~3_combout ))) # 
// (\controller|rs1[3]~4_combout  & (((!\controller|rs1[2]~3_combout ) # (\reg_file|Mux16~3_combout )))) ) ) ) # ( \reg_file|Mux16~1_combout  & ( !\reg_file|Mux16~2_combout  & ( (!\controller|rs1[3]~4_combout  & (((\controller|rs1[2]~3_combout )) # 
// (\reg_file|Mux16~0_combout ))) # (\controller|rs1[3]~4_combout  & (((\controller|rs1[2]~3_combout  & \reg_file|Mux16~3_combout )))) ) ) ) # ( !\reg_file|Mux16~1_combout  & ( !\reg_file|Mux16~2_combout  & ( (!\controller|rs1[3]~4_combout  & 
// (\reg_file|Mux16~0_combout  & (!\controller|rs1[2]~3_combout ))) # (\controller|rs1[3]~4_combout  & (((\controller|rs1[2]~3_combout  & \reg_file|Mux16~3_combout )))) ) ) )

	.dataa(!\controller|rs1[3]~4_combout ),
	.datab(!\reg_file|Mux16~0_combout ),
	.datac(!\controller|rs1[2]~3_combout ),
	.datad(!\reg_file|Mux16~3_combout ),
	.datae(!\reg_file|Mux16~1_combout ),
	.dataf(!\reg_file|Mux16~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux16~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux16~4 .extended_lut = "off";
defparam \reg_file|Mux16~4 .lut_mask = 64'h20252A2F70757A7F;
defparam \reg_file|Mux16~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N30
cyclonev_lcell_comb \alu|Mux16~2 (
// Equation(s):
// \alu|Mux16~2_combout  = ( \alu_in2_mux|out[15]~13_combout  & ( \reg_file|Mux16~4_combout  & ( (\alu|Mux19~1_combout  & ((!\alu|Mux19~0_combout ) # ((\controller|WideOr2~2_combout  & \controller|WideOr3~2_combout )))) ) ) ) # ( 
// !\alu_in2_mux|out[15]~13_combout  & ( \reg_file|Mux16~4_combout  & ( (\alu|Mux19~1_combout  & (!\controller|WideOr2~2_combout  & \alu|Mux19~0_combout )) ) ) ) # ( \alu_in2_mux|out[15]~13_combout  & ( !\reg_file|Mux16~4_combout  & ( (\alu|Mux19~1_combout  
// & (!\controller|WideOr2~2_combout  & \alu|Mux19~0_combout )) ) ) ) # ( !\alu_in2_mux|out[15]~13_combout  & ( !\reg_file|Mux16~4_combout  & ( (\alu|Mux19~1_combout  & (\alu|Mux19~0_combout  & ((\controller|WideOr3~2_combout ) # 
// (\controller|WideOr2~2_combout )))) ) ) )

	.dataa(!\alu|Mux19~1_combout ),
	.datab(!\controller|WideOr2~2_combout ),
	.datac(!\controller|WideOr3~2_combout ),
	.datad(!\alu|Mux19~0_combout ),
	.datae(!\alu_in2_mux|out[15]~13_combout ),
	.dataf(!\reg_file|Mux16~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux16~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux16~2 .extended_lut = "off";
defparam \alu|Mux16~2 .lut_mask = 64'h0015004400445501;
defparam \alu|Mux16~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y25_N0
cyclonev_lcell_comb \alu|Mux17~2 (
// Equation(s):
// \alu|Mux17~2_combout  = ( \controller|WideOr3~2_combout  & ( \controller|WideOr2~2_combout  & ( (\alu|Mux19~1_combout  & ((!\alu_in2_mux|out[14]~12_combout  & (\alu|Mux19~0_combout  & !\reg_file|Mux17~4_combout )) # (\alu_in2_mux|out[14]~12_combout  & 
// ((\reg_file|Mux17~4_combout ))))) ) ) ) # ( !\controller|WideOr3~2_combout  & ( \controller|WideOr2~2_combout  & ( (\alu|Mux19~1_combout  & ((!\alu|Mux19~0_combout  & (\alu_in2_mux|out[14]~12_combout  & \reg_file|Mux17~4_combout )) # (\alu|Mux19~0_combout 
//  & (!\alu_in2_mux|out[14]~12_combout  & !\reg_file|Mux17~4_combout )))) ) ) ) # ( \controller|WideOr3~2_combout  & ( !\controller|WideOr2~2_combout  & ( (\alu|Mux19~1_combout  & (!\alu|Mux19~0_combout  $ (((!\alu_in2_mux|out[14]~12_combout ) # 
// (!\reg_file|Mux17~4_combout ))))) ) ) ) # ( !\controller|WideOr3~2_combout  & ( !\controller|WideOr2~2_combout  & ( (\alu|Mux19~1_combout  & ((!\alu|Mux19~0_combout  & (\alu_in2_mux|out[14]~12_combout  & \reg_file|Mux17~4_combout )) # 
// (\alu|Mux19~0_combout  & (!\alu_in2_mux|out[14]~12_combout  $ (!\reg_file|Mux17~4_combout ))))) ) ) )

	.dataa(!\alu|Mux19~0_combout ),
	.datab(!\alu|Mux19~1_combout ),
	.datac(!\alu_in2_mux|out[14]~12_combout ),
	.datad(!\reg_file|Mux17~4_combout ),
	.datae(!\controller|WideOr3~2_combout ),
	.dataf(!\controller|WideOr2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux17~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux17~2 .extended_lut = "off";
defparam \alu|Mux17~2 .lut_mask = 64'h0112111210021003;
defparam \alu|Mux17~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N30
cyclonev_lcell_comb \pc_plus_4_adder|Add0~1 (
// Equation(s):
// \pc_plus_4_adder|Add0~1_sumout  = SUM(( \pc|dataOut [12] ) + ( GND ) + ( \pc_plus_4_adder|Add0~42  ))
// \pc_plus_4_adder|Add0~2  = CARRY(( \pc|dataOut [12] ) + ( GND ) + ( \pc_plus_4_adder|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_plus_4_adder|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_adder|Add0~1_sumout ),
	.cout(\pc_plus_4_adder|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_adder|Add0~1 .extended_lut = "off";
defparam \pc_plus_4_adder|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_plus_4_adder|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N33
cyclonev_lcell_comb \pc_plus_4_adder|Add0~49 (
// Equation(s):
// \pc_plus_4_adder|Add0~49_sumout  = SUM(( \pc|dataOut [13] ) + ( GND ) + ( \pc_plus_4_adder|Add0~2  ))
// \pc_plus_4_adder|Add0~50  = CARRY(( \pc|dataOut [13] ) + ( GND ) + ( \pc_plus_4_adder|Add0~2  ))

	.dataa(!\pc|dataOut [13]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_plus_4_adder|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_adder|Add0~49_sumout ),
	.cout(\pc_plus_4_adder|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_adder|Add0~49 .extended_lut = "off";
defparam \pc_plus_4_adder|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \pc_plus_4_adder|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N36
cyclonev_lcell_comb \pc_plus_4_adder|Add0~57 (
// Equation(s):
// \pc_plus_4_adder|Add0~57_sumout  = SUM(( \pc|dataOut [14] ) + ( GND ) + ( \pc_plus_4_adder|Add0~50  ))
// \pc_plus_4_adder|Add0~58  = CARRY(( \pc|dataOut [14] ) + ( GND ) + ( \pc_plus_4_adder|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [14]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_plus_4_adder|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_adder|Add0~57_sumout ),
	.cout(\pc_plus_4_adder|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_adder|Add0~57 .extended_lut = "off";
defparam \pc_plus_4_adder|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_plus_4_adder|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N12
cyclonev_lcell_comb \instMem|data~110 (
// Equation(s):
// \instMem|data~110_combout  = ( \instMem|data~79_combout  & ( \pc|dataOut [8] & ( \pc|dataOut [9] ) ) ) # ( !\instMem|data~79_combout  & ( \pc|dataOut [8] & ( \pc|dataOut [9] ) ) ) # ( \instMem|data~79_combout  & ( !\pc|dataOut [8] & ( 
// (\instMem|data~78_combout ) # (\pc|dataOut [9]) ) ) ) # ( !\instMem|data~79_combout  & ( !\pc|dataOut [8] & ( (!\pc|dataOut [9] & \instMem|data~78_combout ) ) ) )

	.dataa(gnd),
	.datab(!\pc|dataOut [9]),
	.datac(gnd),
	.datad(!\instMem|data~78_combout ),
	.datae(!\instMem|data~79_combout ),
	.dataf(!\pc|dataOut [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~110_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~110 .extended_lut = "off";
defparam \instMem|data~110 .lut_mask = 64'h00CC33FF33333333;
defparam \instMem|data~110 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N27
cyclonev_lcell_comb \pc_plus_4_adder|Add0~41 (
// Equation(s):
// \pc_plus_4_adder|Add0~41_sumout  = SUM(( \pc|dataOut [11] ) + ( GND ) + ( \pc_plus_4_adder|Add0~38  ))
// \pc_plus_4_adder|Add0~42  = CARRY(( \pc|dataOut [11] ) + ( GND ) + ( \pc_plus_4_adder|Add0~38  ))

	.dataa(!\pc|dataOut [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_plus_4_adder|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_adder|Add0~41_sumout ),
	.cout(\pc_plus_4_adder|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_adder|Add0~41 .extended_lut = "off";
defparam \pc_plus_4_adder|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \pc_plus_4_adder|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N12
cyclonev_lcell_comb \pc_plus_4_adder|Add0~9 (
// Equation(s):
// \pc_plus_4_adder|Add0~9_sumout  = SUM(( !\pc|dataOut [6] ) + ( GND ) + ( \pc_plus_4_adder|Add0~22  ))
// \pc_plus_4_adder|Add0~10  = CARRY(( !\pc|dataOut [6] ) + ( GND ) + ( \pc_plus_4_adder|Add0~22  ))

	.dataa(gnd),
	.datab(!\pc|dataOut [6]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_plus_4_adder|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_adder|Add0~9_sumout ),
	.cout(\pc_plus_4_adder|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_adder|Add0~9 .extended_lut = "off";
defparam \pc_plus_4_adder|Add0~9 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \pc_plus_4_adder|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N15
cyclonev_lcell_comb \pc_plus_4_adder|Add0~13 (
// Equation(s):
// \pc_plus_4_adder|Add0~13_sumout  = SUM(( \pc|dataOut [7] ) + ( GND ) + ( \pc_plus_4_adder|Add0~10  ))
// \pc_plus_4_adder|Add0~14  = CARRY(( \pc|dataOut [7] ) + ( GND ) + ( \pc_plus_4_adder|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_plus_4_adder|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_adder|Add0~13_sumout ),
	.cout(\pc_plus_4_adder|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_adder|Add0~13 .extended_lut = "off";
defparam \pc_plus_4_adder|Add0~13 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_plus_4_adder|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N9
cyclonev_lcell_comb \pc_plus_4_plus_imm_adder|Add0~21 (
// Equation(s):
// \pc_plus_4_plus_imm_adder|Add0~21_sumout  = SUM(( (((\instMem|data~89_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [11])) # (\pc|dataOut [12]) ) + ( \pc_plus_4_adder|Add0~21_sumout  ) + ( \pc_plus_4_plus_imm_adder|Add0~18  ))
// \pc_plus_4_plus_imm_adder|Add0~22  = CARRY(( (((\instMem|data~89_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [11])) # (\pc|dataOut [12]) ) + ( \pc_plus_4_adder|Add0~21_sumout  ) + ( \pc_plus_4_plus_imm_adder|Add0~18  ))

	.dataa(!\pc|dataOut [12]),
	.datab(!\pc|dataOut [11]),
	.datac(!\pc|dataOut [10]),
	.datad(!\instMem|data~89_combout ),
	.datae(gnd),
	.dataf(!\pc_plus_4_adder|Add0~21_sumout ),
	.datag(gnd),
	.cin(\pc_plus_4_plus_imm_adder|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_plus_imm_adder|Add0~21_sumout ),
	.cout(\pc_plus_4_plus_imm_adder|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_plus_imm_adder|Add0~21 .extended_lut = "off";
defparam \pc_plus_4_plus_imm_adder|Add0~21 .lut_mask = 64'h0000FF0000007FFF;
defparam \pc_plus_4_plus_imm_adder|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N12
cyclonev_lcell_comb \pc_plus_4_plus_imm_adder|Add0~9 (
// Equation(s):
// \pc_plus_4_plus_imm_adder|Add0~9_sumout  = SUM(( \pc_plus_4_adder|Add0~9_sumout  ) + ( (!\pc|dataOut [12] & (!\pc|dataOut [11] & (!\pc|dataOut [10] & \instMem|data~120_combout ))) ) + ( \pc_plus_4_plus_imm_adder|Add0~22  ))
// \pc_plus_4_plus_imm_adder|Add0~10  = CARRY(( \pc_plus_4_adder|Add0~9_sumout  ) + ( (!\pc|dataOut [12] & (!\pc|dataOut [11] & (!\pc|dataOut [10] & \instMem|data~120_combout ))) ) + ( \pc_plus_4_plus_imm_adder|Add0~22  ))

	.dataa(!\pc|dataOut [12]),
	.datab(!\pc|dataOut [11]),
	.datac(!\pc|dataOut [10]),
	.datad(!\pc_plus_4_adder|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\instMem|data~120_combout ),
	.datag(gnd),
	.cin(\pc_plus_4_plus_imm_adder|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_plus_imm_adder|Add0~9_sumout ),
	.cout(\pc_plus_4_plus_imm_adder|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_plus_imm_adder|Add0~9 .extended_lut = "off";
defparam \pc_plus_4_plus_imm_adder|Add0~9 .lut_mask = 64'h0000FF7F000000FF;
defparam \pc_plus_4_plus_imm_adder|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N15
cyclonev_lcell_comb \pc_plus_4_plus_imm_adder|Add0~13 (
// Equation(s):
// \pc_plus_4_plus_imm_adder|Add0~13_sumout  = SUM(( (((\instMem|data~116_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [11])) # (\pc|dataOut [12]) ) + ( \pc_plus_4_adder|Add0~13_sumout  ) + ( \pc_plus_4_plus_imm_adder|Add0~10  ))
// \pc_plus_4_plus_imm_adder|Add0~14  = CARRY(( (((\instMem|data~116_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [11])) # (\pc|dataOut [12]) ) + ( \pc_plus_4_adder|Add0~13_sumout  ) + ( \pc_plus_4_plus_imm_adder|Add0~10  ))

	.dataa(!\pc|dataOut [12]),
	.datab(!\pc|dataOut [11]),
	.datac(!\pc|dataOut [10]),
	.datad(!\instMem|data~116_combout ),
	.datae(gnd),
	.dataf(!\pc_plus_4_adder|Add0~13_sumout ),
	.datag(gnd),
	.cin(\pc_plus_4_plus_imm_adder|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_plus_imm_adder|Add0~13_sumout ),
	.cout(\pc_plus_4_plus_imm_adder|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_plus_imm_adder|Add0~13 .extended_lut = "off";
defparam \pc_plus_4_plus_imm_adder|Add0~13 .lut_mask = 64'h0000FF0000007FFF;
defparam \pc_plus_4_plus_imm_adder|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N21
cyclonev_lcell_comb \pc_plus_4_plus_imm_adder|Add0~29 (
// Equation(s):
// \pc_plus_4_plus_imm_adder|Add0~29_sumout  = SUM(( (((\instMem|data~101_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [11])) # (\pc|dataOut [12]) ) + ( \pc_plus_4_adder|Add0~29_sumout  ) + ( \pc_plus_4_plus_imm_adder|Add0~26  ))
// \pc_plus_4_plus_imm_adder|Add0~30  = CARRY(( (((\instMem|data~101_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [11])) # (\pc|dataOut [12]) ) + ( \pc_plus_4_adder|Add0~29_sumout  ) + ( \pc_plus_4_plus_imm_adder|Add0~26  ))

	.dataa(!\pc|dataOut [12]),
	.datab(!\pc|dataOut [11]),
	.datac(!\pc|dataOut [10]),
	.datad(!\instMem|data~101_combout ),
	.datae(gnd),
	.dataf(!\pc_plus_4_adder|Add0~29_sumout ),
	.datag(gnd),
	.cin(\pc_plus_4_plus_imm_adder|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_plus_imm_adder|Add0~29_sumout ),
	.cout(\pc_plus_4_plus_imm_adder|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_plus_imm_adder|Add0~29 .extended_lut = "off";
defparam \pc_plus_4_plus_imm_adder|Add0~29 .lut_mask = 64'h0000FF0000007FFF;
defparam \pc_plus_4_plus_imm_adder|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N27
cyclonev_lcell_comb \pc_plus_4_plus_imm_adder|Add0~41 (
// Equation(s):
// \pc_plus_4_plus_imm_adder|Add0~41_sumout  = SUM(( (((\instMem|data~110_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [11])) # (\pc|dataOut [12]) ) + ( \pc_plus_4_adder|Add0~41_sumout  ) + ( \pc_plus_4_plus_imm_adder|Add0~38  ))
// \pc_plus_4_plus_imm_adder|Add0~42  = CARRY(( (((\instMem|data~110_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [11])) # (\pc|dataOut [12]) ) + ( \pc_plus_4_adder|Add0~41_sumout  ) + ( \pc_plus_4_plus_imm_adder|Add0~38  ))

	.dataa(!\pc|dataOut [12]),
	.datab(!\pc|dataOut [11]),
	.datac(!\pc|dataOut [10]),
	.datad(!\instMem|data~110_combout ),
	.datae(gnd),
	.dataf(!\pc_plus_4_adder|Add0~41_sumout ),
	.datag(gnd),
	.cin(\pc_plus_4_plus_imm_adder|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_plus_imm_adder|Add0~41_sumout ),
	.cout(\pc_plus_4_plus_imm_adder|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_plus_imm_adder|Add0~41 .extended_lut = "off";
defparam \pc_plus_4_plus_imm_adder|Add0~41 .lut_mask = 64'h0000FF0000007FFF;
defparam \pc_plus_4_plus_imm_adder|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N30
cyclonev_lcell_comb \pc_plus_4_plus_imm_adder|Add0~1 (
// Equation(s):
// \pc_plus_4_plus_imm_adder|Add0~1_sumout  = SUM(( \pc_plus_4_adder|Add0~1_sumout  ) + ( (((\instMem|data~94_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [11])) # (\pc|dataOut [12]) ) + ( \pc_plus_4_plus_imm_adder|Add0~42  ))
// \pc_plus_4_plus_imm_adder|Add0~2  = CARRY(( \pc_plus_4_adder|Add0~1_sumout  ) + ( (((\instMem|data~94_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [11])) # (\pc|dataOut [12]) ) + ( \pc_plus_4_plus_imm_adder|Add0~42  ))

	.dataa(!\pc|dataOut [12]),
	.datab(!\pc|dataOut [11]),
	.datac(!\pc|dataOut [10]),
	.datad(!\pc_plus_4_adder|Add0~1_sumout ),
	.datae(gnd),
	.dataf(!\instMem|data~94_combout ),
	.datag(gnd),
	.cin(\pc_plus_4_plus_imm_adder|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_plus_imm_adder|Add0~1_sumout ),
	.cout(\pc_plus_4_plus_imm_adder|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_plus_imm_adder|Add0~1 .extended_lut = "off";
defparam \pc_plus_4_plus_imm_adder|Add0~1 .lut_mask = 64'h00008000000000FF;
defparam \pc_plus_4_plus_imm_adder|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N36
cyclonev_lcell_comb \pc_plus_4_plus_imm_adder|Add0~57 (
// Equation(s):
// \pc_plus_4_plus_imm_adder|Add0~57_sumout  = SUM(( (((\instMem|data~41_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [11])) # (\pc|dataOut [12]) ) + ( \pc_plus_4_adder|Add0~57_sumout  ) + ( \pc_plus_4_plus_imm_adder|Add0~50  ))
// \pc_plus_4_plus_imm_adder|Add0~58  = CARRY(( (((\instMem|data~41_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [11])) # (\pc|dataOut [12]) ) + ( \pc_plus_4_adder|Add0~57_sumout  ) + ( \pc_plus_4_plus_imm_adder|Add0~50  ))

	.dataa(!\pc|dataOut [12]),
	.datab(!\pc|dataOut [11]),
	.datac(!\pc|dataOut [10]),
	.datad(!\instMem|data~41_combout ),
	.datae(gnd),
	.dataf(!\pc_plus_4_adder|Add0~57_sumout ),
	.datag(gnd),
	.cin(\pc_plus_4_plus_imm_adder|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_plus_imm_adder|Add0~57_sumout ),
	.cout(\pc_plus_4_plus_imm_adder|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_plus_imm_adder|Add0~57 .extended_lut = "off";
defparam \pc_plus_4_plus_imm_adder|Add0~57 .lut_mask = 64'h0000FF0000007FFF;
defparam \pc_plus_4_plus_imm_adder|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y25_N48
cyclonev_lcell_comb \pc_mux|out[14]~19 (
// Equation(s):
// \pc_mux|out[14]~19_combout  = ( \alu|Mux17~1_combout  & ( \pc_mux|Equal0~0_combout  & ( \pc_plus_4_adder|Add0~57_sumout  ) ) ) # ( !\alu|Mux17~1_combout  & ( \pc_mux|Equal0~0_combout  & ( \pc_plus_4_adder|Add0~57_sumout  ) ) ) # ( \alu|Mux17~1_combout  & 
// ( !\pc_mux|Equal0~0_combout  & ( (!\pc_mux|Equal0~1_combout ) # (\pc_plus_4_plus_imm_adder|Add0~57_sumout ) ) ) ) # ( !\alu|Mux17~1_combout  & ( !\pc_mux|Equal0~0_combout  & ( (!\pc_mux|Equal0~1_combout  & (\alu|Mux17~2_combout )) # 
// (\pc_mux|Equal0~1_combout  & ((\pc_plus_4_plus_imm_adder|Add0~57_sumout ))) ) ) )

	.dataa(!\pc_plus_4_adder|Add0~57_sumout ),
	.datab(!\pc_mux|Equal0~1_combout ),
	.datac(!\alu|Mux17~2_combout ),
	.datad(!\pc_plus_4_plus_imm_adder|Add0~57_sumout ),
	.datae(!\alu|Mux17~1_combout ),
	.dataf(!\pc_mux|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[14]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[14]~19 .extended_lut = "off";
defparam \pc_mux|out[14]~19 .lut_mask = 64'h0C3FCCFF55555555;
defparam \pc_mux|out[14]~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N0
cyclonev_lcell_comb \alu|WideOr2~0 (
// Equation(s):
// \alu|WideOr2~0_combout  = ( \controller|WideOr2~2_combout  & ( (!\controller|alu_op[4]~1_combout  & !\controller|WideOr0~3_combout ) ) ) # ( !\controller|WideOr2~2_combout  & ( (!\controller|alu_op[4]~1_combout  & ((!\controller|WideOr0~3_combout ) # 
// ((!\controller|WideOr3~2_combout  & !\controller|WideOr1~2_combout )))) # (\controller|alu_op[4]~1_combout  & (!\controller|WideOr3~2_combout  & (!\controller|WideOr0~3_combout  & !\controller|WideOr1~2_combout ))) ) )

	.dataa(!\controller|WideOr3~2_combout ),
	.datab(!\controller|alu_op[4]~1_combout ),
	.datac(!\controller|WideOr0~3_combout ),
	.datad(!\controller|WideOr1~2_combout ),
	.datae(gnd),
	.dataf(!\controller|WideOr2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|WideOr2~0 .extended_lut = "off";
defparam \alu|WideOr2~0 .lut_mask = 64'hE8C0E8C0C0C0C0C0;
defparam \alu|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N45
cyclonev_lcell_comb \alu|Selector1~0 (
// Equation(s):
// \alu|Selector1~0_combout  = ( !\controller|WideOr1~2_combout  & ( \controller|WideOr3~2_combout  & ( (!\controller|WideOr2~2_combout  & \controller|alu_op[4]~1_combout ) ) ) ) # ( !\controller|WideOr1~2_combout  & ( !\controller|WideOr3~2_combout  & ( 
// (\controller|WideOr2~2_combout  & \controller|alu_op[4]~1_combout ) ) ) )

	.dataa(!\controller|WideOr2~2_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|alu_op[4]~1_combout ),
	.datae(!\controller|WideOr1~2_combout ),
	.dataf(!\controller|WideOr3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Selector1~0 .extended_lut = "off";
defparam \alu|Selector1~0 .lut_mask = 64'h0055000000AA0000;
defparam \alu|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N3
cyclonev_lcell_comb \alu|Mux31~1 (
// Equation(s):
// \alu|Mux31~1_combout  = ( !\reg_file|Mux28~4_combout  & ( !\reg_file|Mux31~4_combout  & ( (!\reg_file|Mux30~4_combout  & (!\reg_file|Mux26~4_combout  & (!\reg_file|Mux29~4_combout  & !\reg_file|Mux27~4_combout ))) ) ) )

	.dataa(!\reg_file|Mux30~4_combout ),
	.datab(!\reg_file|Mux26~4_combout ),
	.datac(!\reg_file|Mux29~4_combout ),
	.datad(!\reg_file|Mux27~4_combout ),
	.datae(!\reg_file|Mux28~4_combout ),
	.dataf(!\reg_file|Mux31~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux31~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux31~1 .extended_lut = "off";
defparam \alu|Mux31~1 .lut_mask = 64'h8000000000000000;
defparam \alu|Mux31~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y26_N57
cyclonev_lcell_comb \alu|Mux31~2 (
// Equation(s):
// \alu|Mux31~2_combout  = ( !\reg_file|Mux21~4_combout  & ( !\reg_file|Mux20~4_combout  & ( (!\reg_file|Mux24~4_combout  & (!\reg_file|Mux23~4_combout  & !\reg_file|Mux22~4_combout )) ) ) )

	.dataa(!\reg_file|Mux24~4_combout ),
	.datab(gnd),
	.datac(!\reg_file|Mux23~4_combout ),
	.datad(!\reg_file|Mux22~4_combout ),
	.datae(!\reg_file|Mux21~4_combout ),
	.dataf(!\reg_file|Mux20~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux31~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux31~2 .extended_lut = "off";
defparam \alu|Mux31~2 .lut_mask = 64'hA000000000000000;
defparam \alu|Mux31~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y20_N41
dffeas \reg_file|data[5][20] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[20]~43_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[5][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[5][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[5][20] .is_wysiwyg = "true";
defparam \reg_file|data[5][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y26_N54
cyclonev_lcell_comb \reg_file|data[7][20]~feeder (
// Equation(s):
// \reg_file|data[7][20]~feeder_combout  = ( \rf_wrt_data_mux|out[20]~43_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[20]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[7][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[7][20]~feeder .extended_lut = "off";
defparam \reg_file|data[7][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[7][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y26_N56
dffeas \reg_file|data[7][20] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[7][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[7][31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[7][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[7][20] .is_wysiwyg = "true";
defparam \reg_file|data[7][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N38
dffeas \reg_file|data[4][20] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[20]~43_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[4][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[4][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[4][20] .is_wysiwyg = "true";
defparam \reg_file|data[4][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y26_N12
cyclonev_lcell_comb \reg_file|data[6][20]~feeder (
// Equation(s):
// \reg_file|data[6][20]~feeder_combout  = ( \rf_wrt_data_mux|out[20]~43_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[20]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[6][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[6][20]~feeder .extended_lut = "off";
defparam \reg_file|data[6][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[6][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y26_N14
dffeas \reg_file|data[6][20] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[6][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[6][31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[6][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[6][20] .is_wysiwyg = "true";
defparam \reg_file|data[6][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N36
cyclonev_lcell_comb \reg_file|Mux43~1 (
// Equation(s):
// \reg_file|Mux43~1_combout  = ( \reg_file|data[4][20]~q  & ( \reg_file|data[6][20]~q  & ( ((!\controller|rs2[1]~3_combout  & (\reg_file|data[5][20]~q )) # (\controller|rs2[1]~3_combout  & ((\reg_file|data[7][20]~q )))) # (\controller|rs2[0]~2_combout ) ) ) 
// ) # ( !\reg_file|data[4][20]~q  & ( \reg_file|data[6][20]~q  & ( (!\controller|rs2[1]~3_combout  & (!\controller|rs2[0]~2_combout  & (\reg_file|data[5][20]~q ))) # (\controller|rs2[1]~3_combout  & (((\reg_file|data[7][20]~q )) # 
// (\controller|rs2[0]~2_combout ))) ) ) ) # ( \reg_file|data[4][20]~q  & ( !\reg_file|data[6][20]~q  & ( (!\controller|rs2[1]~3_combout  & (((\reg_file|data[5][20]~q )) # (\controller|rs2[0]~2_combout ))) # (\controller|rs2[1]~3_combout  & 
// (!\controller|rs2[0]~2_combout  & ((\reg_file|data[7][20]~q )))) ) ) ) # ( !\reg_file|data[4][20]~q  & ( !\reg_file|data[6][20]~q  & ( (!\controller|rs2[0]~2_combout  & ((!\controller|rs2[1]~3_combout  & (\reg_file|data[5][20]~q )) # 
// (\controller|rs2[1]~3_combout  & ((\reg_file|data[7][20]~q ))))) ) ) )

	.dataa(!\controller|rs2[1]~3_combout ),
	.datab(!\controller|rs2[0]~2_combout ),
	.datac(!\reg_file|data[5][20]~q ),
	.datad(!\reg_file|data[7][20]~q ),
	.datae(!\reg_file|data[4][20]~q ),
	.dataf(!\reg_file|data[6][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux43~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux43~1 .extended_lut = "off";
defparam \reg_file|Mux43~1 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \reg_file|Mux43~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y25_N6
cyclonev_lcell_comb \reg_file|data[8][20]~feeder (
// Equation(s):
// \reg_file|data[8][20]~feeder_combout  = ( \rf_wrt_data_mux|out[20]~43_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[20]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[8][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[8][20]~feeder .extended_lut = "off";
defparam \reg_file|data[8][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[8][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y25_N8
dffeas \reg_file|data[8][20] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[8][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[8][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[8][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[8][20] .is_wysiwyg = "true";
defparam \reg_file|data[8][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y25_N0
cyclonev_lcell_comb \reg_file|data[9][20]~feeder (
// Equation(s):
// \reg_file|data[9][20]~feeder_combout  = ( \rf_wrt_data_mux|out[20]~43_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[20]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[9][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[9][20]~feeder .extended_lut = "off";
defparam \reg_file|data[9][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[9][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y25_N2
dffeas \reg_file|data[9][20] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[9][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[9][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[9][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[9][20] .is_wysiwyg = "true";
defparam \reg_file|data[9][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N20
dffeas \reg_file|data[10][20] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[20]~43_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[10][31]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[10][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[10][20] .is_wysiwyg = "true";
defparam \reg_file|data[10][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y22_N8
dffeas \reg_file|data[11][20] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[20]~43_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[11][31]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[11][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[11][20] .is_wysiwyg = "true";
defparam \reg_file|data[11][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y25_N21
cyclonev_lcell_comb \reg_file|Mux43~2 (
// Equation(s):
// \reg_file|Mux43~2_combout  = ( \reg_file|data[11][20]~q  & ( \controller|rs2[0]~2_combout  & ( (!\controller|rs2[1]~3_combout  & (\reg_file|data[8][20]~q )) # (\controller|rs2[1]~3_combout  & ((\reg_file|data[10][20]~q ))) ) ) ) # ( 
// !\reg_file|data[11][20]~q  & ( \controller|rs2[0]~2_combout  & ( (!\controller|rs2[1]~3_combout  & (\reg_file|data[8][20]~q )) # (\controller|rs2[1]~3_combout  & ((\reg_file|data[10][20]~q ))) ) ) ) # ( \reg_file|data[11][20]~q  & ( 
// !\controller|rs2[0]~2_combout  & ( (\reg_file|data[9][20]~q ) # (\controller|rs2[1]~3_combout ) ) ) ) # ( !\reg_file|data[11][20]~q  & ( !\controller|rs2[0]~2_combout  & ( (!\controller|rs2[1]~3_combout  & \reg_file|data[9][20]~q ) ) ) )

	.dataa(!\controller|rs2[1]~3_combout ),
	.datab(!\reg_file|data[8][20]~q ),
	.datac(!\reg_file|data[9][20]~q ),
	.datad(!\reg_file|data[10][20]~q ),
	.datae(!\reg_file|data[11][20]~q ),
	.dataf(!\controller|rs2[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux43~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux43~2 .extended_lut = "off";
defparam \reg_file|Mux43~2 .lut_mask = 64'h0A0A5F5F22772277;
defparam \reg_file|Mux43~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N59
dffeas \reg_file|data[3][20] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[20]~43_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[3][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[3][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[3][20] .is_wysiwyg = "true";
defparam \reg_file|data[3][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N56
dffeas \reg_file|data[0][20] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[20]~43_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[0][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[0][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[0][20] .is_wysiwyg = "true";
defparam \reg_file|data[0][20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N48
cyclonev_lcell_comb \reg_file|data[2][20]~feeder (
// Equation(s):
// \reg_file|data[2][20]~feeder_combout  = ( \rf_wrt_data_mux|out[20]~43_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[20]~43_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[2][20]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[2][20]~feeder .extended_lut = "off";
defparam \reg_file|data[2][20]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[2][20]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y26_N50
dffeas \reg_file|data[2][20] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[2][20]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[2][31]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[2][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[2][20] .is_wysiwyg = "true";
defparam \reg_file|data[2][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N21
cyclonev_lcell_comb \reg_file|Mux43~0 (
// Equation(s):
// \reg_file|Mux43~0_combout  = ( \controller|rs2[1]~3_combout  & ( \reg_file|data[2][20]~q  & ( (\reg_file|data[3][20]~q ) # (\controller|rs2[0]~2_combout ) ) ) ) # ( !\controller|rs2[1]~3_combout  & ( \reg_file|data[2][20]~q  & ( 
// (!\controller|rs2[0]~2_combout  & (\reg_file|data[1][20]~q )) # (\controller|rs2[0]~2_combout  & ((\reg_file|data[0][20]~q ))) ) ) ) # ( \controller|rs2[1]~3_combout  & ( !\reg_file|data[2][20]~q  & ( (!\controller|rs2[0]~2_combout  & 
// \reg_file|data[3][20]~q ) ) ) ) # ( !\controller|rs2[1]~3_combout  & ( !\reg_file|data[2][20]~q  & ( (!\controller|rs2[0]~2_combout  & (\reg_file|data[1][20]~q )) # (\controller|rs2[0]~2_combout  & ((\reg_file|data[0][20]~q ))) ) ) )

	.dataa(!\reg_file|data[1][20]~q ),
	.datab(!\controller|rs2[0]~2_combout ),
	.datac(!\reg_file|data[3][20]~q ),
	.datad(!\reg_file|data[0][20]~q ),
	.datae(!\controller|rs2[1]~3_combout ),
	.dataf(!\reg_file|data[2][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux43~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux43~0 .extended_lut = "off";
defparam \reg_file|Mux43~0 .lut_mask = 64'h44770C0C44773F3F;
defparam \reg_file|Mux43~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N54
cyclonev_lcell_comb \reg_file|Mux43~4 (
// Equation(s):
// \reg_file|Mux43~4_combout  = ( \reg_file|Mux43~2_combout  & ( \reg_file|Mux43~0_combout  & ( (!\controller|rs2[2]~0_combout ) # ((!\controller|rs2[3]~1_combout  & ((\reg_file|Mux43~1_combout ))) # (\controller|rs2[3]~1_combout  & 
// (\reg_file|Mux43~3_combout ))) ) ) ) # ( !\reg_file|Mux43~2_combout  & ( \reg_file|Mux43~0_combout  & ( (!\controller|rs2[2]~0_combout  & (((!\controller|rs2[3]~1_combout )))) # (\controller|rs2[2]~0_combout  & ((!\controller|rs2[3]~1_combout  & 
// ((\reg_file|Mux43~1_combout ))) # (\controller|rs2[3]~1_combout  & (\reg_file|Mux43~3_combout )))) ) ) ) # ( \reg_file|Mux43~2_combout  & ( !\reg_file|Mux43~0_combout  & ( (!\controller|rs2[2]~0_combout  & (((\controller|rs2[3]~1_combout )))) # 
// (\controller|rs2[2]~0_combout  & ((!\controller|rs2[3]~1_combout  & ((\reg_file|Mux43~1_combout ))) # (\controller|rs2[3]~1_combout  & (\reg_file|Mux43~3_combout )))) ) ) ) # ( !\reg_file|Mux43~2_combout  & ( !\reg_file|Mux43~0_combout  & ( 
// (\controller|rs2[2]~0_combout  & ((!\controller|rs2[3]~1_combout  & ((\reg_file|Mux43~1_combout ))) # (\controller|rs2[3]~1_combout  & (\reg_file|Mux43~3_combout )))) ) ) )

	.dataa(!\reg_file|Mux43~3_combout ),
	.datab(!\reg_file|Mux43~1_combout ),
	.datac(!\controller|rs2[2]~0_combout ),
	.datad(!\controller|rs2[3]~1_combout ),
	.datae(!\reg_file|Mux43~2_combout ),
	.dataf(!\reg_file|Mux43~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux43~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux43~4 .extended_lut = "off";
defparam \reg_file|Mux43~4 .lut_mask = 64'h030503F5F305F3F5;
defparam \reg_file|Mux43~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N57
cyclonev_lcell_comb \pc_plus_4_adder|Add0~85 (
// Equation(s):
// \pc_plus_4_adder|Add0~85_sumout  = SUM(( \pc|dataOut [21] ) + ( GND ) + ( \pc_plus_4_adder|Add0~82  ))
// \pc_plus_4_adder|Add0~86  = CARRY(( \pc|dataOut [21] ) + ( GND ) + ( \pc_plus_4_adder|Add0~82  ))

	.dataa(!\pc|dataOut [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_plus_4_adder|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_adder|Add0~85_sumout ),
	.cout(\pc_plus_4_adder|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_adder|Add0~85 .extended_lut = "off";
defparam \pc_plus_4_adder|Add0~85 .lut_mask = 64'h0000FFFF00005555;
defparam \pc_plus_4_adder|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N54
cyclonev_lcell_comb \alu_in2_mux|out[21]~25 (
// Equation(s):
// \alu_in2_mux|out[21]~25_combout  = ( \alu_in2_mux|out[0]~0_combout  & ( (!\reg_file|Mux42~4_combout  & !\alu_in2_mux|out[29]~1_combout ) ) ) # ( !\alu_in2_mux|out[0]~0_combout  & ( !\alu_in2_mux|out[29]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|Mux42~4_combout ),
	.datad(!\alu_in2_mux|out[29]~1_combout ),
	.datae(gnd),
	.dataf(!\alu_in2_mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_in2_mux|out[21]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_in2_mux|out[21]~25 .extended_lut = "off";
defparam \alu_in2_mux|out[21]~25 .lut_mask = 64'hFF00FF00F000F000;
defparam \alu_in2_mux|out[21]~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y25_N9
cyclonev_lcell_comb \alu|Mux10~1 (
// Equation(s):
// \alu|Mux10~1_combout  = ( \alu_in2_mux|out[21]~25_combout  & ( (!\reg_file|Mux10~4_combout  & ((\controller|WideOr3~2_combout ) # (\controller|WideOr2~2_combout ))) # (\reg_file|Mux10~4_combout  & (!\controller|WideOr2~2_combout )) ) ) # ( 
// !\alu_in2_mux|out[21]~25_combout  & ( (!\reg_file|Mux10~4_combout  & (!\controller|WideOr2~2_combout )) # (\reg_file|Mux10~4_combout  & (\controller|WideOr2~2_combout  & \controller|WideOr3~2_combout )) ) )

	.dataa(!\reg_file|Mux10~4_combout ),
	.datab(gnd),
	.datac(!\controller|WideOr2~2_combout ),
	.datad(!\controller|WideOr3~2_combout ),
	.datae(!\alu_in2_mux|out[21]~25_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux10~1 .extended_lut = "off";
defparam \alu|Mux10~1 .lut_mask = 64'hA0A55AFAA0A55AFA;
defparam \alu|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N24
cyclonev_lcell_comb \reg_file|data[3][21]~feeder (
// Equation(s):
// \reg_file|data[3][21]~feeder_combout  = \rf_wrt_data_mux|out[21]~44_combout 

	.dataa(!\rf_wrt_data_mux|out[21]~44_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[3][21]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[3][21]~feeder .extended_lut = "off";
defparam \reg_file|data[3][21]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_file|data[3][21]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y25_N26
dffeas \reg_file|data[3][21] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[3][21]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[3][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[3][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[3][21] .is_wysiwyg = "true";
defparam \reg_file|data[3][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N59
dffeas \reg_file|data[1][21] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[21]~44_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[1][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[1][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[1][21] .is_wysiwyg = "true";
defparam \reg_file|data[1][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y20_N35
dffeas \reg_file|data[0][21] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[21]~44_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[0][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[0][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[0][21] .is_wysiwyg = "true";
defparam \reg_file|data[0][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N57
cyclonev_lcell_comb \reg_file|Mux10~0 (
// Equation(s):
// \reg_file|Mux10~0_combout  = ( \reg_file|data[1][21]~q  & ( \reg_file|data[0][21]~q  & ( (!\controller|rs1[1]~2_combout ) # ((!\controller|rs1[0]~1_combout  & (\reg_file|data[2][21]~q )) # (\controller|rs1[0]~1_combout  & ((\reg_file|data[3][21]~q )))) ) 
// ) ) # ( !\reg_file|data[1][21]~q  & ( \reg_file|data[0][21]~q  & ( (!\controller|rs1[0]~1_combout  & ((!\controller|rs1[1]~2_combout ) # ((\reg_file|data[2][21]~q )))) # (\controller|rs1[0]~1_combout  & (\controller|rs1[1]~2_combout  & 
// ((\reg_file|data[3][21]~q )))) ) ) ) # ( \reg_file|data[1][21]~q  & ( !\reg_file|data[0][21]~q  & ( (!\controller|rs1[0]~1_combout  & (\controller|rs1[1]~2_combout  & (\reg_file|data[2][21]~q ))) # (\controller|rs1[0]~1_combout  & 
// ((!\controller|rs1[1]~2_combout ) # ((\reg_file|data[3][21]~q )))) ) ) ) # ( !\reg_file|data[1][21]~q  & ( !\reg_file|data[0][21]~q  & ( (\controller|rs1[1]~2_combout  & ((!\controller|rs1[0]~1_combout  & (\reg_file|data[2][21]~q )) # 
// (\controller|rs1[0]~1_combout  & ((\reg_file|data[3][21]~q ))))) ) ) )

	.dataa(!\controller|rs1[0]~1_combout ),
	.datab(!\controller|rs1[1]~2_combout ),
	.datac(!\reg_file|data[2][21]~q ),
	.datad(!\reg_file|data[3][21]~q ),
	.datae(!\reg_file|data[1][21]~q ),
	.dataf(!\reg_file|data[0][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux10~0 .extended_lut = "off";
defparam \reg_file|Mux10~0 .lut_mask = 64'h021346578A9BCEDF;
defparam \reg_file|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N14
dffeas \reg_file|data[9][21] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[21]~44_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[9][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[9][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[9][21] .is_wysiwyg = "true";
defparam \reg_file|data[9][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N44
dffeas \reg_file|data[10][21] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[21]~44_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[10][31]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[10][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[10][21] .is_wysiwyg = "true";
defparam \reg_file|data[10][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N38
dffeas \reg_file|data[11][21] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[21]~44_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[11][31]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[11][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[11][21] .is_wysiwyg = "true";
defparam \reg_file|data[11][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N48
cyclonev_lcell_comb \reg_file|Mux10~2 (
// Equation(s):
// \reg_file|Mux10~2_combout  = ( \reg_file|data[10][21]~q  & ( \reg_file|data[11][21]~q  & ( ((!\controller|rs1[0]~1_combout  & (\reg_file|data[8][21]~q )) # (\controller|rs1[0]~1_combout  & ((\reg_file|data[9][21]~q )))) # (\controller|rs1[1]~2_combout ) ) 
// ) ) # ( !\reg_file|data[10][21]~q  & ( \reg_file|data[11][21]~q  & ( (!\controller|rs1[1]~2_combout  & ((!\controller|rs1[0]~1_combout  & (\reg_file|data[8][21]~q )) # (\controller|rs1[0]~1_combout  & ((\reg_file|data[9][21]~q ))))) # 
// (\controller|rs1[1]~2_combout  & (((\controller|rs1[0]~1_combout )))) ) ) ) # ( \reg_file|data[10][21]~q  & ( !\reg_file|data[11][21]~q  & ( (!\controller|rs1[1]~2_combout  & ((!\controller|rs1[0]~1_combout  & (\reg_file|data[8][21]~q )) # 
// (\controller|rs1[0]~1_combout  & ((\reg_file|data[9][21]~q ))))) # (\controller|rs1[1]~2_combout  & (((!\controller|rs1[0]~1_combout )))) ) ) ) # ( !\reg_file|data[10][21]~q  & ( !\reg_file|data[11][21]~q  & ( (!\controller|rs1[1]~2_combout  & 
// ((!\controller|rs1[0]~1_combout  & (\reg_file|data[8][21]~q )) # (\controller|rs1[0]~1_combout  & ((\reg_file|data[9][21]~q ))))) ) ) )

	.dataa(!\reg_file|data[8][21]~q ),
	.datab(!\controller|rs1[1]~2_combout ),
	.datac(!\reg_file|data[9][21]~q ),
	.datad(!\controller|rs1[0]~1_combout ),
	.datae(!\reg_file|data[10][21]~q ),
	.dataf(!\reg_file|data[11][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux10~2 .extended_lut = "off";
defparam \reg_file|Mux10~2 .lut_mask = 64'h440C770C443F773F;
defparam \reg_file|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y24_N35
dffeas \reg_file|data[14][21] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[21]~44_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[14][31]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[14][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[14][21] .is_wysiwyg = "true";
defparam \reg_file|data[14][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y24_N41
dffeas \reg_file|data[12][21] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[21]~44_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[12][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[12][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[12][21] .is_wysiwyg = "true";
defparam \reg_file|data[12][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y25_N8
dffeas \reg_file|data[13][21] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[21]~44_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[13][31]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[13][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[13][21] .is_wysiwyg = "true";
defparam \reg_file|data[13][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N21
cyclonev_lcell_comb \reg_file|Mux10~3 (
// Equation(s):
// \reg_file|Mux10~3_combout  = ( \controller|rs1[1]~2_combout  & ( \controller|rs1[0]~1_combout  & ( \reg_file|data[15][21]~q  ) ) ) # ( !\controller|rs1[1]~2_combout  & ( \controller|rs1[0]~1_combout  & ( \reg_file|data[13][21]~q  ) ) ) # ( 
// \controller|rs1[1]~2_combout  & ( !\controller|rs1[0]~1_combout  & ( \reg_file|data[14][21]~q  ) ) ) # ( !\controller|rs1[1]~2_combout  & ( !\controller|rs1[0]~1_combout  & ( \reg_file|data[12][21]~q  ) ) )

	.dataa(!\reg_file|data[15][21]~q ),
	.datab(!\reg_file|data[14][21]~q ),
	.datac(!\reg_file|data[12][21]~q ),
	.datad(!\reg_file|data[13][21]~q ),
	.datae(!\controller|rs1[1]~2_combout ),
	.dataf(!\controller|rs1[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux10~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux10~3 .extended_lut = "off";
defparam \reg_file|Mux10~3 .lut_mask = 64'h0F0F333300FF5555;
defparam \reg_file|Mux10~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y19_N32
dffeas \reg_file|data[5][21] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[21]~44_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[5][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[5][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[5][21] .is_wysiwyg = "true";
defparam \reg_file|data[5][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y24_N8
dffeas \reg_file|data[4][21] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[21]~44_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[4][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[4][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[4][21] .is_wysiwyg = "true";
defparam \reg_file|data[4][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N38
dffeas \reg_file|data[6][21] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[21]~44_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[6][31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[6][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[6][21] .is_wysiwyg = "true";
defparam \reg_file|data[6][21] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N39
cyclonev_lcell_comb \reg_file|Mux10~1 (
// Equation(s):
// \reg_file|Mux10~1_combout  = ( \controller|rs1[0]~1_combout  & ( \controller|rs1[1]~2_combout  & ( \reg_file|data[7][21]~q  ) ) ) # ( !\controller|rs1[0]~1_combout  & ( \controller|rs1[1]~2_combout  & ( \reg_file|data[6][21]~q  ) ) ) # ( 
// \controller|rs1[0]~1_combout  & ( !\controller|rs1[1]~2_combout  & ( \reg_file|data[5][21]~q  ) ) ) # ( !\controller|rs1[0]~1_combout  & ( !\controller|rs1[1]~2_combout  & ( \reg_file|data[4][21]~q  ) ) )

	.dataa(!\reg_file|data[7][21]~q ),
	.datab(!\reg_file|data[5][21]~q ),
	.datac(!\reg_file|data[4][21]~q ),
	.datad(!\reg_file|data[6][21]~q ),
	.datae(!\controller|rs1[0]~1_combout ),
	.dataf(!\controller|rs1[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux10~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux10~1 .extended_lut = "off";
defparam \reg_file|Mux10~1 .lut_mask = 64'h0F0F333300FF5555;
defparam \reg_file|Mux10~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N12
cyclonev_lcell_comb \reg_file|Mux10~4 (
// Equation(s):
// \reg_file|Mux10~4_combout  = ( \controller|rs1[3]~4_combout  & ( \reg_file|Mux10~1_combout  & ( (!\controller|rs1[2]~3_combout  & (\reg_file|Mux10~2_combout )) # (\controller|rs1[2]~3_combout  & ((\reg_file|Mux10~3_combout ))) ) ) ) # ( 
// !\controller|rs1[3]~4_combout  & ( \reg_file|Mux10~1_combout  & ( (\reg_file|Mux10~0_combout ) # (\controller|rs1[2]~3_combout ) ) ) ) # ( \controller|rs1[3]~4_combout  & ( !\reg_file|Mux10~1_combout  & ( (!\controller|rs1[2]~3_combout  & 
// (\reg_file|Mux10~2_combout )) # (\controller|rs1[2]~3_combout  & ((\reg_file|Mux10~3_combout ))) ) ) ) # ( !\controller|rs1[3]~4_combout  & ( !\reg_file|Mux10~1_combout  & ( (!\controller|rs1[2]~3_combout  & \reg_file|Mux10~0_combout ) ) ) )

	.dataa(!\controller|rs1[2]~3_combout ),
	.datab(!\reg_file|Mux10~0_combout ),
	.datac(!\reg_file|Mux10~2_combout ),
	.datad(!\reg_file|Mux10~3_combout ),
	.datae(!\controller|rs1[3]~4_combout ),
	.dataf(!\reg_file|Mux10~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux10~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux10~4 .extended_lut = "off";
defparam \reg_file|Mux10~4 .lut_mask = 64'h22220A5F77770A5F;
defparam \reg_file|Mux10~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N32
dffeas \reg_file|data[15][19] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[19]~42_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[15][31]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[15][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[15][19] .is_wysiwyg = "true";
defparam \reg_file|data[15][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N53
dffeas \reg_file|data[13][19] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[19]~42_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[13][31]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[13][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[13][19] .is_wysiwyg = "true";
defparam \reg_file|data[13][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N21
cyclonev_lcell_comb \reg_file|Mux12~3 (
// Equation(s):
// \reg_file|Mux12~3_combout  = ( \reg_file|data[13][19]~q  & ( \reg_file|data[12][19]~q  & ( (!\controller|rs1[1]~2_combout ) # ((!\controller|rs1[0]~1_combout  & (\reg_file|data[14][19]~q )) # (\controller|rs1[0]~1_combout  & ((\reg_file|data[15][19]~q 
// )))) ) ) ) # ( !\reg_file|data[13][19]~q  & ( \reg_file|data[12][19]~q  & ( (!\controller|rs1[1]~2_combout  & (((!\controller|rs1[0]~1_combout )))) # (\controller|rs1[1]~2_combout  & ((!\controller|rs1[0]~1_combout  & (\reg_file|data[14][19]~q )) # 
// (\controller|rs1[0]~1_combout  & ((\reg_file|data[15][19]~q ))))) ) ) ) # ( \reg_file|data[13][19]~q  & ( !\reg_file|data[12][19]~q  & ( (!\controller|rs1[1]~2_combout  & (((\controller|rs1[0]~1_combout )))) # (\controller|rs1[1]~2_combout  & 
// ((!\controller|rs1[0]~1_combout  & (\reg_file|data[14][19]~q )) # (\controller|rs1[0]~1_combout  & ((\reg_file|data[15][19]~q ))))) ) ) ) # ( !\reg_file|data[13][19]~q  & ( !\reg_file|data[12][19]~q  & ( (\controller|rs1[1]~2_combout  & 
// ((!\controller|rs1[0]~1_combout  & (\reg_file|data[14][19]~q )) # (\controller|rs1[0]~1_combout  & ((\reg_file|data[15][19]~q ))))) ) ) )

	.dataa(!\reg_file|data[14][19]~q ),
	.datab(!\controller|rs1[1]~2_combout ),
	.datac(!\reg_file|data[15][19]~q ),
	.datad(!\controller|rs1[0]~1_combout ),
	.datae(!\reg_file|data[13][19]~q ),
	.dataf(!\reg_file|data[12][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux12~3 .extended_lut = "off";
defparam \reg_file|Mux12~3 .lut_mask = 64'h110311CFDD03DDCF;
defparam \reg_file|Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N36
cyclonev_lcell_comb \reg_file|data[5][19]~feeder (
// Equation(s):
// \reg_file|data[5][19]~feeder_combout  = \rf_wrt_data_mux|out[19]~42_combout 

	.dataa(gnd),
	.datab(!\rf_wrt_data_mux|out[19]~42_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[5][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[5][19]~feeder .extended_lut = "off";
defparam \reg_file|data[5][19]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file|data[5][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N38
dffeas \reg_file|data[5][19] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[5][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[5][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[5][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[5][19] .is_wysiwyg = "true";
defparam \reg_file|data[5][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N8
dffeas \reg_file|data[7][19] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[19]~42_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[7][31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[7][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[7][19] .is_wysiwyg = "true";
defparam \reg_file|data[7][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N59
dffeas \reg_file|data[6][19] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[19]~42_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[6][31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[6][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[6][19] .is_wysiwyg = "true";
defparam \reg_file|data[6][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y24_N47
dffeas \reg_file|data[4][19] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[19]~42_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[4][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[4][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[4][19] .is_wysiwyg = "true";
defparam \reg_file|data[4][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N48
cyclonev_lcell_comb \reg_file|Mux12~1 (
// Equation(s):
// \reg_file|Mux12~1_combout  = ( \reg_file|data[6][19]~q  & ( \reg_file|data[4][19]~q  & ( (!\controller|rs1[0]~1_combout ) # ((!\controller|rs1[1]~2_combout  & (\reg_file|data[5][19]~q )) # (\controller|rs1[1]~2_combout  & ((\reg_file|data[7][19]~q )))) ) 
// ) ) # ( !\reg_file|data[6][19]~q  & ( \reg_file|data[4][19]~q  & ( (!\controller|rs1[1]~2_combout  & (((!\controller|rs1[0]~1_combout )) # (\reg_file|data[5][19]~q ))) # (\controller|rs1[1]~2_combout  & (((\controller|rs1[0]~1_combout  & 
// \reg_file|data[7][19]~q )))) ) ) ) # ( \reg_file|data[6][19]~q  & ( !\reg_file|data[4][19]~q  & ( (!\controller|rs1[1]~2_combout  & (\reg_file|data[5][19]~q  & (\controller|rs1[0]~1_combout ))) # (\controller|rs1[1]~2_combout  & 
// (((!\controller|rs1[0]~1_combout ) # (\reg_file|data[7][19]~q )))) ) ) ) # ( !\reg_file|data[6][19]~q  & ( !\reg_file|data[4][19]~q  & ( (\controller|rs1[0]~1_combout  & ((!\controller|rs1[1]~2_combout  & (\reg_file|data[5][19]~q )) # 
// (\controller|rs1[1]~2_combout  & ((\reg_file|data[7][19]~q ))))) ) ) )

	.dataa(!\controller|rs1[1]~2_combout ),
	.datab(!\reg_file|data[5][19]~q ),
	.datac(!\controller|rs1[0]~1_combout ),
	.datad(!\reg_file|data[7][19]~q ),
	.datae(!\reg_file|data[6][19]~q ),
	.dataf(!\reg_file|data[4][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux12~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux12~1 .extended_lut = "off";
defparam \reg_file|Mux12~1 .lut_mask = 64'h02075257A2A7F2F7;
defparam \reg_file|Mux12~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y23_N5
dffeas \reg_file|data[2][19] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[19]~42_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[2][31]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[2][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[2][19] .is_wysiwyg = "true";
defparam \reg_file|data[2][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N38
dffeas \reg_file|data[3][19] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[19]~42_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[3][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[3][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[3][19] .is_wysiwyg = "true";
defparam \reg_file|data[3][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y24_N49
dffeas \reg_file|data[1][19] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[19]~42_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[1][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[1][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[1][19] .is_wysiwyg = "true";
defparam \reg_file|data[1][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N54
cyclonev_lcell_comb \reg_file|Mux12~0 (
// Equation(s):
// \reg_file|Mux12~0_combout  = ( \controller|rs1[0]~1_combout  & ( \controller|rs1[1]~2_combout  & ( \reg_file|data[3][19]~q  ) ) ) # ( !\controller|rs1[0]~1_combout  & ( \controller|rs1[1]~2_combout  & ( \reg_file|data[2][19]~q  ) ) ) # ( 
// \controller|rs1[0]~1_combout  & ( !\controller|rs1[1]~2_combout  & ( \reg_file|data[1][19]~q  ) ) ) # ( !\controller|rs1[0]~1_combout  & ( !\controller|rs1[1]~2_combout  & ( \reg_file|data[0][19]~q  ) ) )

	.dataa(!\reg_file|data[0][19]~q ),
	.datab(!\reg_file|data[2][19]~q ),
	.datac(!\reg_file|data[3][19]~q ),
	.datad(!\reg_file|data[1][19]~q ),
	.datae(!\controller|rs1[0]~1_combout ),
	.dataf(!\controller|rs1[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux12~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux12~0 .extended_lut = "off";
defparam \reg_file|Mux12~0 .lut_mask = 64'h555500FF33330F0F;
defparam \reg_file|Mux12~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N6
cyclonev_lcell_comb \reg_file|data[8][19]~feeder (
// Equation(s):
// \reg_file|data[8][19]~feeder_combout  = \rf_wrt_data_mux|out[19]~42_combout 

	.dataa(gnd),
	.datab(!\rf_wrt_data_mux|out[19]~42_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[8][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[8][19]~feeder .extended_lut = "off";
defparam \reg_file|data[8][19]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file|data[8][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y24_N8
dffeas \reg_file|data[8][19] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[8][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[8][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[8][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[8][19] .is_wysiwyg = "true";
defparam \reg_file|data[8][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N0
cyclonev_lcell_comb \reg_file|data[9][19]~feeder (
// Equation(s):
// \reg_file|data[9][19]~feeder_combout  = \rf_wrt_data_mux|out[19]~42_combout 

	.dataa(gnd),
	.datab(!\rf_wrt_data_mux|out[19]~42_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[9][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[9][19]~feeder .extended_lut = "off";
defparam \reg_file|data[9][19]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file|data[9][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y23_N2
dffeas \reg_file|data[9][19] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[9][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[9][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[9][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[9][19] .is_wysiwyg = "true";
defparam \reg_file|data[9][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N12
cyclonev_lcell_comb \reg_file|data[10][19]~feeder (
// Equation(s):
// \reg_file|data[10][19]~feeder_combout  = \rf_wrt_data_mux|out[19]~42_combout 

	.dataa(gnd),
	.datab(!\rf_wrt_data_mux|out[19]~42_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[10][19]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[10][19]~feeder .extended_lut = "off";
defparam \reg_file|data[10][19]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file|data[10][19]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y24_N14
dffeas \reg_file|data[10][19] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[10][19]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[10][31]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[10][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[10][19] .is_wysiwyg = "true";
defparam \reg_file|data[10][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N44
dffeas \reg_file|data[11][19] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[19]~42_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[11][31]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[11][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[11][19] .is_wysiwyg = "true";
defparam \reg_file|data[11][19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N39
cyclonev_lcell_comb \reg_file|Mux12~2 (
// Equation(s):
// \reg_file|Mux12~2_combout  = ( \reg_file|data[10][19]~q  & ( \reg_file|data[11][19]~q  & ( ((!\controller|rs1[0]~1_combout  & (\reg_file|data[8][19]~q )) # (\controller|rs1[0]~1_combout  & ((\reg_file|data[9][19]~q )))) # (\controller|rs1[1]~2_combout ) ) 
// ) ) # ( !\reg_file|data[10][19]~q  & ( \reg_file|data[11][19]~q  & ( (!\controller|rs1[1]~2_combout  & ((!\controller|rs1[0]~1_combout  & (\reg_file|data[8][19]~q )) # (\controller|rs1[0]~1_combout  & ((\reg_file|data[9][19]~q ))))) # 
// (\controller|rs1[1]~2_combout  & (\controller|rs1[0]~1_combout )) ) ) ) # ( \reg_file|data[10][19]~q  & ( !\reg_file|data[11][19]~q  & ( (!\controller|rs1[1]~2_combout  & ((!\controller|rs1[0]~1_combout  & (\reg_file|data[8][19]~q )) # 
// (\controller|rs1[0]~1_combout  & ((\reg_file|data[9][19]~q ))))) # (\controller|rs1[1]~2_combout  & (!\controller|rs1[0]~1_combout )) ) ) ) # ( !\reg_file|data[10][19]~q  & ( !\reg_file|data[11][19]~q  & ( (!\controller|rs1[1]~2_combout  & 
// ((!\controller|rs1[0]~1_combout  & (\reg_file|data[8][19]~q )) # (\controller|rs1[0]~1_combout  & ((\reg_file|data[9][19]~q ))))) ) ) )

	.dataa(!\controller|rs1[1]~2_combout ),
	.datab(!\controller|rs1[0]~1_combout ),
	.datac(!\reg_file|data[8][19]~q ),
	.datad(!\reg_file|data[9][19]~q ),
	.datae(!\reg_file|data[10][19]~q ),
	.dataf(!\reg_file|data[11][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux12~2 .extended_lut = "off";
defparam \reg_file|Mux12~2 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \reg_file|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N12
cyclonev_lcell_comb \reg_file|Mux12~4 (
// Equation(s):
// \reg_file|Mux12~4_combout  = ( \reg_file|Mux12~0_combout  & ( \reg_file|Mux12~2_combout  & ( (!\controller|rs1[2]~3_combout ) # ((!\controller|rs1[3]~4_combout  & ((\reg_file|Mux12~1_combout ))) # (\controller|rs1[3]~4_combout  & 
// (\reg_file|Mux12~3_combout ))) ) ) ) # ( !\reg_file|Mux12~0_combout  & ( \reg_file|Mux12~2_combout  & ( (!\controller|rs1[2]~3_combout  & (\controller|rs1[3]~4_combout )) # (\controller|rs1[2]~3_combout  & ((!\controller|rs1[3]~4_combout  & 
// ((\reg_file|Mux12~1_combout ))) # (\controller|rs1[3]~4_combout  & (\reg_file|Mux12~3_combout )))) ) ) ) # ( \reg_file|Mux12~0_combout  & ( !\reg_file|Mux12~2_combout  & ( (!\controller|rs1[2]~3_combout  & (!\controller|rs1[3]~4_combout )) # 
// (\controller|rs1[2]~3_combout  & ((!\controller|rs1[3]~4_combout  & ((\reg_file|Mux12~1_combout ))) # (\controller|rs1[3]~4_combout  & (\reg_file|Mux12~3_combout )))) ) ) ) # ( !\reg_file|Mux12~0_combout  & ( !\reg_file|Mux12~2_combout  & ( 
// (\controller|rs1[2]~3_combout  & ((!\controller|rs1[3]~4_combout  & ((\reg_file|Mux12~1_combout ))) # (\controller|rs1[3]~4_combout  & (\reg_file|Mux12~3_combout )))) ) ) )

	.dataa(!\controller|rs1[2]~3_combout ),
	.datab(!\controller|rs1[3]~4_combout ),
	.datac(!\reg_file|Mux12~3_combout ),
	.datad(!\reg_file|Mux12~1_combout ),
	.datae(!\reg_file|Mux12~0_combout ),
	.dataf(!\reg_file|Mux12~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux12~4 .extended_lut = "off";
defparam \reg_file|Mux12~4 .lut_mask = 64'h014589CD2367ABEF;
defparam \reg_file|Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y25_N59
dffeas \reg_file|data[12][18] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[18]~41_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[12][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[12][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[12][18] .is_wysiwyg = "true";
defparam \reg_file|data[12][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y22_N44
dffeas \reg_file|data[4][18] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[18]~41_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[4][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[4][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[4][18] .is_wysiwyg = "true";
defparam \reg_file|data[4][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N38
dffeas \reg_file|data[8][18] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[18]~41_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[8][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[8][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[8][18] .is_wysiwyg = "true";
defparam \reg_file|data[8][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N42
cyclonev_lcell_comb \reg_file|Mux13~0 (
// Equation(s):
// \reg_file|Mux13~0_combout  = ( \reg_file|data[4][18]~q  & ( \reg_file|data[8][18]~q  & ( (!\controller|rs1[3]~4_combout  & (((\controller|rs1[2]~3_combout )) # (\reg_file|data[0][18]~q ))) # (\controller|rs1[3]~4_combout  & 
// (((!\controller|rs1[2]~3_combout ) # (\reg_file|data[12][18]~q )))) ) ) ) # ( !\reg_file|data[4][18]~q  & ( \reg_file|data[8][18]~q  & ( (!\controller|rs1[3]~4_combout  & (\reg_file|data[0][18]~q  & ((!\controller|rs1[2]~3_combout )))) # 
// (\controller|rs1[3]~4_combout  & (((!\controller|rs1[2]~3_combout ) # (\reg_file|data[12][18]~q )))) ) ) ) # ( \reg_file|data[4][18]~q  & ( !\reg_file|data[8][18]~q  & ( (!\controller|rs1[3]~4_combout  & (((\controller|rs1[2]~3_combout )) # 
// (\reg_file|data[0][18]~q ))) # (\controller|rs1[3]~4_combout  & (((\reg_file|data[12][18]~q  & \controller|rs1[2]~3_combout )))) ) ) ) # ( !\reg_file|data[4][18]~q  & ( !\reg_file|data[8][18]~q  & ( (!\controller|rs1[3]~4_combout  & 
// (\reg_file|data[0][18]~q  & ((!\controller|rs1[2]~3_combout )))) # (\controller|rs1[3]~4_combout  & (((\reg_file|data[12][18]~q  & \controller|rs1[2]~3_combout )))) ) ) )

	.dataa(!\reg_file|data[0][18]~q ),
	.datab(!\reg_file|data[12][18]~q ),
	.datac(!\controller|rs1[3]~4_combout ),
	.datad(!\controller|rs1[2]~3_combout ),
	.datae(!\reg_file|data[4][18]~q ),
	.dataf(!\reg_file|data[8][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux13~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux13~0 .extended_lut = "off";
defparam \reg_file|Mux13~0 .lut_mask = 64'h500350F35F035FF3;
defparam \reg_file|Mux13~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N44
dffeas \reg_file|data[11][18] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\rf_wrt_data_mux|out[18]~41_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[11][31]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[11][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[11][18] .is_wysiwyg = "true";
defparam \reg_file|data[11][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N59
dffeas \reg_file|data[3][18] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[18]~41_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[3][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[3][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[3][18] .is_wysiwyg = "true";
defparam \reg_file|data[3][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y22_N26
dffeas \reg_file|data[15][18] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[18]~41_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[15][31]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[15][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[15][18] .is_wysiwyg = "true";
defparam \reg_file|data[15][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y26_N45
cyclonev_lcell_comb \reg_file|data[7][18]~feeder (
// Equation(s):
// \reg_file|data[7][18]~feeder_combout  = ( \rf_wrt_data_mux|out[18]~41_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[18]~41_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[7][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[7][18]~feeder .extended_lut = "off";
defparam \reg_file|data[7][18]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[7][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y26_N47
dffeas \reg_file|data[7][18] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[7][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[7][31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[7][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[7][18] .is_wysiwyg = "true";
defparam \reg_file|data[7][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N24
cyclonev_lcell_comb \reg_file|Mux13~3 (
// Equation(s):
// \reg_file|Mux13~3_combout  = ( \reg_file|data[15][18]~q  & ( \reg_file|data[7][18]~q  & ( ((!\controller|rs1[3]~4_combout  & ((\reg_file|data[3][18]~q ))) # (\controller|rs1[3]~4_combout  & (\reg_file|data[11][18]~q ))) # (\controller|rs1[2]~3_combout ) ) 
// ) ) # ( !\reg_file|data[15][18]~q  & ( \reg_file|data[7][18]~q  & ( (!\controller|rs1[3]~4_combout  & (((\reg_file|data[3][18]~q ) # (\controller|rs1[2]~3_combout )))) # (\controller|rs1[3]~4_combout  & (\reg_file|data[11][18]~q  & 
// (!\controller|rs1[2]~3_combout ))) ) ) ) # ( \reg_file|data[15][18]~q  & ( !\reg_file|data[7][18]~q  & ( (!\controller|rs1[3]~4_combout  & (((!\controller|rs1[2]~3_combout  & \reg_file|data[3][18]~q )))) # (\controller|rs1[3]~4_combout  & 
// (((\controller|rs1[2]~3_combout )) # (\reg_file|data[11][18]~q ))) ) ) ) # ( !\reg_file|data[15][18]~q  & ( !\reg_file|data[7][18]~q  & ( (!\controller|rs1[2]~3_combout  & ((!\controller|rs1[3]~4_combout  & ((\reg_file|data[3][18]~q ))) # 
// (\controller|rs1[3]~4_combout  & (\reg_file|data[11][18]~q )))) ) ) )

	.dataa(!\controller|rs1[3]~4_combout ),
	.datab(!\reg_file|data[11][18]~q ),
	.datac(!\controller|rs1[2]~3_combout ),
	.datad(!\reg_file|data[3][18]~q ),
	.datae(!\reg_file|data[15][18]~q ),
	.dataf(!\reg_file|data[7][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux13~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux13~3 .extended_lut = "off";
defparam \reg_file|Mux13~3 .lut_mask = 64'h10B015B51ABA1FBF;
defparam \reg_file|Mux13~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N57
cyclonev_lcell_comb \reg_file|data[2][18]~feeder (
// Equation(s):
// \reg_file|data[2][18]~feeder_combout  = \rf_wrt_data_mux|out[18]~41_combout 

	.dataa(gnd),
	.datab(!\rf_wrt_data_mux|out[18]~41_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[2][18]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[2][18]~feeder .extended_lut = "off";
defparam \reg_file|data[2][18]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file|data[2][18]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y26_N59
dffeas \reg_file|data[2][18] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[2][18]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[2][31]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[2][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[2][18] .is_wysiwyg = "true";
defparam \reg_file|data[2][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y26_N59
dffeas \reg_file|data[6][18] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[18]~41_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[6][31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[6][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[6][18] .is_wysiwyg = "true";
defparam \reg_file|data[6][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y21_N44
dffeas \reg_file|data[14][18] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[18]~41_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[14][31]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[14][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[14][18] .is_wysiwyg = "true";
defparam \reg_file|data[14][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N3
cyclonev_lcell_comb \reg_file|Mux13~2 (
// Equation(s):
// \reg_file|Mux13~2_combout  = ( \reg_file|data[6][18]~q  & ( \reg_file|data[14][18]~q  & ( ((!\controller|rs1[3]~4_combout  & ((\reg_file|data[2][18]~q ))) # (\controller|rs1[3]~4_combout  & (\reg_file|data[10][18]~q ))) # (\controller|rs1[2]~3_combout ) ) 
// ) ) # ( !\reg_file|data[6][18]~q  & ( \reg_file|data[14][18]~q  & ( (!\controller|rs1[2]~3_combout  & ((!\controller|rs1[3]~4_combout  & ((\reg_file|data[2][18]~q ))) # (\controller|rs1[3]~4_combout  & (\reg_file|data[10][18]~q )))) # 
// (\controller|rs1[2]~3_combout  & (((\controller|rs1[3]~4_combout )))) ) ) ) # ( \reg_file|data[6][18]~q  & ( !\reg_file|data[14][18]~q  & ( (!\controller|rs1[2]~3_combout  & ((!\controller|rs1[3]~4_combout  & ((\reg_file|data[2][18]~q ))) # 
// (\controller|rs1[3]~4_combout  & (\reg_file|data[10][18]~q )))) # (\controller|rs1[2]~3_combout  & (((!\controller|rs1[3]~4_combout )))) ) ) ) # ( !\reg_file|data[6][18]~q  & ( !\reg_file|data[14][18]~q  & ( (!\controller|rs1[2]~3_combout  & 
// ((!\controller|rs1[3]~4_combout  & ((\reg_file|data[2][18]~q ))) # (\controller|rs1[3]~4_combout  & (\reg_file|data[10][18]~q )))) ) ) )

	.dataa(!\reg_file|data[10][18]~q ),
	.datab(!\reg_file|data[2][18]~q ),
	.datac(!\controller|rs1[2]~3_combout ),
	.datad(!\controller|rs1[3]~4_combout ),
	.datae(!\reg_file|data[6][18]~q ),
	.dataf(!\reg_file|data[14][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux13~2 .extended_lut = "off";
defparam \reg_file|Mux13~2 .lut_mask = 64'h30503F50305F3F5F;
defparam \reg_file|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y22_N54
cyclonev_lcell_comb \reg_file|Mux13~4 (
// Equation(s):
// \reg_file|Mux13~4_combout  = ( \reg_file|Mux13~3_combout  & ( \reg_file|Mux13~2_combout  & ( ((!\controller|rs1[0]~1_combout  & ((\reg_file|Mux13~0_combout ))) # (\controller|rs1[0]~1_combout  & (\reg_file|Mux13~1_combout ))) # 
// (\controller|rs1[1]~2_combout ) ) ) ) # ( !\reg_file|Mux13~3_combout  & ( \reg_file|Mux13~2_combout  & ( (!\controller|rs1[1]~2_combout  & ((!\controller|rs1[0]~1_combout  & ((\reg_file|Mux13~0_combout ))) # (\controller|rs1[0]~1_combout  & 
// (\reg_file|Mux13~1_combout )))) # (\controller|rs1[1]~2_combout  & (((!\controller|rs1[0]~1_combout )))) ) ) ) # ( \reg_file|Mux13~3_combout  & ( !\reg_file|Mux13~2_combout  & ( (!\controller|rs1[1]~2_combout  & ((!\controller|rs1[0]~1_combout  & 
// ((\reg_file|Mux13~0_combout ))) # (\controller|rs1[0]~1_combout  & (\reg_file|Mux13~1_combout )))) # (\controller|rs1[1]~2_combout  & (((\controller|rs1[0]~1_combout )))) ) ) ) # ( !\reg_file|Mux13~3_combout  & ( !\reg_file|Mux13~2_combout  & ( 
// (!\controller|rs1[1]~2_combout  & ((!\controller|rs1[0]~1_combout  & ((\reg_file|Mux13~0_combout ))) # (\controller|rs1[0]~1_combout  & (\reg_file|Mux13~1_combout )))) ) ) )

	.dataa(!\reg_file|Mux13~1_combout ),
	.datab(!\reg_file|Mux13~0_combout ),
	.datac(!\controller|rs1[1]~2_combout ),
	.datad(!\controller|rs1[0]~1_combout ),
	.datae(!\reg_file|Mux13~3_combout ),
	.dataf(!\reg_file|Mux13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux13~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux13~4 .extended_lut = "off";
defparam \reg_file|Mux13~4 .lut_mask = 64'h3050305F3F503F5F;
defparam \reg_file|Mux13~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y25_N8
dffeas \reg_file|data[13][17] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[17]~39_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[13][31]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[13][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[13][17] .is_wysiwyg = "true";
defparam \reg_file|data[13][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N10
dffeas \reg_file|data[1][17] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[17]~39_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[1][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[1][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[1][17] .is_wysiwyg = "true";
defparam \reg_file|data[1][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y17_N20
dffeas \reg_file|data[9][17] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[17]~39_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[9][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[9][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[9][17] .is_wysiwyg = "true";
defparam \reg_file|data[9][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N9
cyclonev_lcell_comb \reg_file|Mux46~1 (
// Equation(s):
// \reg_file|Mux46~1_combout  = ( \reg_file|data[1][17]~q  & ( \reg_file|data[9][17]~q  & ( (!\controller|rs2[2]~0_combout ) # ((!\controller|rs2[3]~1_combout  & (\reg_file|data[5][17]~q )) # (\controller|rs2[3]~1_combout  & ((\reg_file|data[13][17]~q )))) ) 
// ) ) # ( !\reg_file|data[1][17]~q  & ( \reg_file|data[9][17]~q  & ( (!\controller|rs2[3]~1_combout  & (\reg_file|data[5][17]~q  & (\controller|rs2[2]~0_combout ))) # (\controller|rs2[3]~1_combout  & (((!\controller|rs2[2]~0_combout ) # 
// (\reg_file|data[13][17]~q )))) ) ) ) # ( \reg_file|data[1][17]~q  & ( !\reg_file|data[9][17]~q  & ( (!\controller|rs2[3]~1_combout  & (((!\controller|rs2[2]~0_combout )) # (\reg_file|data[5][17]~q ))) # (\controller|rs2[3]~1_combout  & 
// (((\controller|rs2[2]~0_combout  & \reg_file|data[13][17]~q )))) ) ) ) # ( !\reg_file|data[1][17]~q  & ( !\reg_file|data[9][17]~q  & ( (\controller|rs2[2]~0_combout  & ((!\controller|rs2[3]~1_combout  & (\reg_file|data[5][17]~q )) # 
// (\controller|rs2[3]~1_combout  & ((\reg_file|data[13][17]~q ))))) ) ) )

	.dataa(!\reg_file|data[5][17]~q ),
	.datab(!\controller|rs2[3]~1_combout ),
	.datac(!\controller|rs2[2]~0_combout ),
	.datad(!\reg_file|data[13][17]~q ),
	.datae(!\reg_file|data[1][17]~q ),
	.dataf(!\reg_file|data[9][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux46~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux46~1 .extended_lut = "off";
defparam \reg_file|Mux46~1 .lut_mask = 64'h0407C4C73437F4F7;
defparam \reg_file|Mux46~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y22_N59
dffeas \reg_file|data[4][17] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[17]~39_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[4][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[4][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[4][17] .is_wysiwyg = "true";
defparam \reg_file|data[4][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N20
dffeas \reg_file|data[0][17] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[17]~39_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[0][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[0][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[0][17] .is_wysiwyg = "true";
defparam \reg_file|data[0][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N30
cyclonev_lcell_comb \reg_file|data[12][17]~feeder (
// Equation(s):
// \reg_file|data[12][17]~feeder_combout  = ( \rf_wrt_data_mux|out[17]~39_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[17]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[12][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[12][17]~feeder .extended_lut = "off";
defparam \reg_file|data[12][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[12][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N32
dffeas \reg_file|data[12][17] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[12][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[12][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[12][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[12][17] .is_wysiwyg = "true";
defparam \reg_file|data[12][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N21
cyclonev_lcell_comb \reg_file|Mux46~0 (
// Equation(s):
// \reg_file|Mux46~0_combout  = ( \reg_file|data[12][17]~q  & ( \controller|rs2[2]~0_combout  & ( (\reg_file|data[4][17]~q ) # (\controller|rs2[3]~1_combout ) ) ) ) # ( !\reg_file|data[12][17]~q  & ( \controller|rs2[2]~0_combout  & ( 
// (!\controller|rs2[3]~1_combout  & \reg_file|data[4][17]~q ) ) ) ) # ( \reg_file|data[12][17]~q  & ( !\controller|rs2[2]~0_combout  & ( (!\controller|rs2[3]~1_combout  & ((\reg_file|data[0][17]~q ))) # (\controller|rs2[3]~1_combout  & 
// (\reg_file|data[8][17]~q )) ) ) ) # ( !\reg_file|data[12][17]~q  & ( !\controller|rs2[2]~0_combout  & ( (!\controller|rs2[3]~1_combout  & ((\reg_file|data[0][17]~q ))) # (\controller|rs2[3]~1_combout  & (\reg_file|data[8][17]~q )) ) ) )

	.dataa(!\reg_file|data[8][17]~q ),
	.datab(!\controller|rs2[3]~1_combout ),
	.datac(!\reg_file|data[4][17]~q ),
	.datad(!\reg_file|data[0][17]~q ),
	.datae(!\reg_file|data[12][17]~q ),
	.dataf(!\controller|rs2[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux46~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux46~0 .extended_lut = "off";
defparam \reg_file|Mux46~0 .lut_mask = 64'h11DD11DD0C0C3F3F;
defparam \reg_file|Mux46~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N8
dffeas \reg_file|data[10][17] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[17]~39_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[10][31]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[10][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[10][17] .is_wysiwyg = "true";
defparam \reg_file|data[10][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N42
cyclonev_lcell_comb \reg_file|data[2][17]~feeder (
// Equation(s):
// \reg_file|data[2][17]~feeder_combout  = ( \rf_wrt_data_mux|out[17]~39_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[17]~39_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[2][17]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[2][17]~feeder .extended_lut = "off";
defparam \reg_file|data[2][17]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[2][17]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N44
dffeas \reg_file|data[2][17] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[2][17]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[2][31]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[2][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[2][17] .is_wysiwyg = "true";
defparam \reg_file|data[2][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y22_N11
dffeas \reg_file|data[6][17] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[17]~39_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[6][31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[6][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[6][17] .is_wysiwyg = "true";
defparam \reg_file|data[6][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N57
cyclonev_lcell_comb \reg_file|Mux46~2 (
// Equation(s):
// \reg_file|Mux46~2_combout  = ( \controller|rs2[3]~1_combout  & ( \reg_file|data[6][17]~q  & ( (!\controller|rs2[2]~0_combout  & ((\reg_file|data[10][17]~q ))) # (\controller|rs2[2]~0_combout  & (\reg_file|data[14][17]~q )) ) ) ) # ( 
// !\controller|rs2[3]~1_combout  & ( \reg_file|data[6][17]~q  & ( (\reg_file|data[2][17]~q ) # (\controller|rs2[2]~0_combout ) ) ) ) # ( \controller|rs2[3]~1_combout  & ( !\reg_file|data[6][17]~q  & ( (!\controller|rs2[2]~0_combout  & 
// ((\reg_file|data[10][17]~q ))) # (\controller|rs2[2]~0_combout  & (\reg_file|data[14][17]~q )) ) ) ) # ( !\controller|rs2[3]~1_combout  & ( !\reg_file|data[6][17]~q  & ( (!\controller|rs2[2]~0_combout  & \reg_file|data[2][17]~q ) ) ) )

	.dataa(!\reg_file|data[14][17]~q ),
	.datab(!\reg_file|data[10][17]~q ),
	.datac(!\controller|rs2[2]~0_combout ),
	.datad(!\reg_file|data[2][17]~q ),
	.datae(!\controller|rs2[3]~1_combout ),
	.dataf(!\reg_file|data[6][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux46~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux46~2 .extended_lut = "off";
defparam \reg_file|Mux46~2 .lut_mask = 64'h00F035350FFF3535;
defparam \reg_file|Mux46~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y25_N32
dffeas \reg_file|data[3][17] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[17]~39_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[3][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[3][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[3][17] .is_wysiwyg = "true";
defparam \reg_file|data[3][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y22_N20
dffeas \reg_file|data[7][17] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[17]~39_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[7][31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[7][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[7][17] .is_wysiwyg = "true";
defparam \reg_file|data[7][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y22_N50
dffeas \reg_file|data[15][17] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[17]~39_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[15][31]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[15][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[15][17] .is_wysiwyg = "true";
defparam \reg_file|data[15][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N3
cyclonev_lcell_comb \reg_file|Mux46~3 (
// Equation(s):
// \reg_file|Mux46~3_combout  = ( \reg_file|data[15][17]~q  & ( \controller|rs2[3]~1_combout  & ( (\controller|rs2[2]~0_combout ) # (\reg_file|data[11][17]~q ) ) ) ) # ( !\reg_file|data[15][17]~q  & ( \controller|rs2[3]~1_combout  & ( 
// (\reg_file|data[11][17]~q  & !\controller|rs2[2]~0_combout ) ) ) ) # ( \reg_file|data[15][17]~q  & ( !\controller|rs2[3]~1_combout  & ( (!\controller|rs2[2]~0_combout  & (\reg_file|data[3][17]~q )) # (\controller|rs2[2]~0_combout  & 
// ((\reg_file|data[7][17]~q ))) ) ) ) # ( !\reg_file|data[15][17]~q  & ( !\controller|rs2[3]~1_combout  & ( (!\controller|rs2[2]~0_combout  & (\reg_file|data[3][17]~q )) # (\controller|rs2[2]~0_combout  & ((\reg_file|data[7][17]~q ))) ) ) )

	.dataa(!\reg_file|data[11][17]~q ),
	.datab(!\controller|rs2[2]~0_combout ),
	.datac(!\reg_file|data[3][17]~q ),
	.datad(!\reg_file|data[7][17]~q ),
	.datae(!\reg_file|data[15][17]~q ),
	.dataf(!\controller|rs2[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux46~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux46~3 .extended_lut = "off";
defparam \reg_file|Mux46~3 .lut_mask = 64'h0C3F0C3F44447777;
defparam \reg_file|Mux46~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N33
cyclonev_lcell_comb \reg_file|Mux46~4 (
// Equation(s):
// \reg_file|Mux46~4_combout  = ( \reg_file|Mux46~2_combout  & ( \reg_file|Mux46~3_combout  & ( ((!\controller|rs2[0]~2_combout  & (\reg_file|Mux46~1_combout )) # (\controller|rs2[0]~2_combout  & ((\reg_file|Mux46~0_combout )))) # 
// (\controller|rs2[1]~3_combout ) ) ) ) # ( !\reg_file|Mux46~2_combout  & ( \reg_file|Mux46~3_combout  & ( (!\controller|rs2[1]~3_combout  & ((!\controller|rs2[0]~2_combout  & (\reg_file|Mux46~1_combout )) # (\controller|rs2[0]~2_combout  & 
// ((\reg_file|Mux46~0_combout ))))) # (\controller|rs2[1]~3_combout  & (((!\controller|rs2[0]~2_combout )))) ) ) ) # ( \reg_file|Mux46~2_combout  & ( !\reg_file|Mux46~3_combout  & ( (!\controller|rs2[1]~3_combout  & ((!\controller|rs2[0]~2_combout  & 
// (\reg_file|Mux46~1_combout )) # (\controller|rs2[0]~2_combout  & ((\reg_file|Mux46~0_combout ))))) # (\controller|rs2[1]~3_combout  & (((\controller|rs2[0]~2_combout )))) ) ) ) # ( !\reg_file|Mux46~2_combout  & ( !\reg_file|Mux46~3_combout  & ( 
// (!\controller|rs2[1]~3_combout  & ((!\controller|rs2[0]~2_combout  & (\reg_file|Mux46~1_combout )) # (\controller|rs2[0]~2_combout  & ((\reg_file|Mux46~0_combout ))))) ) ) )

	.dataa(!\controller|rs2[1]~3_combout ),
	.datab(!\reg_file|Mux46~1_combout ),
	.datac(!\reg_file|Mux46~0_combout ),
	.datad(!\controller|rs2[0]~2_combout ),
	.datae(!\reg_file|Mux46~2_combout ),
	.dataf(!\reg_file|Mux46~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux46~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux46~4 .extended_lut = "off";
defparam \reg_file|Mux46~4 .lut_mask = 64'h220A225F770A775F;
defparam \reg_file|Mux46~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y16_N39
cyclonev_lcell_comb \reg_file|data[8][16]~feeder (
// Equation(s):
// \reg_file|data[8][16]~feeder_combout  = \rf_wrt_data_mux|out[16]~40_combout 

	.dataa(!\rf_wrt_data_mux|out[16]~40_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[8][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[8][16]~feeder .extended_lut = "off";
defparam \reg_file|data[8][16]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_file|data[8][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y16_N41
dffeas \reg_file|data[8][16] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[8][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[8][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[8][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[8][16] .is_wysiwyg = "true";
defparam \reg_file|data[8][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y24_N12
cyclonev_lcell_comb \alu_in2_mux|out[0]~7 (
// Equation(s):
// \alu_in2_mux|out[0]~7_combout  = (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & (\reg_file|Mux63~4_combout )) # (\controller|WideOr5~4_combout  & ((\instMem|data~91_combout )))))

	.dataa(!\reg_file|Mux63~4_combout ),
	.datab(!\controller|WideOr5~4_combout ),
	.datac(!\instMem|data~91_combout ),
	.datad(!\controller|pc_sel[1]~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_in2_mux|out[0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_in2_mux|out[0]~7 .extended_lut = "off";
defparam \alu_in2_mux|out[0]~7 .lut_mask = 64'h4700470047004700;
defparam \alu_in2_mux|out[0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N24
cyclonev_lcell_comb \reg_file|data[1][16]~feeder (
// Equation(s):
// \reg_file|data[1][16]~feeder_combout  = \rf_wrt_data_mux|out[16]~40_combout 

	.dataa(!\rf_wrt_data_mux|out[16]~40_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[1][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[1][16]~feeder .extended_lut = "off";
defparam \reg_file|data[1][16]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_file|data[1][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y17_N25
dffeas \reg_file|data[1][16] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[1][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[1][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[1][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[1][16] .is_wysiwyg = "true";
defparam \reg_file|data[1][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N8
dffeas \reg_file|data[0][16] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[16]~40_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[0][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[0][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[0][16] .is_wysiwyg = "true";
defparam \reg_file|data[0][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y24_N17
dffeas \reg_file|data[2][16] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[16]~40_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[2][31]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[2][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[2][16] .is_wysiwyg = "true";
defparam \reg_file|data[2][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N9
cyclonev_lcell_comb \reg_file|Mux47~0 (
// Equation(s):
// \reg_file|Mux47~0_combout  = ( \controller|rs2[0]~2_combout  & ( \controller|rs2[1]~3_combout  & ( \reg_file|data[2][16]~q  ) ) ) # ( !\controller|rs2[0]~2_combout  & ( \controller|rs2[1]~3_combout  & ( \reg_file|data[3][16]~q  ) ) ) # ( 
// \controller|rs2[0]~2_combout  & ( !\controller|rs2[1]~3_combout  & ( \reg_file|data[0][16]~q  ) ) ) # ( !\controller|rs2[0]~2_combout  & ( !\controller|rs2[1]~3_combout  & ( \reg_file|data[1][16]~q  ) ) )

	.dataa(!\reg_file|data[3][16]~q ),
	.datab(!\reg_file|data[1][16]~q ),
	.datac(!\reg_file|data[0][16]~q ),
	.datad(!\reg_file|data[2][16]~q ),
	.datae(!\controller|rs2[0]~2_combout ),
	.dataf(!\controller|rs2[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux47~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux47~0 .extended_lut = "off";
defparam \reg_file|Mux47~0 .lut_mask = 64'h33330F0F555500FF;
defparam \reg_file|Mux47~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N14
dffeas \reg_file|data[6][16] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[16]~40_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[6][31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[6][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[6][16] .is_wysiwyg = "true";
defparam \reg_file|data[6][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y26_N29
dffeas \reg_file|data[5][16] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[16]~40_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[5][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[5][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[5][16] .is_wysiwyg = "true";
defparam \reg_file|data[5][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N39
cyclonev_lcell_comb \reg_file|Mux47~1 (
// Equation(s):
// \reg_file|Mux47~1_combout  = ( \reg_file|data[5][16]~q  & ( \controller|rs2[0]~2_combout  & ( (!\controller|rs2[1]~3_combout  & (\reg_file|data[4][16]~q )) # (\controller|rs2[1]~3_combout  & ((\reg_file|data[6][16]~q ))) ) ) ) # ( !\reg_file|data[5][16]~q 
//  & ( \controller|rs2[0]~2_combout  & ( (!\controller|rs2[1]~3_combout  & (\reg_file|data[4][16]~q )) # (\controller|rs2[1]~3_combout  & ((\reg_file|data[6][16]~q ))) ) ) ) # ( \reg_file|data[5][16]~q  & ( !\controller|rs2[0]~2_combout  & ( 
// (!\controller|rs2[1]~3_combout ) # (\reg_file|data[7][16]~q ) ) ) ) # ( !\reg_file|data[5][16]~q  & ( !\controller|rs2[0]~2_combout  & ( (\reg_file|data[7][16]~q  & \controller|rs2[1]~3_combout ) ) ) )

	.dataa(!\reg_file|data[7][16]~q ),
	.datab(!\reg_file|data[4][16]~q ),
	.datac(!\reg_file|data[6][16]~q ),
	.datad(!\controller|rs2[1]~3_combout ),
	.datae(!\reg_file|data[5][16]~q ),
	.dataf(!\controller|rs2[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux47~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux47~1 .extended_lut = "off";
defparam \reg_file|Mux47~1 .lut_mask = 64'h0055FF55330F330F;
defparam \reg_file|Mux47~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N30
cyclonev_lcell_comb \reg_file|data[9][16]~feeder (
// Equation(s):
// \reg_file|data[9][16]~feeder_combout  = ( \rf_wrt_data_mux|out[16]~40_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[16]~40_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[9][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[9][16]~feeder .extended_lut = "off";
defparam \reg_file|data[9][16]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[9][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y21_N32
dffeas \reg_file|data[9][16] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[9][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[9][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[9][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[9][16] .is_wysiwyg = "true";
defparam \reg_file|data[9][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N5
dffeas \reg_file|data[11][16] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[16]~40_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[11][31]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[11][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[11][16] .is_wysiwyg = "true";
defparam \reg_file|data[11][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N0
cyclonev_lcell_comb \reg_file|Mux47~2 (
// Equation(s):
// \reg_file|Mux47~2_combout  = ( \reg_file|data[11][16]~q  & ( \controller|rs2[0]~2_combout  & ( (!\controller|rs2[1]~3_combout  & ((\reg_file|data[8][16]~q ))) # (\controller|rs2[1]~3_combout  & (\reg_file|data[10][16]~q )) ) ) ) # ( 
// !\reg_file|data[11][16]~q  & ( \controller|rs2[0]~2_combout  & ( (!\controller|rs2[1]~3_combout  & ((\reg_file|data[8][16]~q ))) # (\controller|rs2[1]~3_combout  & (\reg_file|data[10][16]~q )) ) ) ) # ( \reg_file|data[11][16]~q  & ( 
// !\controller|rs2[0]~2_combout  & ( (\reg_file|data[9][16]~q ) # (\controller|rs2[1]~3_combout ) ) ) ) # ( !\reg_file|data[11][16]~q  & ( !\controller|rs2[0]~2_combout  & ( (!\controller|rs2[1]~3_combout  & \reg_file|data[9][16]~q ) ) ) )

	.dataa(!\reg_file|data[10][16]~q ),
	.datab(!\reg_file|data[8][16]~q ),
	.datac(!\controller|rs2[1]~3_combout ),
	.datad(!\reg_file|data[9][16]~q ),
	.datae(!\reg_file|data[11][16]~q ),
	.dataf(!\controller|rs2[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux47~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux47~2 .extended_lut = "off";
defparam \reg_file|Mux47~2 .lut_mask = 64'h00F00FFF35353535;
defparam \reg_file|Mux47~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N11
dffeas \reg_file|data[12][16] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[16]~40_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[12][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[12][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[12][16] .is_wysiwyg = "true";
defparam \reg_file|data[12][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N45
cyclonev_lcell_comb \reg_file|data[13][16]~feeder (
// Equation(s):
// \reg_file|data[13][16]~feeder_combout  = \rf_wrt_data_mux|out[16]~40_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf_wrt_data_mux|out[16]~40_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[13][16]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[13][16]~feeder .extended_lut = "off";
defparam \reg_file|data[13][16]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|data[13][16]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y26_N47
dffeas \reg_file|data[13][16] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[13][16]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[13][31]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[13][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[13][16] .is_wysiwyg = "true";
defparam \reg_file|data[13][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N1
dffeas \reg_file|data[15][16] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[16]~40_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[15][31]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[15][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[15][16] .is_wysiwyg = "true";
defparam \reg_file|data[15][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N57
cyclonev_lcell_comb \reg_file|Mux47~3 (
// Equation(s):
// \reg_file|Mux47~3_combout  = ( \reg_file|data[15][16]~q  & ( \controller|rs2[0]~2_combout  & ( (!\controller|rs2[1]~3_combout  & ((\reg_file|data[12][16]~q ))) # (\controller|rs2[1]~3_combout  & (\reg_file|data[14][16]~q )) ) ) ) # ( 
// !\reg_file|data[15][16]~q  & ( \controller|rs2[0]~2_combout  & ( (!\controller|rs2[1]~3_combout  & ((\reg_file|data[12][16]~q ))) # (\controller|rs2[1]~3_combout  & (\reg_file|data[14][16]~q )) ) ) ) # ( \reg_file|data[15][16]~q  & ( 
// !\controller|rs2[0]~2_combout  & ( (\controller|rs2[1]~3_combout ) # (\reg_file|data[13][16]~q ) ) ) ) # ( !\reg_file|data[15][16]~q  & ( !\controller|rs2[0]~2_combout  & ( (\reg_file|data[13][16]~q  & !\controller|rs2[1]~3_combout ) ) ) )

	.dataa(!\reg_file|data[14][16]~q ),
	.datab(!\reg_file|data[12][16]~q ),
	.datac(!\reg_file|data[13][16]~q ),
	.datad(!\controller|rs2[1]~3_combout ),
	.datae(!\reg_file|data[15][16]~q ),
	.dataf(!\controller|rs2[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux47~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux47~3 .extended_lut = "off";
defparam \reg_file|Mux47~3 .lut_mask = 64'h0F000FFF33553355;
defparam \reg_file|Mux47~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N24
cyclonev_lcell_comb \reg_file|Mux47~4 (
// Equation(s):
// \reg_file|Mux47~4_combout  = ( \reg_file|Mux47~2_combout  & ( \reg_file|Mux47~3_combout  & ( ((!\controller|rs2[2]~0_combout  & (\reg_file|Mux47~0_combout )) # (\controller|rs2[2]~0_combout  & ((\reg_file|Mux47~1_combout )))) # 
// (\controller|rs2[3]~1_combout ) ) ) ) # ( !\reg_file|Mux47~2_combout  & ( \reg_file|Mux47~3_combout  & ( (!\controller|rs2[2]~0_combout  & (!\controller|rs2[3]~1_combout  & (\reg_file|Mux47~0_combout ))) # (\controller|rs2[2]~0_combout  & 
// (((\reg_file|Mux47~1_combout )) # (\controller|rs2[3]~1_combout ))) ) ) ) # ( \reg_file|Mux47~2_combout  & ( !\reg_file|Mux47~3_combout  & ( (!\controller|rs2[2]~0_combout  & (((\reg_file|Mux47~0_combout )) # (\controller|rs2[3]~1_combout ))) # 
// (\controller|rs2[2]~0_combout  & (!\controller|rs2[3]~1_combout  & ((\reg_file|Mux47~1_combout )))) ) ) ) # ( !\reg_file|Mux47~2_combout  & ( !\reg_file|Mux47~3_combout  & ( (!\controller|rs2[3]~1_combout  & ((!\controller|rs2[2]~0_combout  & 
// (\reg_file|Mux47~0_combout )) # (\controller|rs2[2]~0_combout  & ((\reg_file|Mux47~1_combout ))))) ) ) )

	.dataa(!\controller|rs2[2]~0_combout ),
	.datab(!\controller|rs2[3]~1_combout ),
	.datac(!\reg_file|Mux47~0_combout ),
	.datad(!\reg_file|Mux47~1_combout ),
	.datae(!\reg_file|Mux47~2_combout ),
	.dataf(!\reg_file|Mux47~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux47~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux47~4 .extended_lut = "off";
defparam \reg_file|Mux47~4 .lut_mask = 64'h084C2A6E195D3B7F;
defparam \reg_file|Mux47~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y18_N42
cyclonev_lcell_comb \alu_in2_mux|out[16]~10 (
// Equation(s):
// \alu_in2_mux|out[16]~10_combout  = ( \instMem|data~33_combout  & ( \reg_file|Mux47~4_combout  & ( (!\controller|pc_sel[1]~0_combout ) # ((!\controller|WideOr5~4_combout  & ((!\instMem|data~7_combout ) # (\instMem|data~25_combout )))) ) ) ) # ( 
// !\instMem|data~33_combout  & ( \reg_file|Mux47~4_combout  & ( (!\controller|WideOr5~4_combout  & ((!\controller|pc_sel[1]~0_combout ) # ((!\instMem|data~7_combout ) # (\instMem|data~25_combout )))) ) ) ) # ( \instMem|data~33_combout  & ( 
// !\reg_file|Mux47~4_combout  & ( (!\controller|WideOr5~4_combout  & (\controller|pc_sel[1]~0_combout  & ((!\instMem|data~7_combout ) # (\instMem|data~25_combout )))) # (\controller|WideOr5~4_combout  & (!\controller|pc_sel[1]~0_combout )) ) ) ) # ( 
// !\instMem|data~33_combout  & ( !\reg_file|Mux47~4_combout  & ( (!\controller|WideOr5~4_combout  & (\controller|pc_sel[1]~0_combout  & ((!\instMem|data~7_combout ) # (\instMem|data~25_combout )))) ) ) )

	.dataa(!\controller|WideOr5~4_combout ),
	.datab(!\controller|pc_sel[1]~0_combout ),
	.datac(!\instMem|data~7_combout ),
	.datad(!\instMem|data~25_combout ),
	.datae(!\instMem|data~33_combout ),
	.dataf(!\reg_file|Mux47~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_in2_mux|out[16]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_in2_mux|out[16]~10 .extended_lut = "off";
defparam \alu_in2_mux|out[16]~10 .lut_mask = 64'h20226466A8AAECEE;
defparam \alu_in2_mux|out[16]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N48
cyclonev_lcell_comb \alu|Add0~81 (
// Equation(s):
// \alu|Add0~81_sumout  = SUM(( \alu_in2_mux|out[16]~10_combout  ) + ( \reg_file|Mux15~4_combout  ) + ( \alu|Add0~74  ))
// \alu|Add0~82  = CARRY(( \alu_in2_mux|out[16]~10_combout  ) + ( \reg_file|Mux15~4_combout  ) + ( \alu|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|Mux15~4_combout ),
	.datad(!\alu_in2_mux|out[16]~10_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~81_sumout ),
	.cout(\alu|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~81 .extended_lut = "off";
defparam \alu|Add0~81 .lut_mask = 64'h0000F0F0000000FF;
defparam \alu|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N0
cyclonev_lcell_comb \alu|Mux15~0 (
// Equation(s):
// \alu|Mux15~0_combout  = ( \controller|WideOr3~2_combout  & ( \reg_file|Mux15~4_combout  & ( (\controller|WideOr2~2_combout ) # (\alu|Add1~85_sumout ) ) ) ) # ( !\controller|WideOr3~2_combout  & ( \reg_file|Mux15~4_combout  & ( 
// (!\controller|WideOr2~2_combout  & (\alu|Add0~81_sumout )) # (\controller|WideOr2~2_combout  & ((\alu_in2_mux|out[16]~10_combout ))) ) ) ) # ( \controller|WideOr3~2_combout  & ( !\reg_file|Mux15~4_combout  & ( (!\controller|WideOr2~2_combout  & 
// (\alu|Add1~85_sumout )) # (\controller|WideOr2~2_combout  & ((\alu_in2_mux|out[16]~10_combout ))) ) ) ) # ( !\controller|WideOr3~2_combout  & ( !\reg_file|Mux15~4_combout  & ( (\alu|Add0~81_sumout  & !\controller|WideOr2~2_combout ) ) ) )

	.dataa(!\alu|Add1~85_sumout ),
	.datab(!\alu|Add0~81_sumout ),
	.datac(!\alu_in2_mux|out[16]~10_combout ),
	.datad(!\controller|WideOr2~2_combout ),
	.datae(!\controller|WideOr3~2_combout ),
	.dataf(!\reg_file|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux15~0 .extended_lut = "off";
defparam \alu|Mux15~0 .lut_mask = 64'h3300550F330F55FF;
defparam \alu|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N36
cyclonev_lcell_comb \alu|Mux15~1 (
// Equation(s):
// \alu|Mux15~1_combout  = ( \reg_file|Mux15~4_combout  & ( (!\controller|WideOr2~2_combout  & (!\alu_in2_mux|out[16]~10_combout )) # (\controller|WideOr2~2_combout  & (\alu_in2_mux|out[16]~10_combout  & \controller|WideOr3~2_combout )) ) ) # ( 
// !\reg_file|Mux15~4_combout  & ( (!\controller|WideOr2~2_combout  & ((\controller|WideOr3~2_combout ) # (\alu_in2_mux|out[16]~10_combout ))) # (\controller|WideOr2~2_combout  & (!\alu_in2_mux|out[16]~10_combout )) ) )

	.dataa(!\controller|WideOr2~2_combout ),
	.datab(gnd),
	.datac(!\alu_in2_mux|out[16]~10_combout ),
	.datad(!\controller|WideOr3~2_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux15~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux15~1 .extended_lut = "off";
defparam \alu|Mux15~1 .lut_mask = 64'h5AFA5AFAA0A5A0A5;
defparam \alu|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N30
cyclonev_lcell_comb \alu|Mux15~2 (
// Equation(s):
// \alu|Mux15~2_combout  = ( \alu|Mux12~0_combout  & ( (!\alu|Mux12~1_combout  & ((\alu|Mux15~1_combout ))) # (\alu|Mux12~1_combout  & (\alu_in2_mux|out[0]~7_combout )) ) ) # ( !\alu|Mux12~0_combout  & ( (\alu|Mux12~1_combout  & \alu|Mux15~0_combout ) ) )

	.dataa(!\alu|Mux12~1_combout ),
	.datab(!\alu_in2_mux|out[0]~7_combout ),
	.datac(!\alu|Mux15~0_combout ),
	.datad(!\alu|Mux15~1_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux15~2 .extended_lut = "off";
defparam \alu|Mux15~2 .lut_mask = 64'h0505050511BB11BB;
defparam \alu|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N42
cyclonev_lcell_comb \pc_plus_4_plus_imm_adder|Add0~69 (
// Equation(s):
// \pc_plus_4_plus_imm_adder|Add0~69_sumout  = SUM(( \pc_plus_4_adder|Add0~69_sumout  ) + ( (((\instMem|data~25_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [11])) # (\pc|dataOut [12]) ) + ( \pc_plus_4_plus_imm_adder|Add0~62  ))
// \pc_plus_4_plus_imm_adder|Add0~70  = CARRY(( \pc_plus_4_adder|Add0~69_sumout  ) + ( (((\instMem|data~25_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [11])) # (\pc|dataOut [12]) ) + ( \pc_plus_4_plus_imm_adder|Add0~62  ))

	.dataa(!\pc|dataOut [12]),
	.datab(!\pc|dataOut [11]),
	.datac(!\pc|dataOut [10]),
	.datad(!\pc_plus_4_adder|Add0~69_sumout ),
	.datae(gnd),
	.dataf(!\instMem|data~25_combout ),
	.datag(gnd),
	.cin(\pc_plus_4_plus_imm_adder|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_plus_imm_adder|Add0~69_sumout ),
	.cout(\pc_plus_4_plus_imm_adder|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_plus_imm_adder|Add0~69 .extended_lut = "off";
defparam \pc_plus_4_plus_imm_adder|Add0~69 .lut_mask = 64'h00008000000000FF;
defparam \pc_plus_4_plus_imm_adder|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N18
cyclonev_lcell_comb \pc_mux|out[16]~22 (
// Equation(s):
// \pc_mux|out[16]~22_combout  = ( \alu|Mux15~2_combout  & ( (!\pc_mux|Equal0~0_combout  & ((!\pc_mux|Equal0~1_combout ) # ((\pc_plus_4_plus_imm_adder|Add0~69_sumout )))) # (\pc_mux|Equal0~0_combout  & (((\pc_plus_4_adder|Add0~69_sumout )))) ) ) # ( 
// !\alu|Mux15~2_combout  & ( (!\pc_mux|Equal0~0_combout  & (\pc_mux|Equal0~1_combout  & (\pc_plus_4_plus_imm_adder|Add0~69_sumout ))) # (\pc_mux|Equal0~0_combout  & (((\pc_plus_4_adder|Add0~69_sumout )))) ) )

	.dataa(!\pc_mux|Equal0~1_combout ),
	.datab(!\pc_mux|Equal0~0_combout ),
	.datac(!\pc_plus_4_plus_imm_adder|Add0~69_sumout ),
	.datad(!\pc_plus_4_adder|Add0~69_sumout ),
	.datae(gnd),
	.dataf(!\alu|Mux15~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[16]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[16]~22 .extended_lut = "off";
defparam \pc_mux|out[16]~22 .lut_mask = 64'h043704378CBF8CBF;
defparam \pc_mux|out[16]~22 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y22_N19
dffeas \pc|dataOut[16] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\pc_mux|out[16]~22_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pc|dataOut[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [16]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[16] .is_wysiwyg = "true";
defparam \pc|dataOut[16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N39
cyclonev_lcell_comb \pc_plus_4_adder|Add0~61 (
// Equation(s):
// \pc_plus_4_adder|Add0~61_sumout  = SUM(( \pc|dataOut [15] ) + ( GND ) + ( \pc_plus_4_adder|Add0~58  ))
// \pc_plus_4_adder|Add0~62  = CARRY(( \pc|dataOut [15] ) + ( GND ) + ( \pc_plus_4_adder|Add0~58  ))

	.dataa(!\pc|dataOut [15]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_plus_4_adder|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_adder|Add0~61_sumout ),
	.cout(\pc_plus_4_adder|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_adder|Add0~61 .extended_lut = "off";
defparam \pc_plus_4_adder|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \pc_plus_4_adder|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N42
cyclonev_lcell_comb \pc_plus_4_adder|Add0~69 (
// Equation(s):
// \pc_plus_4_adder|Add0~69_sumout  = SUM(( \pc|dataOut [16] ) + ( GND ) + ( \pc_plus_4_adder|Add0~62  ))
// \pc_plus_4_adder|Add0~70  = CARRY(( \pc|dataOut [16] ) + ( GND ) + ( \pc_plus_4_adder|Add0~62  ))

	.dataa(gnd),
	.datab(!\pc|dataOut [16]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_plus_4_adder|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_adder|Add0~69_sumout ),
	.cout(\pc_plus_4_adder|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_adder|Add0~69 .extended_lut = "off";
defparam \pc_plus_4_adder|Add0~69 .lut_mask = 64'h0000FFFF00003333;
defparam \pc_plus_4_adder|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y22_N0
cyclonev_ram_block \dataMem|data_rtl_0|auto_generated|ram_block1a12 (
	.portawe(\dataMem|key_reg[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_divider|c0~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\reg_file|Mux46~4_combout ,\reg_file|Mux47~4_combout ,\reg_file|Mux48~4_combout ,\reg_file|Mux49~4_combout ,\reg_file|Mux51~4_combout }),
	.portaaddr({\alu|Mux19~6_combout ,\alu|Mux20~3_combout ,\alu|Mux21~3_combout ,\alu|Mux22~3_combout ,\alu|Mux23~3_combout ,\alu|Mux24~2_combout ,\alu|Mux25~2_combout ,\alu|Mux26~2_combout ,\alu|Mux27~2_combout ,\alu|Mux28~2_combout ,\alu|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem|data_rtl_0|auto_generated|ram_block1a12_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a12 .data_interleave_offset_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a12 .data_interleave_width_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a12 .init_file = "Test2.mif";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a12 .init_file_layout = "port_a";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a12 .logical_ram_name = "DataMemory:dataMem|altsyncram:data_rtl_0|altsyncram_7mc1:auto_generated|ALTSYNCRAM";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a12 .operation_mode = "single_port";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a12 .port_a_address_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a12 .port_a_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a12 .port_a_byte_enable_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a12 .port_a_data_out_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a12 .port_a_data_width = 5;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a12 .port_a_first_address = 0;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a12 .port_a_first_bit_number = 12;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a12 .port_a_last_address = 2047;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_depth = 2048;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a12 .port_a_logical_ram_width = 32;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a12 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a12 .port_b_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a12 .port_b_data_width = 5;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a12 .ram_block_type = "M20K";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a12 .mem_init4 = "39CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a12 .mem_init3 = "CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a12 .mem_init2 = "739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE73";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a12 .mem_init1 = "9CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739C";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a12 .mem_init0 = "E739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE003DE003C00040E003C080216B40207001E0BA2108410840207000C040810408104081040810408104081042C1042C1042C1042C1042C1042C1040C1040C1040C1040C1040C1040DE8420103800F43D008A900880414016040207001E81A10F0401001DF038200940F8C6318C6300";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N27
cyclonev_lcell_comb \rf_wrt_data_mux|out[16]~40 (
// Equation(s):
// \rf_wrt_data_mux|out[16]~40_combout  = ( \dataMem|data_rtl_0|auto_generated|ram_block1a16  & ( \rf_wrt_data_mux|out[12]~8_combout  & ( (\pc_plus_4_adder|Add0~69_sumout  & !\controller|rf_wrt_data_sel[0]~0_combout ) ) ) ) # ( 
// !\dataMem|data_rtl_0|auto_generated|ram_block1a16  & ( \rf_wrt_data_mux|out[12]~8_combout  & ( (\pc_plus_4_adder|Add0~69_sumout  & !\controller|rf_wrt_data_sel[0]~0_combout ) ) ) ) # ( \dataMem|data_rtl_0|auto_generated|ram_block1a16  & ( 
// !\rf_wrt_data_mux|out[12]~8_combout  & ( (\controller|rf_wrt_data_sel[0]~0_combout ) # (\alu|Mux15~2_combout ) ) ) ) # ( !\dataMem|data_rtl_0|auto_generated|ram_block1a16  & ( !\rf_wrt_data_mux|out[12]~8_combout  & ( (\alu|Mux15~2_combout  & 
// !\controller|rf_wrt_data_sel[0]~0_combout ) ) ) )

	.dataa(gnd),
	.datab(!\alu|Mux15~2_combout ),
	.datac(!\pc_plus_4_adder|Add0~69_sumout ),
	.datad(!\controller|rf_wrt_data_sel[0]~0_combout ),
	.datae(!\dataMem|data_rtl_0|auto_generated|ram_block1a16 ),
	.dataf(!\rf_wrt_data_mux|out[12]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[16]~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[16]~40 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[16]~40 .lut_mask = 64'h330033FF0F000F00;
defparam \rf_wrt_data_mux|out[16]~40 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y16_N38
dffeas \reg_file|data[4][16] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[16]~40_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[4][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[4][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[4][16] .is_wysiwyg = "true";
defparam \reg_file|data[4][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y16_N39
cyclonev_lcell_comb \reg_file|Mux15~0 (
// Equation(s):
// \reg_file|Mux15~0_combout  = ( \reg_file|data[12][16]~q  & ( \reg_file|data[0][16]~q  & ( (!\controller|rs1[3]~4_combout  & ((!\controller|rs1[2]~3_combout ) # ((\reg_file|data[4][16]~q )))) # (\controller|rs1[3]~4_combout  & (((\reg_file|data[8][16]~q )) 
// # (\controller|rs1[2]~3_combout ))) ) ) ) # ( !\reg_file|data[12][16]~q  & ( \reg_file|data[0][16]~q  & ( (!\controller|rs1[3]~4_combout  & ((!\controller|rs1[2]~3_combout ) # ((\reg_file|data[4][16]~q )))) # (\controller|rs1[3]~4_combout  & 
// (!\controller|rs1[2]~3_combout  & (\reg_file|data[8][16]~q ))) ) ) ) # ( \reg_file|data[12][16]~q  & ( !\reg_file|data[0][16]~q  & ( (!\controller|rs1[3]~4_combout  & (\controller|rs1[2]~3_combout  & ((\reg_file|data[4][16]~q )))) # 
// (\controller|rs1[3]~4_combout  & (((\reg_file|data[8][16]~q )) # (\controller|rs1[2]~3_combout ))) ) ) ) # ( !\reg_file|data[12][16]~q  & ( !\reg_file|data[0][16]~q  & ( (!\controller|rs1[3]~4_combout  & (\controller|rs1[2]~3_combout  & 
// ((\reg_file|data[4][16]~q )))) # (\controller|rs1[3]~4_combout  & (!\controller|rs1[2]~3_combout  & (\reg_file|data[8][16]~q ))) ) ) )

	.dataa(!\controller|rs1[3]~4_combout ),
	.datab(!\controller|rs1[2]~3_combout ),
	.datac(!\reg_file|data[8][16]~q ),
	.datad(!\reg_file|data[4][16]~q ),
	.datae(!\reg_file|data[12][16]~q ),
	.dataf(!\reg_file|data[0][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux15~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux15~0 .extended_lut = "off";
defparam \reg_file|Mux15~0 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg_file|Mux15~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N47
dffeas \reg_file|data[7][16] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[16]~40_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[7][31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[7][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[7][16] .is_wysiwyg = "true";
defparam \reg_file|data[7][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y22_N26
dffeas \reg_file|data[3][16] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[16]~40_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[3][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[3][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[3][16] .is_wysiwyg = "true";
defparam \reg_file|data[3][16] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N0
cyclonev_lcell_comb \reg_file|Mux15~3 (
// Equation(s):
// \reg_file|Mux15~3_combout  = ( \reg_file|data[15][16]~q  & ( \reg_file|data[3][16]~q  & ( (!\controller|rs1[3]~4_combout  & ((!\controller|rs1[2]~3_combout ) # ((\reg_file|data[7][16]~q )))) # (\controller|rs1[3]~4_combout  & (((\reg_file|data[11][16]~q 
// )) # (\controller|rs1[2]~3_combout ))) ) ) ) # ( !\reg_file|data[15][16]~q  & ( \reg_file|data[3][16]~q  & ( (!\controller|rs1[3]~4_combout  & ((!\controller|rs1[2]~3_combout ) # ((\reg_file|data[7][16]~q )))) # (\controller|rs1[3]~4_combout  & 
// (!\controller|rs1[2]~3_combout  & (\reg_file|data[11][16]~q ))) ) ) ) # ( \reg_file|data[15][16]~q  & ( !\reg_file|data[3][16]~q  & ( (!\controller|rs1[3]~4_combout  & (\controller|rs1[2]~3_combout  & ((\reg_file|data[7][16]~q )))) # 
// (\controller|rs1[3]~4_combout  & (((\reg_file|data[11][16]~q )) # (\controller|rs1[2]~3_combout ))) ) ) ) # ( !\reg_file|data[15][16]~q  & ( !\reg_file|data[3][16]~q  & ( (!\controller|rs1[3]~4_combout  & (\controller|rs1[2]~3_combout  & 
// ((\reg_file|data[7][16]~q )))) # (\controller|rs1[3]~4_combout  & (!\controller|rs1[2]~3_combout  & (\reg_file|data[11][16]~q ))) ) ) )

	.dataa(!\controller|rs1[3]~4_combout ),
	.datab(!\controller|rs1[2]~3_combout ),
	.datac(!\reg_file|data[11][16]~q ),
	.datad(!\reg_file|data[7][16]~q ),
	.datae(!\reg_file|data[15][16]~q ),
	.dataf(!\reg_file|data[3][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux15~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux15~3 .extended_lut = "off";
defparam \reg_file|Mux15~3 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg_file|Mux15~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y26_N24
cyclonev_lcell_comb \reg_file|Mux15~1 (
// Equation(s):
// \reg_file|Mux15~1_combout  = ( \controller|rs1[2]~3_combout  & ( \reg_file|data[9][16]~q  & ( (!\controller|rs1[3]~4_combout  & (\reg_file|data[5][16]~q )) # (\controller|rs1[3]~4_combout  & ((\reg_file|data[13][16]~q ))) ) ) ) # ( 
// !\controller|rs1[2]~3_combout  & ( \reg_file|data[9][16]~q  & ( (\reg_file|data[1][16]~q ) # (\controller|rs1[3]~4_combout ) ) ) ) # ( \controller|rs1[2]~3_combout  & ( !\reg_file|data[9][16]~q  & ( (!\controller|rs1[3]~4_combout  & 
// (\reg_file|data[5][16]~q )) # (\controller|rs1[3]~4_combout  & ((\reg_file|data[13][16]~q ))) ) ) ) # ( !\controller|rs1[2]~3_combout  & ( !\reg_file|data[9][16]~q  & ( (!\controller|rs1[3]~4_combout  & \reg_file|data[1][16]~q ) ) ) )

	.dataa(!\reg_file|data[5][16]~q ),
	.datab(!\controller|rs1[3]~4_combout ),
	.datac(!\reg_file|data[1][16]~q ),
	.datad(!\reg_file|data[13][16]~q ),
	.datae(!\controller|rs1[2]~3_combout ),
	.dataf(!\reg_file|data[9][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux15~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux15~1 .extended_lut = "off";
defparam \reg_file|Mux15~1 .lut_mask = 64'h0C0C44773F3F4477;
defparam \reg_file|Mux15~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N56
dffeas \reg_file|data[14][16] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[16]~40_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[14][31]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[14][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[14][16] .is_wysiwyg = "true";
defparam \reg_file|data[14][16] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N31
dffeas \reg_file|data[10][16] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[16]~40_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[10][31]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[10][16]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[10][16] .is_wysiwyg = "true";
defparam \reg_file|data[10][16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N30
cyclonev_lcell_comb \reg_file|Mux15~2 (
// Equation(s):
// \reg_file|Mux15~2_combout  = ( \reg_file|data[10][16]~q  & ( \reg_file|data[2][16]~q  & ( (!\controller|rs1[2]~3_combout ) # ((!\controller|rs1[3]~4_combout  & (\reg_file|data[6][16]~q )) # (\controller|rs1[3]~4_combout  & ((\reg_file|data[14][16]~q )))) 
// ) ) ) # ( !\reg_file|data[10][16]~q  & ( \reg_file|data[2][16]~q  & ( (!\controller|rs1[3]~4_combout  & (((!\controller|rs1[2]~3_combout )) # (\reg_file|data[6][16]~q ))) # (\controller|rs1[3]~4_combout  & (((\controller|rs1[2]~3_combout  & 
// \reg_file|data[14][16]~q )))) ) ) ) # ( \reg_file|data[10][16]~q  & ( !\reg_file|data[2][16]~q  & ( (!\controller|rs1[3]~4_combout  & (\reg_file|data[6][16]~q  & (\controller|rs1[2]~3_combout ))) # (\controller|rs1[3]~4_combout  & 
// (((!\controller|rs1[2]~3_combout ) # (\reg_file|data[14][16]~q )))) ) ) ) # ( !\reg_file|data[10][16]~q  & ( !\reg_file|data[2][16]~q  & ( (\controller|rs1[2]~3_combout  & ((!\controller|rs1[3]~4_combout  & (\reg_file|data[6][16]~q )) # 
// (\controller|rs1[3]~4_combout  & ((\reg_file|data[14][16]~q ))))) ) ) )

	.dataa(!\reg_file|data[6][16]~q ),
	.datab(!\controller|rs1[3]~4_combout ),
	.datac(!\controller|rs1[2]~3_combout ),
	.datad(!\reg_file|data[14][16]~q ),
	.datae(!\reg_file|data[10][16]~q ),
	.dataf(!\reg_file|data[2][16]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux15~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux15~2 .extended_lut = "off";
defparam \reg_file|Mux15~2 .lut_mask = 64'h04073437C4C7F4F7;
defparam \reg_file|Mux15~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N54
cyclonev_lcell_comb \reg_file|Mux15~4 (
// Equation(s):
// \reg_file|Mux15~4_combout  = ( \controller|rs1[1]~2_combout  & ( \reg_file|Mux15~2_combout  & ( (!\controller|rs1[0]~1_combout ) # (\reg_file|Mux15~3_combout ) ) ) ) # ( !\controller|rs1[1]~2_combout  & ( \reg_file|Mux15~2_combout  & ( 
// (!\controller|rs1[0]~1_combout  & (\reg_file|Mux15~0_combout )) # (\controller|rs1[0]~1_combout  & ((\reg_file|Mux15~1_combout ))) ) ) ) # ( \controller|rs1[1]~2_combout  & ( !\reg_file|Mux15~2_combout  & ( (\controller|rs1[0]~1_combout  & 
// \reg_file|Mux15~3_combout ) ) ) ) # ( !\controller|rs1[1]~2_combout  & ( !\reg_file|Mux15~2_combout  & ( (!\controller|rs1[0]~1_combout  & (\reg_file|Mux15~0_combout )) # (\controller|rs1[0]~1_combout  & ((\reg_file|Mux15~1_combout ))) ) ) )

	.dataa(!\controller|rs1[0]~1_combout ),
	.datab(!\reg_file|Mux15~0_combout ),
	.datac(!\reg_file|Mux15~3_combout ),
	.datad(!\reg_file|Mux15~1_combout ),
	.datae(!\controller|rs1[1]~2_combout ),
	.dataf(!\reg_file|Mux15~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux15~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux15~4 .extended_lut = "off";
defparam \reg_file|Mux15~4 .lut_mask = 64'h227705052277AFAF;
defparam \reg_file|Mux15~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N57
cyclonev_lcell_comb \alu|Add0~89 (
// Equation(s):
// \alu|Add0~89_sumout  = SUM(( \reg_file|Mux12~4_combout  ) + ( (!\controller|WideOr5~4_combout  & ((!\controller|pc_sel[1]~0_combout  & ((\reg_file|Mux44~4_combout ))) # (\controller|pc_sel[1]~0_combout  & (\instMem|data~33_combout )))) # 
// (\controller|WideOr5~4_combout  & (!\controller|pc_sel[1]~0_combout  & (\instMem|data~33_combout ))) ) + ( \alu|Add0~86  ))
// \alu|Add0~90  = CARRY(( \reg_file|Mux12~4_combout  ) + ( (!\controller|WideOr5~4_combout  & ((!\controller|pc_sel[1]~0_combout  & ((\reg_file|Mux44~4_combout ))) # (\controller|pc_sel[1]~0_combout  & (\instMem|data~33_combout )))) # 
// (\controller|WideOr5~4_combout  & (!\controller|pc_sel[1]~0_combout  & (\instMem|data~33_combout ))) ) + ( \alu|Add0~86  ))

	.dataa(!\controller|WideOr5~4_combout ),
	.datab(!\controller|pc_sel[1]~0_combout ),
	.datac(!\instMem|data~33_combout ),
	.datad(!\reg_file|Mux12~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux44~4_combout ),
	.datag(gnd),
	.cin(\alu|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~89_sumout ),
	.cout(\alu|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~89 .extended_lut = "off";
defparam \alu|Add0~89 .lut_mask = 64'h0000F971000000FF;
defparam \alu|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N0
cyclonev_lcell_comb \alu|Add0~93 (
// Equation(s):
// \alu|Add0~93_sumout  = SUM(( \reg_file|Mux11~4_combout  ) + ( (!\controller|WideOr5~4_combout  & ((!\controller|pc_sel[1]~0_combout  & ((\reg_file|Mux43~4_combout ))) # (\controller|pc_sel[1]~0_combout  & (\instMem|data~33_combout )))) # 
// (\controller|WideOr5~4_combout  & (\instMem|data~33_combout  & (!\controller|pc_sel[1]~0_combout ))) ) + ( \alu|Add0~90  ))
// \alu|Add0~94  = CARRY(( \reg_file|Mux11~4_combout  ) + ( (!\controller|WideOr5~4_combout  & ((!\controller|pc_sel[1]~0_combout  & ((\reg_file|Mux43~4_combout ))) # (\controller|pc_sel[1]~0_combout  & (\instMem|data~33_combout )))) # 
// (\controller|WideOr5~4_combout  & (\instMem|data~33_combout  & (!\controller|pc_sel[1]~0_combout ))) ) + ( \alu|Add0~90  ))

	.dataa(!\instMem|data~33_combout ),
	.datab(!\controller|WideOr5~4_combout ),
	.datac(!\controller|pc_sel[1]~0_combout ),
	.datad(!\reg_file|Mux11~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux43~4_combout ),
	.datag(gnd),
	.cin(\alu|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~93_sumout ),
	.cout(\alu|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~93 .extended_lut = "off";
defparam \alu|Add0~93 .lut_mask = 64'h0000EB2B000000FF;
defparam \alu|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N3
cyclonev_lcell_comb \alu|Add0~97 (
// Equation(s):
// \alu|Add0~97_sumout  = SUM(( (!\controller|WideOr5~4_combout  & ((!\controller|pc_sel[1]~0_combout  & ((\reg_file|Mux42~4_combout ))) # (\controller|pc_sel[1]~0_combout  & (\instMem|data~33_combout )))) # (\controller|WideOr5~4_combout  & 
// (\instMem|data~33_combout  & (!\controller|pc_sel[1]~0_combout ))) ) + ( \reg_file|Mux10~4_combout  ) + ( \alu|Add0~94  ))
// \alu|Add0~98  = CARRY(( (!\controller|WideOr5~4_combout  & ((!\controller|pc_sel[1]~0_combout  & ((\reg_file|Mux42~4_combout ))) # (\controller|pc_sel[1]~0_combout  & (\instMem|data~33_combout )))) # (\controller|WideOr5~4_combout  & 
// (\instMem|data~33_combout  & (!\controller|pc_sel[1]~0_combout ))) ) + ( \reg_file|Mux10~4_combout  ) + ( \alu|Add0~94  ))

	.dataa(!\instMem|data~33_combout ),
	.datab(!\controller|WideOr5~4_combout ),
	.datac(!\controller|pc_sel[1]~0_combout ),
	.datad(!\reg_file|Mux42~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux10~4_combout ),
	.datag(gnd),
	.cin(\alu|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~97_sumout ),
	.cout(\alu|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~97 .extended_lut = "off";
defparam \alu|Add0~97 .lut_mask = 64'h0000FF00000014D4;
defparam \alu|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y25_N24
cyclonev_lcell_comb \alu|Mux10~0 (
// Equation(s):
// \alu|Mux10~0_combout  = ( \reg_file|Mux10~4_combout  & ( \alu|Add0~97_sumout  & ( (!\controller|WideOr3~2_combout  & (((!\alu_in2_mux|out[21]~25_combout ) # (!\controller|WideOr2~2_combout )))) # (\controller|WideOr3~2_combout  & 
// (((\controller|WideOr2~2_combout )) # (\alu|Add1~101_sumout ))) ) ) ) # ( !\reg_file|Mux10~4_combout  & ( \alu|Add0~97_sumout  & ( (!\controller|WideOr3~2_combout  & (((!\controller|WideOr2~2_combout )))) # (\controller|WideOr3~2_combout  & 
// ((!\controller|WideOr2~2_combout  & (\alu|Add1~101_sumout )) # (\controller|WideOr2~2_combout  & ((!\alu_in2_mux|out[21]~25_combout ))))) ) ) ) # ( \reg_file|Mux10~4_combout  & ( !\alu|Add0~97_sumout  & ( (!\controller|WideOr3~2_combout  & 
// (((!\alu_in2_mux|out[21]~25_combout  & \controller|WideOr2~2_combout )))) # (\controller|WideOr3~2_combout  & (((\controller|WideOr2~2_combout )) # (\alu|Add1~101_sumout ))) ) ) ) # ( !\reg_file|Mux10~4_combout  & ( !\alu|Add0~97_sumout  & ( 
// (\controller|WideOr3~2_combout  & ((!\controller|WideOr2~2_combout  & (\alu|Add1~101_sumout )) # (\controller|WideOr2~2_combout  & ((!\alu_in2_mux|out[21]~25_combout ))))) ) ) )

	.dataa(!\alu|Add1~101_sumout ),
	.datab(!\alu_in2_mux|out[21]~25_combout ),
	.datac(!\controller|WideOr3~2_combout ),
	.datad(!\controller|WideOr2~2_combout ),
	.datae(!\reg_file|Mux10~4_combout ),
	.dataf(!\alu|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux10~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux10~0 .extended_lut = "off";
defparam \alu|Mux10~0 .lut_mask = 64'h050C05CFF50CF5CF;
defparam \alu|Mux10~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y25_N30
cyclonev_lcell_comb \alu|Mux10~2 (
// Equation(s):
// \alu|Mux10~2_combout  = ( \alu|Mux12~1_combout  & ( \alu|Mux10~0_combout  & ( (!\alu|Mux12~0_combout ) # (\alu_in2_mux|out[5]~22_combout ) ) ) ) # ( !\alu|Mux12~1_combout  & ( \alu|Mux10~0_combout  & ( (\alu|Mux12~0_combout  & \alu|Mux10~1_combout ) ) ) ) 
// # ( \alu|Mux12~1_combout  & ( !\alu|Mux10~0_combout  & ( (\alu|Mux12~0_combout  & \alu_in2_mux|out[5]~22_combout ) ) ) ) # ( !\alu|Mux12~1_combout  & ( !\alu|Mux10~0_combout  & ( (\alu|Mux12~0_combout  & \alu|Mux10~1_combout ) ) ) )

	.dataa(!\alu|Mux12~0_combout ),
	.datab(!\alu_in2_mux|out[5]~22_combout ),
	.datac(!\alu|Mux10~1_combout ),
	.datad(gnd),
	.datae(!\alu|Mux12~1_combout ),
	.dataf(!\alu|Mux10~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux10~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux10~2 .extended_lut = "off";
defparam \alu|Mux10~2 .lut_mask = 64'h050511110505BBBB;
defparam \alu|Mux10~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N50
dffeas \reg_file|data[5][23] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[23]~73_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[5][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[5][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[5][23] .is_wysiwyg = "true";
defparam \reg_file|data[5][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y18_N38
dffeas \reg_file|data[6][23] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[23]~73_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[6][31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[6][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[6][23] .is_wysiwyg = "true";
defparam \reg_file|data[6][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y18_N14
dffeas \reg_file|data[7][23] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[23]~73_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[7][31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[7][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[7][23] .is_wysiwyg = "true";
defparam \reg_file|data[7][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N51
cyclonev_lcell_comb \reg_file|Mux8~1 (
// Equation(s):
// \reg_file|Mux8~1_combout  = ( \reg_file|data[6][23]~q  & ( \reg_file|data[7][23]~q  & ( ((!\controller|rs1[0]~1_combout  & (\reg_file|data[4][23]~q )) # (\controller|rs1[0]~1_combout  & ((\reg_file|data[5][23]~q )))) # (\controller|rs1[1]~2_combout ) ) ) 
// ) # ( !\reg_file|data[6][23]~q  & ( \reg_file|data[7][23]~q  & ( (!\controller|rs1[1]~2_combout  & ((!\controller|rs1[0]~1_combout  & (\reg_file|data[4][23]~q )) # (\controller|rs1[0]~1_combout  & ((\reg_file|data[5][23]~q ))))) # 
// (\controller|rs1[1]~2_combout  & (((\controller|rs1[0]~1_combout )))) ) ) ) # ( \reg_file|data[6][23]~q  & ( !\reg_file|data[7][23]~q  & ( (!\controller|rs1[1]~2_combout  & ((!\controller|rs1[0]~1_combout  & (\reg_file|data[4][23]~q )) # 
// (\controller|rs1[0]~1_combout  & ((\reg_file|data[5][23]~q ))))) # (\controller|rs1[1]~2_combout  & (((!\controller|rs1[0]~1_combout )))) ) ) ) # ( !\reg_file|data[6][23]~q  & ( !\reg_file|data[7][23]~q  & ( (!\controller|rs1[1]~2_combout  & 
// ((!\controller|rs1[0]~1_combout  & (\reg_file|data[4][23]~q )) # (\controller|rs1[0]~1_combout  & ((\reg_file|data[5][23]~q ))))) ) ) )

	.dataa(!\reg_file|data[4][23]~q ),
	.datab(!\controller|rs1[1]~2_combout ),
	.datac(!\controller|rs1[0]~1_combout ),
	.datad(!\reg_file|data[5][23]~q ),
	.datae(!\reg_file|data[6][23]~q ),
	.dataf(!\reg_file|data[7][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux8~1 .extended_lut = "off";
defparam \reg_file|Mux8~1 .lut_mask = 64'h404C707C434F737F;
defparam \reg_file|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y20_N20
dffeas \reg_file|data[11][23] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[23]~73_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[11][31]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[11][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[11][23] .is_wysiwyg = "true";
defparam \reg_file|data[11][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N54
cyclonev_lcell_comb \reg_file|data[10][23]~feeder (
// Equation(s):
// \reg_file|data[10][23]~feeder_combout  = ( \rf_wrt_data_mux|out[23]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[23]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[10][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[10][23]~feeder .extended_lut = "off";
defparam \reg_file|data[10][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[10][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y17_N56
dffeas \reg_file|data[10][23] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[10][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[10][31]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[10][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[10][23] .is_wysiwyg = "true";
defparam \reg_file|data[10][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N54
cyclonev_lcell_comb \reg_file|data[9][23]~feeder (
// Equation(s):
// \reg_file|data[9][23]~feeder_combout  = ( \rf_wrt_data_mux|out[23]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[23]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[9][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[9][23]~feeder .extended_lut = "off";
defparam \reg_file|data[9][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[9][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y17_N56
dffeas \reg_file|data[9][23] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[9][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[9][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[9][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[9][23] .is_wysiwyg = "true";
defparam \reg_file|data[9][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N24
cyclonev_lcell_comb \reg_file|Mux8~2 (
// Equation(s):
// \reg_file|Mux8~2_combout  = ( \reg_file|data[10][23]~q  & ( \reg_file|data[9][23]~q  & ( (!\controller|rs1[1]~2_combout  & (((\controller|rs1[0]~1_combout )) # (\reg_file|data[8][23]~q ))) # (\controller|rs1[1]~2_combout  & 
// (((!\controller|rs1[0]~1_combout ) # (\reg_file|data[11][23]~q )))) ) ) ) # ( !\reg_file|data[10][23]~q  & ( \reg_file|data[9][23]~q  & ( (!\controller|rs1[1]~2_combout  & (((\controller|rs1[0]~1_combout )) # (\reg_file|data[8][23]~q ))) # 
// (\controller|rs1[1]~2_combout  & (((\controller|rs1[0]~1_combout  & \reg_file|data[11][23]~q )))) ) ) ) # ( \reg_file|data[10][23]~q  & ( !\reg_file|data[9][23]~q  & ( (!\controller|rs1[1]~2_combout  & (\reg_file|data[8][23]~q  & 
// (!\controller|rs1[0]~1_combout ))) # (\controller|rs1[1]~2_combout  & (((!\controller|rs1[0]~1_combout ) # (\reg_file|data[11][23]~q )))) ) ) ) # ( !\reg_file|data[10][23]~q  & ( !\reg_file|data[9][23]~q  & ( (!\controller|rs1[1]~2_combout  & 
// (\reg_file|data[8][23]~q  & (!\controller|rs1[0]~1_combout ))) # (\controller|rs1[1]~2_combout  & (((\controller|rs1[0]~1_combout  & \reg_file|data[11][23]~q )))) ) ) )

	.dataa(!\reg_file|data[8][23]~q ),
	.datab(!\controller|rs1[1]~2_combout ),
	.datac(!\controller|rs1[0]~1_combout ),
	.datad(!\reg_file|data[11][23]~q ),
	.datae(!\reg_file|data[10][23]~q ),
	.dataf(!\reg_file|data[9][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux8~2 .extended_lut = "off";
defparam \reg_file|Mux8~2 .lut_mask = 64'h404370734C4F7C7F;
defparam \reg_file|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N47
dffeas \reg_file|data[12][23] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[23]~73_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[12][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[12][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[12][23] .is_wysiwyg = "true";
defparam \reg_file|data[12][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N14
dffeas \reg_file|data[13][23] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[23]~73_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[13][31]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[13][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[13][23] .is_wysiwyg = "true";
defparam \reg_file|data[13][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N15
cyclonev_lcell_comb \reg_file|Mux8~3 (
// Equation(s):
// \reg_file|Mux8~3_combout  = ( \controller|rs1[0]~1_combout  & ( \reg_file|data[13][23]~q  & ( (!\controller|rs1[1]~2_combout ) # (\reg_file|data[15][23]~q ) ) ) ) # ( !\controller|rs1[0]~1_combout  & ( \reg_file|data[13][23]~q  & ( 
// (!\controller|rs1[1]~2_combout  & ((\reg_file|data[12][23]~q ))) # (\controller|rs1[1]~2_combout  & (\reg_file|data[14][23]~q )) ) ) ) # ( \controller|rs1[0]~1_combout  & ( !\reg_file|data[13][23]~q  & ( (\reg_file|data[15][23]~q  & 
// \controller|rs1[1]~2_combout ) ) ) ) # ( !\controller|rs1[0]~1_combout  & ( !\reg_file|data[13][23]~q  & ( (!\controller|rs1[1]~2_combout  & ((\reg_file|data[12][23]~q ))) # (\controller|rs1[1]~2_combout  & (\reg_file|data[14][23]~q )) ) ) )

	.dataa(!\reg_file|data[14][23]~q ),
	.datab(!\reg_file|data[15][23]~q ),
	.datac(!\reg_file|data[12][23]~q ),
	.datad(!\controller|rs1[1]~2_combout ),
	.datae(!\controller|rs1[0]~1_combout ),
	.dataf(!\reg_file|data[13][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux8~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux8~3 .extended_lut = "off";
defparam \reg_file|Mux8~3 .lut_mask = 64'h0F5500330F55FF33;
defparam \reg_file|Mux8~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N21
cyclonev_lcell_comb \reg_file|Mux8~4 (
// Equation(s):
// \reg_file|Mux8~4_combout  = ( \controller|rs1[3]~4_combout  & ( \reg_file|Mux8~3_combout  & ( (\reg_file|Mux8~2_combout ) # (\controller|rs1[2]~3_combout ) ) ) ) # ( !\controller|rs1[3]~4_combout  & ( \reg_file|Mux8~3_combout  & ( 
// (!\controller|rs1[2]~3_combout  & (\reg_file|Mux8~0_combout )) # (\controller|rs1[2]~3_combout  & ((\reg_file|Mux8~1_combout ))) ) ) ) # ( \controller|rs1[3]~4_combout  & ( !\reg_file|Mux8~3_combout  & ( (!\controller|rs1[2]~3_combout  & 
// \reg_file|Mux8~2_combout ) ) ) ) # ( !\controller|rs1[3]~4_combout  & ( !\reg_file|Mux8~3_combout  & ( (!\controller|rs1[2]~3_combout  & (\reg_file|Mux8~0_combout )) # (\controller|rs1[2]~3_combout  & ((\reg_file|Mux8~1_combout ))) ) ) )

	.dataa(!\reg_file|Mux8~0_combout ),
	.datab(!\reg_file|Mux8~1_combout ),
	.datac(!\controller|rs1[2]~3_combout ),
	.datad(!\reg_file|Mux8~2_combout ),
	.datae(!\controller|rs1[3]~4_combout ),
	.dataf(!\reg_file|Mux8~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux8~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux8~4 .extended_lut = "off";
defparam \reg_file|Mux8~4 .lut_mask = 64'h535300F053530FFF;
defparam \reg_file|Mux8~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y17_N14
dffeas \reg_file|data[12][22] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\rf_wrt_data_mux|out[22]~69_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[12][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[12][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[12][22] .is_wysiwyg = "true";
defparam \reg_file|data[12][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y16_N36
cyclonev_lcell_comb \reg_file|data[13][22]~feeder (
// Equation(s):
// \reg_file|data[13][22]~feeder_combout  = ( \rf_wrt_data_mux|out[22]~69_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[22]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[13][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[13][22]~feeder .extended_lut = "off";
defparam \reg_file|data[13][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[13][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y16_N38
dffeas \reg_file|data[13][22] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[13][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[13][31]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[13][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[13][22] .is_wysiwyg = "true";
defparam \reg_file|data[13][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N20
dffeas \reg_file|data[14][22] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[22]~69_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[14][31]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[14][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[14][22] .is_wysiwyg = "true";
defparam \reg_file|data[14][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y16_N44
dffeas \reg_file|data[15][22] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[22]~69_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[15][31]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[15][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[15][22] .is_wysiwyg = "true";
defparam \reg_file|data[15][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N3
cyclonev_lcell_comb \reg_file|Mux41~3 (
// Equation(s):
// \reg_file|Mux41~3_combout  = ( \reg_file|data[14][22]~q  & ( \reg_file|data[15][22]~q  & ( ((!\controller|rs2[0]~2_combout  & ((\reg_file|data[13][22]~q ))) # (\controller|rs2[0]~2_combout  & (\reg_file|data[12][22]~q ))) # (\controller|rs2[1]~3_combout ) 
// ) ) ) # ( !\reg_file|data[14][22]~q  & ( \reg_file|data[15][22]~q  & ( (!\controller|rs2[1]~3_combout  & ((!\controller|rs2[0]~2_combout  & ((\reg_file|data[13][22]~q ))) # (\controller|rs2[0]~2_combout  & (\reg_file|data[12][22]~q )))) # 
// (\controller|rs2[1]~3_combout  & (((!\controller|rs2[0]~2_combout )))) ) ) ) # ( \reg_file|data[14][22]~q  & ( !\reg_file|data[15][22]~q  & ( (!\controller|rs2[1]~3_combout  & ((!\controller|rs2[0]~2_combout  & ((\reg_file|data[13][22]~q ))) # 
// (\controller|rs2[0]~2_combout  & (\reg_file|data[12][22]~q )))) # (\controller|rs2[1]~3_combout  & (((\controller|rs2[0]~2_combout )))) ) ) ) # ( !\reg_file|data[14][22]~q  & ( !\reg_file|data[15][22]~q  & ( (!\controller|rs2[1]~3_combout  & 
// ((!\controller|rs2[0]~2_combout  & ((\reg_file|data[13][22]~q ))) # (\controller|rs2[0]~2_combout  & (\reg_file|data[12][22]~q )))) ) ) )

	.dataa(!\controller|rs2[1]~3_combout ),
	.datab(!\reg_file|data[12][22]~q ),
	.datac(!\reg_file|data[13][22]~q ),
	.datad(!\controller|rs2[0]~2_combout ),
	.datae(!\reg_file|data[14][22]~q ),
	.dataf(!\reg_file|data[15][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux41~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux41~3 .extended_lut = "off";
defparam \reg_file|Mux41~3 .lut_mask = 64'h0A220A775F225F77;
defparam \reg_file|Mux41~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y16_N16
dffeas \reg_file|data[8][22] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[22]~69_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[8][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[8][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[8][22] .is_wysiwyg = "true";
defparam \reg_file|data[8][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N12
cyclonev_lcell_comb \reg_file|data[9][22]~feeder (
// Equation(s):
// \reg_file|data[9][22]~feeder_combout  = \rf_wrt_data_mux|out[22]~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf_wrt_data_mux|out[22]~69_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[9][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[9][22]~feeder .extended_lut = "off";
defparam \reg_file|data[9][22]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|data[9][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y17_N14
dffeas \reg_file|data[9][22] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[9][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[9][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[9][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[9][22] .is_wysiwyg = "true";
defparam \reg_file|data[9][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y20_N20
dffeas \reg_file|data[10][22] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[22]~69_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[10][31]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[10][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[10][22] .is_wysiwyg = "true";
defparam \reg_file|data[10][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N48
cyclonev_lcell_comb \reg_file|Mux41~2 (
// Equation(s):
// \reg_file|Mux41~2_combout  = ( \controller|rs2[1]~3_combout  & ( \reg_file|data[10][22]~q  & ( (\controller|rs2[0]~2_combout ) # (\reg_file|data[11][22]~q ) ) ) ) # ( !\controller|rs2[1]~3_combout  & ( \reg_file|data[10][22]~q  & ( 
// (!\controller|rs2[0]~2_combout  & ((\reg_file|data[9][22]~q ))) # (\controller|rs2[0]~2_combout  & (\reg_file|data[8][22]~q )) ) ) ) # ( \controller|rs2[1]~3_combout  & ( !\reg_file|data[10][22]~q  & ( (\reg_file|data[11][22]~q  & 
// !\controller|rs2[0]~2_combout ) ) ) ) # ( !\controller|rs2[1]~3_combout  & ( !\reg_file|data[10][22]~q  & ( (!\controller|rs2[0]~2_combout  & ((\reg_file|data[9][22]~q ))) # (\controller|rs2[0]~2_combout  & (\reg_file|data[8][22]~q )) ) ) )

	.dataa(!\reg_file|data[11][22]~q ),
	.datab(!\reg_file|data[8][22]~q ),
	.datac(!\reg_file|data[9][22]~q ),
	.datad(!\controller|rs2[0]~2_combout ),
	.datae(!\controller|rs2[1]~3_combout ),
	.dataf(!\reg_file|data[10][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux41~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux41~2 .extended_lut = "off";
defparam \reg_file|Mux41~2 .lut_mask = 64'h0F3355000F3355FF;
defparam \reg_file|Mux41~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N27
cyclonev_lcell_comb \reg_file|data[7][22]~feeder (
// Equation(s):
// \reg_file|data[7][22]~feeder_combout  = ( \rf_wrt_data_mux|out[22]~69_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[22]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[7][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[7][22]~feeder .extended_lut = "off";
defparam \reg_file|data[7][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[7][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y21_N29
dffeas \reg_file|data[7][22] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[7][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[7][31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[7][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[7][22] .is_wysiwyg = "true";
defparam \reg_file|data[7][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y16_N39
cyclonev_lcell_comb \reg_file|data[4][22]~feeder (
// Equation(s):
// \reg_file|data[4][22]~feeder_combout  = \rf_wrt_data_mux|out[22]~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf_wrt_data_mux|out[22]~69_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[4][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[4][22]~feeder .extended_lut = "off";
defparam \reg_file|data[4][22]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|data[4][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y16_N41
dffeas \reg_file|data[4][22] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[4][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[4][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[4][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[4][22] .is_wysiwyg = "true";
defparam \reg_file|data[4][22] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y17_N38
dffeas \reg_file|data[6][22] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[22]~69_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[6][31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[6][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[6][22] .is_wysiwyg = "true";
defparam \reg_file|data[6][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N57
cyclonev_lcell_comb \reg_file|Mux41~1 (
// Equation(s):
// \reg_file|Mux41~1_combout  = ( \reg_file|data[4][22]~q  & ( \reg_file|data[6][22]~q  & ( ((!\controller|rs2[1]~3_combout  & (\reg_file|data[5][22]~q )) # (\controller|rs2[1]~3_combout  & ((\reg_file|data[7][22]~q )))) # (\controller|rs2[0]~2_combout ) ) ) 
// ) # ( !\reg_file|data[4][22]~q  & ( \reg_file|data[6][22]~q  & ( (!\controller|rs2[1]~3_combout  & (\reg_file|data[5][22]~q  & ((!\controller|rs2[0]~2_combout )))) # (\controller|rs2[1]~3_combout  & (((\controller|rs2[0]~2_combout ) # 
// (\reg_file|data[7][22]~q )))) ) ) ) # ( \reg_file|data[4][22]~q  & ( !\reg_file|data[6][22]~q  & ( (!\controller|rs2[1]~3_combout  & (((\controller|rs2[0]~2_combout )) # (\reg_file|data[5][22]~q ))) # (\controller|rs2[1]~3_combout  & 
// (((\reg_file|data[7][22]~q  & !\controller|rs2[0]~2_combout )))) ) ) ) # ( !\reg_file|data[4][22]~q  & ( !\reg_file|data[6][22]~q  & ( (!\controller|rs2[0]~2_combout  & ((!\controller|rs2[1]~3_combout  & (\reg_file|data[5][22]~q )) # 
// (\controller|rs2[1]~3_combout  & ((\reg_file|data[7][22]~q ))))) ) ) )

	.dataa(!\reg_file|data[5][22]~q ),
	.datab(!\reg_file|data[7][22]~q ),
	.datac(!\controller|rs2[1]~3_combout ),
	.datad(!\controller|rs2[0]~2_combout ),
	.datae(!\reg_file|data[4][22]~q ),
	.dataf(!\reg_file|data[6][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux41~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux41~1 .extended_lut = "off";
defparam \reg_file|Mux41~1 .lut_mask = 64'h530053F0530F53FF;
defparam \reg_file|Mux41~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N30
cyclonev_lcell_comb \reg_file|Mux41~4 (
// Equation(s):
// \reg_file|Mux41~4_combout  = ( \reg_file|Mux41~2_combout  & ( \reg_file|Mux41~1_combout  & ( (!\controller|rs2[2]~0_combout  & (((\controller|rs2[3]~1_combout )) # (\reg_file|Mux41~0_combout ))) # (\controller|rs2[2]~0_combout  & 
// (((!\controller|rs2[3]~1_combout ) # (\reg_file|Mux41~3_combout )))) ) ) ) # ( !\reg_file|Mux41~2_combout  & ( \reg_file|Mux41~1_combout  & ( (!\controller|rs2[2]~0_combout  & (\reg_file|Mux41~0_combout  & ((!\controller|rs2[3]~1_combout )))) # 
// (\controller|rs2[2]~0_combout  & (((!\controller|rs2[3]~1_combout ) # (\reg_file|Mux41~3_combout )))) ) ) ) # ( \reg_file|Mux41~2_combout  & ( !\reg_file|Mux41~1_combout  & ( (!\controller|rs2[2]~0_combout  & (((\controller|rs2[3]~1_combout )) # 
// (\reg_file|Mux41~0_combout ))) # (\controller|rs2[2]~0_combout  & (((\reg_file|Mux41~3_combout  & \controller|rs2[3]~1_combout )))) ) ) ) # ( !\reg_file|Mux41~2_combout  & ( !\reg_file|Mux41~1_combout  & ( (!\controller|rs2[2]~0_combout  & 
// (\reg_file|Mux41~0_combout  & ((!\controller|rs2[3]~1_combout )))) # (\controller|rs2[2]~0_combout  & (((\reg_file|Mux41~3_combout  & \controller|rs2[3]~1_combout )))) ) ) )

	.dataa(!\reg_file|Mux41~0_combout ),
	.datab(!\controller|rs2[2]~0_combout ),
	.datac(!\reg_file|Mux41~3_combout ),
	.datad(!\controller|rs2[3]~1_combout ),
	.datae(!\reg_file|Mux41~2_combout ),
	.dataf(!\reg_file|Mux41~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux41~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux41~4 .extended_lut = "off";
defparam \reg_file|Mux41~4 .lut_mask = 64'h440344CF770377CF;
defparam \reg_file|Mux41~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N6
cyclonev_lcell_comb \alu|Add1~81 (
// Equation(s):
// \alu|Add1~81_sumout  = SUM(( \reg_file|Mux14~4_combout  ) + ( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & ((!\reg_file|Mux46~4_combout ))) # (\controller|WideOr5~4_combout  & (!\instMem|data~33_combout )))) # 
// (\controller|pc_sel[1]~0_combout  & ((!\instMem|data~33_combout ) # ((\controller|WideOr5~4_combout )))) ) + ( \alu|Add1~86  ))
// \alu|Add1~82  = CARRY(( \reg_file|Mux14~4_combout  ) + ( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & ((!\reg_file|Mux46~4_combout ))) # (\controller|WideOr5~4_combout  & (!\instMem|data~33_combout )))) # 
// (\controller|pc_sel[1]~0_combout  & ((!\instMem|data~33_combout ) # ((\controller|WideOr5~4_combout )))) ) + ( \alu|Add1~86  ))

	.dataa(!\instMem|data~33_combout ),
	.datab(!\controller|pc_sel[1]~0_combout ),
	.datac(!\controller|WideOr5~4_combout ),
	.datad(!\reg_file|Mux14~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux46~4_combout ),
	.datag(gnd),
	.cin(\alu|Add1~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~81_sumout ),
	.cout(\alu|Add1~82 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~81 .extended_lut = "off";
defparam \alu|Add1~81 .lut_mask = 64'h000014D4000000FF;
defparam \alu|Add1~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N15
cyclonev_lcell_comb \alu|Add1~97 (
// Equation(s):
// \alu|Add1~97_sumout  = SUM(( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & ((!\reg_file|Mux43~4_combout ))) # (\controller|WideOr5~4_combout  & (!\instMem|data~33_combout )))) # (\controller|pc_sel[1]~0_combout  & 
// ((!\instMem|data~33_combout ) # ((\controller|WideOr5~4_combout )))) ) + ( \reg_file|Mux11~4_combout  ) + ( \alu|Add1~94  ))
// \alu|Add1~98  = CARRY(( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & ((!\reg_file|Mux43~4_combout ))) # (\controller|WideOr5~4_combout  & (!\instMem|data~33_combout )))) # (\controller|pc_sel[1]~0_combout  & 
// ((!\instMem|data~33_combout ) # ((\controller|WideOr5~4_combout )))) ) + ( \reg_file|Mux11~4_combout  ) + ( \alu|Add1~94  ))

	.dataa(!\controller|pc_sel[1]~0_combout ),
	.datab(!\instMem|data~33_combout ),
	.datac(!\controller|WideOr5~4_combout ),
	.datad(!\reg_file|Mux43~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux11~4_combout ),
	.datag(gnd),
	.cin(\alu|Add1~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~97_sumout ),
	.cout(\alu|Add1~98 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~97 .extended_lut = "off";
defparam \alu|Add1~97 .lut_mask = 64'h0000FF000000ED4D;
defparam \alu|Add1~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N21
cyclonev_lcell_comb \alu|Add1~109 (
// Equation(s):
// \alu|Add1~109_sumout  = SUM(( \reg_file|Mux9~4_combout  ) + ( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & ((!\reg_file|Mux41~4_combout ))) # (\controller|WideOr5~4_combout  & (!\instMem|data~33_combout )))) # 
// (\controller|pc_sel[1]~0_combout  & (((!\instMem|data~33_combout )) # (\controller|WideOr5~4_combout ))) ) + ( \alu|Add1~102  ))
// \alu|Add1~110  = CARRY(( \reg_file|Mux9~4_combout  ) + ( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & ((!\reg_file|Mux41~4_combout ))) # (\controller|WideOr5~4_combout  & (!\instMem|data~33_combout )))) # 
// (\controller|pc_sel[1]~0_combout  & (((!\instMem|data~33_combout )) # (\controller|WideOr5~4_combout ))) ) + ( \alu|Add1~102  ))

	.dataa(!\controller|pc_sel[1]~0_combout ),
	.datab(!\controller|WideOr5~4_combout ),
	.datac(!\instMem|data~33_combout ),
	.datad(!\reg_file|Mux9~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux41~4_combout ),
	.datag(gnd),
	.cin(\alu|Add1~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~109_sumout ),
	.cout(\alu|Add1~110 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~109 .extended_lut = "off";
defparam \alu|Add1~109 .lut_mask = 64'h0000068E000000FF;
defparam \alu|Add1~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N33
cyclonev_lcell_comb \alu_in2_mux|out[22]~26 (
// Equation(s):
// \alu_in2_mux|out[22]~26_combout  = ( \reg_file|Mux41~4_combout  & ( (!\alu_in2_mux|out[0]~0_combout  & !\alu_in2_mux|out[29]~1_combout ) ) ) # ( !\reg_file|Mux41~4_combout  & ( !\alu_in2_mux|out[29]~1_combout  ) )

	.dataa(gnd),
	.datab(!\alu_in2_mux|out[0]~0_combout ),
	.datac(!\alu_in2_mux|out[29]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file|Mux41~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_in2_mux|out[22]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_in2_mux|out[22]~26 .extended_lut = "off";
defparam \alu_in2_mux|out[22]~26 .lut_mask = 64'hF0F0F0F0C0C0C0C0;
defparam \alu_in2_mux|out[22]~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N6
cyclonev_lcell_comb \alu|Mux9~0 (
// Equation(s):
// \alu|Mux9~0_combout  = ( \controller|WideOr3~2_combout  & ( \alu_in2_mux|out[22]~26_combout  & ( (!\controller|WideOr2~2_combout  & (\alu|Add1~109_sumout )) # (\controller|WideOr2~2_combout  & ((\reg_file|Mux9~4_combout ))) ) ) ) # ( 
// !\controller|WideOr3~2_combout  & ( \alu_in2_mux|out[22]~26_combout  & ( (\alu|Add0~105_sumout  & !\controller|WideOr2~2_combout ) ) ) ) # ( \controller|WideOr3~2_combout  & ( !\alu_in2_mux|out[22]~26_combout  & ( (\alu|Add1~109_sumout ) # 
// (\controller|WideOr2~2_combout ) ) ) ) # ( !\controller|WideOr3~2_combout  & ( !\alu_in2_mux|out[22]~26_combout  & ( (!\controller|WideOr2~2_combout  & (\alu|Add0~105_sumout )) # (\controller|WideOr2~2_combout  & ((\reg_file|Mux9~4_combout ))) ) ) )

	.dataa(!\alu|Add0~105_sumout ),
	.datab(!\controller|WideOr2~2_combout ),
	.datac(!\alu|Add1~109_sumout ),
	.datad(!\reg_file|Mux9~4_combout ),
	.datae(!\controller|WideOr3~2_combout ),
	.dataf(!\alu_in2_mux|out[22]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux9~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux9~0 .extended_lut = "off";
defparam \alu|Mux9~0 .lut_mask = 64'h44773F3F44440C3F;
defparam \alu|Mux9~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N0
cyclonev_lcell_comb \reg_file|data[1][24]~feeder (
// Equation(s):
// \reg_file|data[1][24]~feeder_combout  = ( \rf_wrt_data_mux|out[24]~61_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[24]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[1][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[1][24]~feeder .extended_lut = "off";
defparam \reg_file|data[1][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[1][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y17_N2
dffeas \reg_file|data[1][24] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[1][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[1][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[1][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[1][24] .is_wysiwyg = "true";
defparam \reg_file|data[1][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N45
cyclonev_lcell_comb \reg_file|data[3][24]~feeder (
// Equation(s):
// \reg_file|data[3][24]~feeder_combout  = ( \rf_wrt_data_mux|out[24]~61_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[24]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[3][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[3][24]~feeder .extended_lut = "off";
defparam \reg_file|data[3][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[3][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y17_N47
dffeas \reg_file|data[3][24] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[3][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[3][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[3][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[3][24] .is_wysiwyg = "true";
defparam \reg_file|data[3][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N45
cyclonev_lcell_comb \reg_file|data[0][24]~feeder (
// Equation(s):
// \reg_file|data[0][24]~feeder_combout  = ( \rf_wrt_data_mux|out[24]~61_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[24]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[0][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[0][24]~feeder .extended_lut = "off";
defparam \reg_file|data[0][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[0][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y24_N47
dffeas \reg_file|data[0][24] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[0][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[0][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[0][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[0][24] .is_wysiwyg = "true";
defparam \reg_file|data[0][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y19_N38
dffeas \reg_file|data[2][24] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[24]~61_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[2][31]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[2][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[2][24] .is_wysiwyg = "true";
defparam \reg_file|data[2][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N15
cyclonev_lcell_comb \reg_file|Mux39~0 (
// Equation(s):
// \reg_file|Mux39~0_combout  = ( \reg_file|data[0][24]~q  & ( \reg_file|data[2][24]~q  & ( ((!\controller|rs2[1]~3_combout  & (\reg_file|data[1][24]~q )) # (\controller|rs2[1]~3_combout  & ((\reg_file|data[3][24]~q )))) # (\controller|rs2[0]~2_combout ) ) ) 
// ) # ( !\reg_file|data[0][24]~q  & ( \reg_file|data[2][24]~q  & ( (!\controller|rs2[0]~2_combout  & ((!\controller|rs2[1]~3_combout  & (\reg_file|data[1][24]~q )) # (\controller|rs2[1]~3_combout  & ((\reg_file|data[3][24]~q ))))) # 
// (\controller|rs2[0]~2_combout  & (\controller|rs2[1]~3_combout )) ) ) ) # ( \reg_file|data[0][24]~q  & ( !\reg_file|data[2][24]~q  & ( (!\controller|rs2[0]~2_combout  & ((!\controller|rs2[1]~3_combout  & (\reg_file|data[1][24]~q )) # 
// (\controller|rs2[1]~3_combout  & ((\reg_file|data[3][24]~q ))))) # (\controller|rs2[0]~2_combout  & (!\controller|rs2[1]~3_combout )) ) ) ) # ( !\reg_file|data[0][24]~q  & ( !\reg_file|data[2][24]~q  & ( (!\controller|rs2[0]~2_combout  & 
// ((!\controller|rs2[1]~3_combout  & (\reg_file|data[1][24]~q )) # (\controller|rs2[1]~3_combout  & ((\reg_file|data[3][24]~q ))))) ) ) )

	.dataa(!\controller|rs2[0]~2_combout ),
	.datab(!\controller|rs2[1]~3_combout ),
	.datac(!\reg_file|data[1][24]~q ),
	.datad(!\reg_file|data[3][24]~q ),
	.datae(!\reg_file|data[0][24]~q ),
	.dataf(!\reg_file|data[2][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux39~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux39~0 .extended_lut = "off";
defparam \reg_file|Mux39~0 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \reg_file|Mux39~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N6
cyclonev_lcell_comb \reg_file|data[12][24]~feeder (
// Equation(s):
// \reg_file|data[12][24]~feeder_combout  = ( \rf_wrt_data_mux|out[24]~61_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[24]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[12][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[12][24]~feeder .extended_lut = "off";
defparam \reg_file|data[12][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[12][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y19_N8
dffeas \reg_file|data[12][24] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[12][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[12][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[12][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[12][24] .is_wysiwyg = "true";
defparam \reg_file|data[12][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N26
dffeas \reg_file|data[14][24] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[24]~61_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[14][31]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[14][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[14][24] .is_wysiwyg = "true";
defparam \reg_file|data[14][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y19_N50
dffeas \reg_file|data[15][24] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\rf_wrt_data_mux|out[24]~61_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[15][31]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[15][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[15][24] .is_wysiwyg = "true";
defparam \reg_file|data[15][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N24
cyclonev_lcell_comb \reg_file|Mux39~3 (
// Equation(s):
// \reg_file|Mux39~3_combout  = ( \reg_file|data[14][24]~q  & ( \reg_file|data[15][24]~q  & ( ((!\controller|rs2[0]~2_combout  & ((\reg_file|data[13][24]~q ))) # (\controller|rs2[0]~2_combout  & (\reg_file|data[12][24]~q ))) # (\controller|rs2[1]~3_combout ) 
// ) ) ) # ( !\reg_file|data[14][24]~q  & ( \reg_file|data[15][24]~q  & ( (!\controller|rs2[1]~3_combout  & ((!\controller|rs2[0]~2_combout  & ((\reg_file|data[13][24]~q ))) # (\controller|rs2[0]~2_combout  & (\reg_file|data[12][24]~q )))) # 
// (\controller|rs2[1]~3_combout  & (((!\controller|rs2[0]~2_combout )))) ) ) ) # ( \reg_file|data[14][24]~q  & ( !\reg_file|data[15][24]~q  & ( (!\controller|rs2[1]~3_combout  & ((!\controller|rs2[0]~2_combout  & ((\reg_file|data[13][24]~q ))) # 
// (\controller|rs2[0]~2_combout  & (\reg_file|data[12][24]~q )))) # (\controller|rs2[1]~3_combout  & (((\controller|rs2[0]~2_combout )))) ) ) ) # ( !\reg_file|data[14][24]~q  & ( !\reg_file|data[15][24]~q  & ( (!\controller|rs2[1]~3_combout  & 
// ((!\controller|rs2[0]~2_combout  & ((\reg_file|data[13][24]~q ))) # (\controller|rs2[0]~2_combout  & (\reg_file|data[12][24]~q )))) ) ) )

	.dataa(!\controller|rs2[1]~3_combout ),
	.datab(!\reg_file|data[12][24]~q ),
	.datac(!\controller|rs2[0]~2_combout ),
	.datad(!\reg_file|data[13][24]~q ),
	.datae(!\reg_file|data[14][24]~q ),
	.dataf(!\reg_file|data[15][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux39~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux39~3 .extended_lut = "off";
defparam \reg_file|Mux39~3 .lut_mask = 64'h02A207A752F257F7;
defparam \reg_file|Mux39~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y18_N48
cyclonev_lcell_comb \reg_file|data[8][24]~feeder (
// Equation(s):
// \reg_file|data[8][24]~feeder_combout  = ( \rf_wrt_data_mux|out[24]~61_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[24]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[8][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[8][24]~feeder .extended_lut = "off";
defparam \reg_file|data[8][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[8][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y18_N50
dffeas \reg_file|data[8][24] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[8][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[8][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[8][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[8][24] .is_wysiwyg = "true";
defparam \reg_file|data[8][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N39
cyclonev_lcell_comb \reg_file|data[10][24]~feeder (
// Equation(s):
// \reg_file|data[10][24]~feeder_combout  = ( \rf_wrt_data_mux|out[24]~61_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[24]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[10][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[10][24]~feeder .extended_lut = "off";
defparam \reg_file|data[10][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[10][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N41
dffeas \reg_file|data[10][24] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[10][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[10][31]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[10][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[10][24] .is_wysiwyg = "true";
defparam \reg_file|data[10][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N51
cyclonev_lcell_comb \reg_file|data[11][24]~feeder (
// Equation(s):
// \reg_file|data[11][24]~feeder_combout  = ( \rf_wrt_data_mux|out[24]~61_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[24]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[11][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[11][24]~feeder .extended_lut = "off";
defparam \reg_file|data[11][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[11][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y17_N53
dffeas \reg_file|data[11][24] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[11][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[11][31]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[11][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[11][24] .is_wysiwyg = "true";
defparam \reg_file|data[11][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N6
cyclonev_lcell_comb \reg_file|Mux39~2 (
// Equation(s):
// \reg_file|Mux39~2_combout  = ( \reg_file|data[10][24]~q  & ( \reg_file|data[11][24]~q  & ( ((!\controller|rs2[0]~2_combout  & (\reg_file|data[9][24]~q )) # (\controller|rs2[0]~2_combout  & ((\reg_file|data[8][24]~q )))) # (\controller|rs2[1]~3_combout ) ) 
// ) ) # ( !\reg_file|data[10][24]~q  & ( \reg_file|data[11][24]~q  & ( (!\controller|rs2[0]~2_combout  & (((\controller|rs2[1]~3_combout )) # (\reg_file|data[9][24]~q ))) # (\controller|rs2[0]~2_combout  & (((\reg_file|data[8][24]~q  & 
// !\controller|rs2[1]~3_combout )))) ) ) ) # ( \reg_file|data[10][24]~q  & ( !\reg_file|data[11][24]~q  & ( (!\controller|rs2[0]~2_combout  & (\reg_file|data[9][24]~q  & ((!\controller|rs2[1]~3_combout )))) # (\controller|rs2[0]~2_combout  & 
// (((\controller|rs2[1]~3_combout ) # (\reg_file|data[8][24]~q )))) ) ) ) # ( !\reg_file|data[10][24]~q  & ( !\reg_file|data[11][24]~q  & ( (!\controller|rs2[1]~3_combout  & ((!\controller|rs2[0]~2_combout  & (\reg_file|data[9][24]~q )) # 
// (\controller|rs2[0]~2_combout  & ((\reg_file|data[8][24]~q ))))) ) ) )

	.dataa(!\reg_file|data[9][24]~q ),
	.datab(!\controller|rs2[0]~2_combout ),
	.datac(!\reg_file|data[8][24]~q ),
	.datad(!\controller|rs2[1]~3_combout ),
	.datae(!\reg_file|data[10][24]~q ),
	.dataf(!\reg_file|data[11][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux39~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux39~2 .extended_lut = "off";
defparam \reg_file|Mux39~2 .lut_mask = 64'h4700473347CC47FF;
defparam \reg_file|Mux39~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y21_N11
dffeas \reg_file|data[7][24] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[24]~61_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[7][31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[7][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[7][24] .is_wysiwyg = "true";
defparam \reg_file|data[7][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N59
dffeas \reg_file|data[6][24] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[24]~61_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[6][31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[6][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[6][24] .is_wysiwyg = "true";
defparam \reg_file|data[6][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N32
dffeas \reg_file|data[4][24] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[24]~61_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[4][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[4][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[4][24] .is_wysiwyg = "true";
defparam \reg_file|data[4][24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N57
cyclonev_lcell_comb \reg_file|Mux39~1 (
// Equation(s):
// \reg_file|Mux39~1_combout  = ( \reg_file|data[6][24]~q  & ( \reg_file|data[4][24]~q  & ( ((!\controller|rs2[1]~3_combout  & (\reg_file|data[5][24]~q )) # (\controller|rs2[1]~3_combout  & ((\reg_file|data[7][24]~q )))) # (\controller|rs2[0]~2_combout ) ) ) 
// ) # ( !\reg_file|data[6][24]~q  & ( \reg_file|data[4][24]~q  & ( (!\controller|rs2[0]~2_combout  & ((!\controller|rs2[1]~3_combout  & (\reg_file|data[5][24]~q )) # (\controller|rs2[1]~3_combout  & ((\reg_file|data[7][24]~q ))))) # 
// (\controller|rs2[0]~2_combout  & (((!\controller|rs2[1]~3_combout )))) ) ) ) # ( \reg_file|data[6][24]~q  & ( !\reg_file|data[4][24]~q  & ( (!\controller|rs2[0]~2_combout  & ((!\controller|rs2[1]~3_combout  & (\reg_file|data[5][24]~q )) # 
// (\controller|rs2[1]~3_combout  & ((\reg_file|data[7][24]~q ))))) # (\controller|rs2[0]~2_combout  & (((\controller|rs2[1]~3_combout )))) ) ) ) # ( !\reg_file|data[6][24]~q  & ( !\reg_file|data[4][24]~q  & ( (!\controller|rs2[0]~2_combout  & 
// ((!\controller|rs2[1]~3_combout  & (\reg_file|data[5][24]~q )) # (\controller|rs2[1]~3_combout  & ((\reg_file|data[7][24]~q ))))) ) ) )

	.dataa(!\reg_file|data[5][24]~q ),
	.datab(!\controller|rs2[0]~2_combout ),
	.datac(!\controller|rs2[1]~3_combout ),
	.datad(!\reg_file|data[7][24]~q ),
	.datae(!\reg_file|data[6][24]~q ),
	.dataf(!\reg_file|data[4][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux39~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux39~1 .extended_lut = "off";
defparam \reg_file|Mux39~1 .lut_mask = 64'h404C434F707C737F;
defparam \reg_file|Mux39~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N24
cyclonev_lcell_comb \reg_file|Mux39~4 (
// Equation(s):
// \reg_file|Mux39~4_combout  = ( \reg_file|Mux39~2_combout  & ( \reg_file|Mux39~1_combout  & ( (!\controller|rs2[3]~1_combout  & (((\reg_file|Mux39~0_combout )) # (\controller|rs2[2]~0_combout ))) # (\controller|rs2[3]~1_combout  & 
// ((!\controller|rs2[2]~0_combout ) # ((\reg_file|Mux39~3_combout )))) ) ) ) # ( !\reg_file|Mux39~2_combout  & ( \reg_file|Mux39~1_combout  & ( (!\controller|rs2[3]~1_combout  & (((\reg_file|Mux39~0_combout )) # (\controller|rs2[2]~0_combout ))) # 
// (\controller|rs2[3]~1_combout  & (\controller|rs2[2]~0_combout  & ((\reg_file|Mux39~3_combout )))) ) ) ) # ( \reg_file|Mux39~2_combout  & ( !\reg_file|Mux39~1_combout  & ( (!\controller|rs2[3]~1_combout  & (!\controller|rs2[2]~0_combout  & 
// (\reg_file|Mux39~0_combout ))) # (\controller|rs2[3]~1_combout  & ((!\controller|rs2[2]~0_combout ) # ((\reg_file|Mux39~3_combout )))) ) ) ) # ( !\reg_file|Mux39~2_combout  & ( !\reg_file|Mux39~1_combout  & ( (!\controller|rs2[3]~1_combout  & 
// (!\controller|rs2[2]~0_combout  & (\reg_file|Mux39~0_combout ))) # (\controller|rs2[3]~1_combout  & (\controller|rs2[2]~0_combout  & ((\reg_file|Mux39~3_combout )))) ) ) )

	.dataa(!\controller|rs2[3]~1_combout ),
	.datab(!\controller|rs2[2]~0_combout ),
	.datac(!\reg_file|Mux39~0_combout ),
	.datad(!\reg_file|Mux39~3_combout ),
	.datae(!\reg_file|Mux39~2_combout ),
	.dataf(!\reg_file|Mux39~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux39~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux39~4 .extended_lut = "off";
defparam \reg_file|Mux39~4 .lut_mask = 64'h08194C5D2A3B6E7F;
defparam \reg_file|Mux39~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N15
cyclonev_lcell_comb \reg_file|data[4][25]~feeder (
// Equation(s):
// \reg_file|data[4][25]~feeder_combout  = \rf_wrt_data_mux|out[25]~57_combout 

	.dataa(!\rf_wrt_data_mux|out[25]~57_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[4][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[4][25]~feeder .extended_lut = "off";
defparam \reg_file|data[4][25]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_file|data[4][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N17
dffeas \reg_file|data[4][25] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[4][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[4][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[4][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[4][25] .is_wysiwyg = "true";
defparam \reg_file|data[4][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N5
dffeas \reg_file|data[3][25] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[25]~57_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[3][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[3][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[3][25] .is_wysiwyg = "true";
defparam \reg_file|data[3][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N56
dffeas \reg_file|data[1][25] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[25]~57_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[1][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[1][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[1][25] .is_wysiwyg = "true";
defparam \reg_file|data[1][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N11
dffeas \reg_file|data[2][25] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[25]~57_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[2][31]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[2][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[2][25] .is_wysiwyg = "true";
defparam \reg_file|data[2][25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N54
cyclonev_lcell_comb \reg_file|Mux6~0 (
// Equation(s):
// \reg_file|Mux6~0_combout  = ( \reg_file|data[1][25]~q  & ( \reg_file|data[2][25]~q  & ( (!\controller|rs1[1]~2_combout  & (((\controller|rs1[0]~1_combout )) # (\reg_file|data[0][25]~q ))) # (\controller|rs1[1]~2_combout  & (((!\controller|rs1[0]~1_combout 
// ) # (\reg_file|data[3][25]~q )))) ) ) ) # ( !\reg_file|data[1][25]~q  & ( \reg_file|data[2][25]~q  & ( (!\controller|rs1[1]~2_combout  & (\reg_file|data[0][25]~q  & (!\controller|rs1[0]~1_combout ))) # (\controller|rs1[1]~2_combout  & 
// (((!\controller|rs1[0]~1_combout ) # (\reg_file|data[3][25]~q )))) ) ) ) # ( \reg_file|data[1][25]~q  & ( !\reg_file|data[2][25]~q  & ( (!\controller|rs1[1]~2_combout  & (((\controller|rs1[0]~1_combout )) # (\reg_file|data[0][25]~q ))) # 
// (\controller|rs1[1]~2_combout  & (((\controller|rs1[0]~1_combout  & \reg_file|data[3][25]~q )))) ) ) ) # ( !\reg_file|data[1][25]~q  & ( !\reg_file|data[2][25]~q  & ( (!\controller|rs1[1]~2_combout  & (\reg_file|data[0][25]~q  & 
// (!\controller|rs1[0]~1_combout ))) # (\controller|rs1[1]~2_combout  & (((\controller|rs1[0]~1_combout  & \reg_file|data[3][25]~q )))) ) ) )

	.dataa(!\reg_file|data[0][25]~q ),
	.datab(!\controller|rs1[1]~2_combout ),
	.datac(!\controller|rs1[0]~1_combout ),
	.datad(!\reg_file|data[3][25]~q ),
	.datae(!\reg_file|data[1][25]~q ),
	.dataf(!\reg_file|data[2][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux6~0 .extended_lut = "off";
defparam \reg_file|Mux6~0 .lut_mask = 64'h40434C4F70737C7F;
defparam \reg_file|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y19_N41
dffeas \reg_file|data[6][25] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[25]~57_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[6][31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[6][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[6][25] .is_wysiwyg = "true";
defparam \reg_file|data[6][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N11
dffeas \reg_file|data[5][25] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[25]~57_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[5][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[5][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[5][25] .is_wysiwyg = "true";
defparam \reg_file|data[5][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N9
cyclonev_lcell_comb \reg_file|Mux6~1 (
// Equation(s):
// \reg_file|Mux6~1_combout  = ( \controller|rs1[1]~2_combout  & ( \reg_file|data[5][25]~q  & ( (!\controller|rs1[0]~1_combout  & ((\reg_file|data[6][25]~q ))) # (\controller|rs1[0]~1_combout  & (\reg_file|data[7][25]~q )) ) ) ) # ( 
// !\controller|rs1[1]~2_combout  & ( \reg_file|data[5][25]~q  & ( (\reg_file|data[4][25]~q ) # (\controller|rs1[0]~1_combout ) ) ) ) # ( \controller|rs1[1]~2_combout  & ( !\reg_file|data[5][25]~q  & ( (!\controller|rs1[0]~1_combout  & 
// ((\reg_file|data[6][25]~q ))) # (\controller|rs1[0]~1_combout  & (\reg_file|data[7][25]~q )) ) ) ) # ( !\controller|rs1[1]~2_combout  & ( !\reg_file|data[5][25]~q  & ( (!\controller|rs1[0]~1_combout  & \reg_file|data[4][25]~q ) ) ) )

	.dataa(!\reg_file|data[7][25]~q ),
	.datab(!\reg_file|data[6][25]~q ),
	.datac(!\controller|rs1[0]~1_combout ),
	.datad(!\reg_file|data[4][25]~q ),
	.datae(!\controller|rs1[1]~2_combout ),
	.dataf(!\reg_file|data[5][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux6~1 .extended_lut = "off";
defparam \reg_file|Mux6~1 .lut_mask = 64'h00F035350FFF3535;
defparam \reg_file|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N36
cyclonev_lcell_comb \reg_file|data[9][25]~feeder (
// Equation(s):
// \reg_file|data[9][25]~feeder_combout  = \rf_wrt_data_mux|out[25]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf_wrt_data_mux|out[25]~57_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[9][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[9][25]~feeder .extended_lut = "off";
defparam \reg_file|data[9][25]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|data[9][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y21_N38
dffeas \reg_file|data[9][25] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[9][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[9][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[9][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[9][25] .is_wysiwyg = "true";
defparam \reg_file|data[9][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y17_N38
dffeas \reg_file|data[11][25] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[25]~57_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[11][31]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[11][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[11][25] .is_wysiwyg = "true";
defparam \reg_file|data[11][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N12
cyclonev_lcell_comb \reg_file|Mux6~2 (
// Equation(s):
// \reg_file|Mux6~2_combout  = ( \reg_file|data[8][25]~q  & ( \reg_file|data[11][25]~q  & ( (!\controller|rs1[0]~1_combout  & (((!\controller|rs1[1]~2_combout )) # (\reg_file|data[10][25]~q ))) # (\controller|rs1[0]~1_combout  & 
// (((\controller|rs1[1]~2_combout ) # (\reg_file|data[9][25]~q )))) ) ) ) # ( !\reg_file|data[8][25]~q  & ( \reg_file|data[11][25]~q  & ( (!\controller|rs1[0]~1_combout  & (\reg_file|data[10][25]~q  & ((\controller|rs1[1]~2_combout )))) # 
// (\controller|rs1[0]~1_combout  & (((\controller|rs1[1]~2_combout ) # (\reg_file|data[9][25]~q )))) ) ) ) # ( \reg_file|data[8][25]~q  & ( !\reg_file|data[11][25]~q  & ( (!\controller|rs1[0]~1_combout  & (((!\controller|rs1[1]~2_combout )) # 
// (\reg_file|data[10][25]~q ))) # (\controller|rs1[0]~1_combout  & (((\reg_file|data[9][25]~q  & !\controller|rs1[1]~2_combout )))) ) ) ) # ( !\reg_file|data[8][25]~q  & ( !\reg_file|data[11][25]~q  & ( (!\controller|rs1[0]~1_combout  & 
// (\reg_file|data[10][25]~q  & ((\controller|rs1[1]~2_combout )))) # (\controller|rs1[0]~1_combout  & (((\reg_file|data[9][25]~q  & !\controller|rs1[1]~2_combout )))) ) ) )

	.dataa(!\reg_file|data[10][25]~q ),
	.datab(!\controller|rs1[0]~1_combout ),
	.datac(!\reg_file|data[9][25]~q ),
	.datad(!\controller|rs1[1]~2_combout ),
	.datae(!\reg_file|data[8][25]~q ),
	.dataf(!\reg_file|data[11][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux6~2 .extended_lut = "off";
defparam \reg_file|Mux6~2 .lut_mask = 64'h0344CF440377CF77;
defparam \reg_file|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N7
dffeas \reg_file|data[14][25] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[25]~57_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[14][31]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[14][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[14][25] .is_wysiwyg = "true";
defparam \reg_file|data[14][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N14
dffeas \reg_file|data[15][25] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[25]~57_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[15][31]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[15][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[15][25] .is_wysiwyg = "true";
defparam \reg_file|data[15][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y19_N38
dffeas \reg_file|data[12][25] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[25]~57_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[12][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[12][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[12][25] .is_wysiwyg = "true";
defparam \reg_file|data[12][25] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y19_N29
dffeas \reg_file|data[13][25] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[25]~57_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[13][31]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[13][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[13][25] .is_wysiwyg = "true";
defparam \reg_file|data[13][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N18
cyclonev_lcell_comb \reg_file|Mux6~3 (
// Equation(s):
// \reg_file|Mux6~3_combout  = ( \reg_file|data[13][25]~q  & ( \controller|rs1[1]~2_combout  & ( (!\controller|rs1[0]~1_combout  & (\reg_file|data[14][25]~q )) # (\controller|rs1[0]~1_combout  & ((\reg_file|data[15][25]~q ))) ) ) ) # ( 
// !\reg_file|data[13][25]~q  & ( \controller|rs1[1]~2_combout  & ( (!\controller|rs1[0]~1_combout  & (\reg_file|data[14][25]~q )) # (\controller|rs1[0]~1_combout  & ((\reg_file|data[15][25]~q ))) ) ) ) # ( \reg_file|data[13][25]~q  & ( 
// !\controller|rs1[1]~2_combout  & ( (\reg_file|data[12][25]~q ) # (\controller|rs1[0]~1_combout ) ) ) ) # ( !\reg_file|data[13][25]~q  & ( !\controller|rs1[1]~2_combout  & ( (!\controller|rs1[0]~1_combout  & \reg_file|data[12][25]~q ) ) ) )

	.dataa(!\controller|rs1[0]~1_combout ),
	.datab(!\reg_file|data[14][25]~q ),
	.datac(!\reg_file|data[15][25]~q ),
	.datad(!\reg_file|data[12][25]~q ),
	.datae(!\reg_file|data[13][25]~q ),
	.dataf(!\controller|rs1[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux6~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux6~3 .extended_lut = "off";
defparam \reg_file|Mux6~3 .lut_mask = 64'h00AA55FF27272727;
defparam \reg_file|Mux6~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N0
cyclonev_lcell_comb \reg_file|Mux6~4 (
// Equation(s):
// \reg_file|Mux6~4_combout  = ( \reg_file|Mux6~2_combout  & ( \reg_file|Mux6~3_combout  & ( ((!\controller|rs1[2]~3_combout  & (\reg_file|Mux6~0_combout )) # (\controller|rs1[2]~3_combout  & ((\reg_file|Mux6~1_combout )))) # (\controller|rs1[3]~4_combout ) 
// ) ) ) # ( !\reg_file|Mux6~2_combout  & ( \reg_file|Mux6~3_combout  & ( (!\controller|rs1[2]~3_combout  & (\reg_file|Mux6~0_combout  & ((!\controller|rs1[3]~4_combout )))) # (\controller|rs1[2]~3_combout  & (((\controller|rs1[3]~4_combout ) # 
// (\reg_file|Mux6~1_combout )))) ) ) ) # ( \reg_file|Mux6~2_combout  & ( !\reg_file|Mux6~3_combout  & ( (!\controller|rs1[2]~3_combout  & (((\controller|rs1[3]~4_combout )) # (\reg_file|Mux6~0_combout ))) # (\controller|rs1[2]~3_combout  & 
// (((\reg_file|Mux6~1_combout  & !\controller|rs1[3]~4_combout )))) ) ) ) # ( !\reg_file|Mux6~2_combout  & ( !\reg_file|Mux6~3_combout  & ( (!\controller|rs1[3]~4_combout  & ((!\controller|rs1[2]~3_combout  & (\reg_file|Mux6~0_combout )) # 
// (\controller|rs1[2]~3_combout  & ((\reg_file|Mux6~1_combout ))))) ) ) )

	.dataa(!\controller|rs1[2]~3_combout ),
	.datab(!\reg_file|Mux6~0_combout ),
	.datac(!\reg_file|Mux6~1_combout ),
	.datad(!\controller|rs1[3]~4_combout ),
	.datae(!\reg_file|Mux6~2_combout ),
	.dataf(!\reg_file|Mux6~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux6~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux6~4 .extended_lut = "off";
defparam \reg_file|Mux6~4 .lut_mask = 64'h270027AA275527FF;
defparam \reg_file|Mux6~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N51
cyclonev_lcell_comb \alu_in2_mux|out[25]~27 (
// Equation(s):
// \alu_in2_mux|out[25]~27_combout  = ( !\alu_in2_mux|out[29]~1_combout  & ( (!\alu_in2_mux|out[0]~0_combout ) # (!\reg_file|Mux38~4_combout ) ) )

	.dataa(!\alu_in2_mux|out[0]~0_combout ),
	.datab(gnd),
	.datac(!\reg_file|Mux38~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_in2_mux|out[29]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_in2_mux|out[25]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_in2_mux|out[25]~27 .extended_lut = "off";
defparam \alu_in2_mux|out[25]~27 .lut_mask = 64'hFAFAFAFA00000000;
defparam \alu_in2_mux|out[25]~27 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N48
cyclonev_lcell_comb \alu|Mux6~1 (
// Equation(s):
// \alu|Mux6~1_combout  = ( \controller|WideOr2~2_combout  & ( (!\reg_file|Mux6~4_combout  & (\alu_in2_mux|out[25]~27_combout )) # (\reg_file|Mux6~4_combout  & (!\alu_in2_mux|out[25]~27_combout  & \controller|WideOr3~2_combout )) ) ) # ( 
// !\controller|WideOr2~2_combout  & ( (!\reg_file|Mux6~4_combout  & ((!\alu_in2_mux|out[25]~27_combout ) # (\controller|WideOr3~2_combout ))) # (\reg_file|Mux6~4_combout  & (\alu_in2_mux|out[25]~27_combout )) ) )

	.dataa(gnd),
	.datab(!\reg_file|Mux6~4_combout ),
	.datac(!\alu_in2_mux|out[25]~27_combout ),
	.datad(!\controller|WideOr3~2_combout ),
	.datae(gnd),
	.dataf(!\controller|WideOr2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux6~1 .extended_lut = "off";
defparam \alu|Mux6~1 .lut_mask = 64'hC3CFC3CF0C3C0C3C;
defparam \alu|Mux6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N9
cyclonev_lcell_comb \alu|Mux6~2 (
// Equation(s):
// \alu|Mux6~2_combout  = (\alu|Mux12~0_combout  & ((!\alu|Mux12~1_combout  & ((\alu|Mux6~1_combout ))) # (\alu|Mux12~1_combout  & (\alu_in2_mux|out[9]~18_combout ))))

	.dataa(!\alu_in2_mux|out[9]~18_combout ),
	.datab(!\alu|Mux12~1_combout ),
	.datac(!\alu|Mux6~1_combout ),
	.datad(!\alu|Mux12~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux6~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux6~2 .extended_lut = "off";
defparam \alu|Mux6~2 .lut_mask = 64'h001D001D001D001D;
defparam \alu|Mux6~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N9
cyclonev_lcell_comb \alu|Add0~101 (
// Equation(s):
// \alu|Add0~101_sumout  = SUM(( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & ((\reg_file|Mux40~4_combout ))) # (\controller|WideOr5~4_combout  & (\instMem|data~33_combout )))) # (\controller|pc_sel[1]~0_combout  & 
// (\instMem|data~33_combout  & (!\controller|WideOr5~4_combout ))) ) + ( \reg_file|Mux8~4_combout  ) + ( \alu|Add0~106  ))
// \alu|Add0~102  = CARRY(( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & ((\reg_file|Mux40~4_combout ))) # (\controller|WideOr5~4_combout  & (\instMem|data~33_combout )))) # (\controller|pc_sel[1]~0_combout  & 
// (\instMem|data~33_combout  & (!\controller|WideOr5~4_combout ))) ) + ( \reg_file|Mux8~4_combout  ) + ( \alu|Add0~106  ))

	.dataa(!\instMem|data~33_combout ),
	.datab(!\controller|pc_sel[1]~0_combout ),
	.datac(!\controller|WideOr5~4_combout ),
	.datad(!\reg_file|Mux40~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux8~4_combout ),
	.datag(gnd),
	.cin(\alu|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~101_sumout ),
	.cout(\alu|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~101 .extended_lut = "off";
defparam \alu|Add0~101 .lut_mask = 64'h0000FF00000014D4;
defparam \alu|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N15
cyclonev_lcell_comb \alu|Add0~113 (
// Equation(s):
// \alu|Add0~113_sumout  = SUM(( (!\controller|WideOr5~4_combout  & ((!\controller|pc_sel[1]~0_combout  & ((\reg_file|Mux38~4_combout ))) # (\controller|pc_sel[1]~0_combout  & (\instMem|data~33_combout )))) # (\controller|WideOr5~4_combout  & 
// (!\controller|pc_sel[1]~0_combout  & (\instMem|data~33_combout ))) ) + ( \reg_file|Mux6~4_combout  ) + ( \alu|Add0~110  ))
// \alu|Add0~114  = CARRY(( (!\controller|WideOr5~4_combout  & ((!\controller|pc_sel[1]~0_combout  & ((\reg_file|Mux38~4_combout ))) # (\controller|pc_sel[1]~0_combout  & (\instMem|data~33_combout )))) # (\controller|WideOr5~4_combout  & 
// (!\controller|pc_sel[1]~0_combout  & (\instMem|data~33_combout ))) ) + ( \reg_file|Mux6~4_combout  ) + ( \alu|Add0~110  ))

	.dataa(!\controller|WideOr5~4_combout ),
	.datab(!\controller|pc_sel[1]~0_combout ),
	.datac(!\instMem|data~33_combout ),
	.datad(!\reg_file|Mux38~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux6~4_combout ),
	.datag(gnd),
	.cin(\alu|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~113_sumout ),
	.cout(\alu|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~113 .extended_lut = "off";
defparam \alu|Add0~113 .lut_mask = 64'h0000FF000000068E;
defparam \alu|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N27
cyclonev_lcell_comb \alu|Add1~113 (
// Equation(s):
// \alu|Add1~113_sumout  = SUM(( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & ((!\reg_file|Mux39~4_combout ))) # (\controller|WideOr5~4_combout  & (!\instMem|data~33_combout )))) # (\controller|pc_sel[1]~0_combout  & 
// (((!\instMem|data~33_combout )) # (\controller|WideOr5~4_combout ))) ) + ( \reg_file|Mux7~4_combout  ) + ( \alu|Add1~106  ))
// \alu|Add1~114  = CARRY(( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & ((!\reg_file|Mux39~4_combout ))) # (\controller|WideOr5~4_combout  & (!\instMem|data~33_combout )))) # (\controller|pc_sel[1]~0_combout  & 
// (((!\instMem|data~33_combout )) # (\controller|WideOr5~4_combout ))) ) + ( \reg_file|Mux7~4_combout  ) + ( \alu|Add1~106  ))

	.dataa(!\controller|pc_sel[1]~0_combout ),
	.datab(!\controller|WideOr5~4_combout ),
	.datac(!\instMem|data~33_combout ),
	.datad(!\reg_file|Mux39~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux7~4_combout ),
	.datag(gnd),
	.cin(\alu|Add1~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~113_sumout ),
	.cout(\alu|Add1~114 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~113 .extended_lut = "off";
defparam \alu|Add1~113 .lut_mask = 64'h0000FF000000F971;
defparam \alu|Add1~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N30
cyclonev_lcell_comb \alu|Add1~117 (
// Equation(s):
// \alu|Add1~117_sumout  = SUM(( \reg_file|Mux6~4_combout  ) + ( (!\controller|WideOr5~4_combout  & ((!\controller|pc_sel[1]~0_combout  & ((!\reg_file|Mux38~4_combout ))) # (\controller|pc_sel[1]~0_combout  & (!\instMem|data~33_combout )))) # 
// (\controller|WideOr5~4_combout  & ((!\instMem|data~33_combout ) # ((\controller|pc_sel[1]~0_combout )))) ) + ( \alu|Add1~114  ))
// \alu|Add1~118  = CARRY(( \reg_file|Mux6~4_combout  ) + ( (!\controller|WideOr5~4_combout  & ((!\controller|pc_sel[1]~0_combout  & ((!\reg_file|Mux38~4_combout ))) # (\controller|pc_sel[1]~0_combout  & (!\instMem|data~33_combout )))) # 
// (\controller|WideOr5~4_combout  & ((!\instMem|data~33_combout ) # ((\controller|pc_sel[1]~0_combout )))) ) + ( \alu|Add1~114  ))

	.dataa(!\instMem|data~33_combout ),
	.datab(!\controller|WideOr5~4_combout ),
	.datac(!\controller|pc_sel[1]~0_combout ),
	.datad(!\reg_file|Mux6~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux38~4_combout ),
	.datag(gnd),
	.cin(\alu|Add1~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~117_sumout ),
	.cout(\alu|Add1~118 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~117 .extended_lut = "off";
defparam \alu|Add1~117 .lut_mask = 64'h000014D4000000FF;
defparam \alu|Add1~117 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N54
cyclonev_lcell_comb \alu|Mux6~0 (
// Equation(s):
// \alu|Mux6~0_combout  = ( \controller|WideOr2~2_combout  & ( \alu_in2_mux|out[25]~27_combout  & ( (\controller|WideOr3~2_combout  & \reg_file|Mux6~4_combout ) ) ) ) # ( !\controller|WideOr2~2_combout  & ( \alu_in2_mux|out[25]~27_combout  & ( 
// (!\controller|WideOr3~2_combout  & (\alu|Add0~113_sumout )) # (\controller|WideOr3~2_combout  & ((\alu|Add1~117_sumout ))) ) ) ) # ( \controller|WideOr2~2_combout  & ( !\alu_in2_mux|out[25]~27_combout  & ( (\reg_file|Mux6~4_combout ) # 
// (\controller|WideOr3~2_combout ) ) ) ) # ( !\controller|WideOr2~2_combout  & ( !\alu_in2_mux|out[25]~27_combout  & ( (!\controller|WideOr3~2_combout  & (\alu|Add0~113_sumout )) # (\controller|WideOr3~2_combout  & ((\alu|Add1~117_sumout ))) ) ) )

	.dataa(!\controller|WideOr3~2_combout ),
	.datab(!\alu|Add0~113_sumout ),
	.datac(!\alu|Add1~117_sumout ),
	.datad(!\reg_file|Mux6~4_combout ),
	.datae(!\controller|WideOr2~2_combout ),
	.dataf(!\alu_in2_mux|out[25]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux6~0 .extended_lut = "off";
defparam \alu|Mux6~0 .lut_mask = 64'h272755FF27270055;
defparam \alu|Mux6~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y21_N0
cyclonev_ram_block \dataMem|data_rtl_0|auto_generated|ram_block1a22 (
	.portawe(\dataMem|key_reg[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_divider|c0~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\reg_file|Mux35~4_combout ,\reg_file|Mux37~4_combout ,\reg_file|Mux38~4_combout ,\reg_file|Mux39~4_combout ,\reg_file|Mux41~4_combout }),
	.portaaddr({\alu|Mux19~6_combout ,\alu|Mux20~3_combout ,\alu|Mux21~3_combout ,\alu|Mux22~3_combout ,\alu|Mux23~3_combout ,\alu|Mux24~2_combout ,\alu|Mux25~2_combout ,\alu|Mux26~2_combout ,\alu|Mux27~2_combout ,\alu|Mux28~2_combout ,\alu|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem|data_rtl_0|auto_generated|ram_block1a22_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a22 .data_interleave_offset_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a22 .data_interleave_width_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a22 .init_file = "Test2.mif";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a22 .init_file_layout = "port_a";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a22 .logical_ram_name = "DataMemory:dataMem|altsyncram:data_rtl_0|altsyncram_7mc1:auto_generated|ALTSYNCRAM";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a22 .operation_mode = "single_port";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a22 .port_a_address_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a22 .port_a_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a22 .port_a_byte_enable_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a22 .port_a_data_out_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a22 .port_a_data_width = 5;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a22 .port_a_first_address = 0;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a22 .port_a_first_bit_number = 22;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a22 .port_a_last_address = 2047;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_depth = 2048;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a22 .port_a_logical_ram_width = 32;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a22 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a22 .port_b_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a22 .port_b_data_width = 5;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a22 .ram_block_type = "M20K";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a22 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a22 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a22 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a22 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a22 .mem_init0 = "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000031885718B6318BC318842B085EF7C5E18442C82A0E8C5CF7C5E1844215522F57A2F56A2F5722F54A2F5622F5522F57A2F56A2F5722F54A2F5622F5522F57A2F56A2F5722F54A2F561CF7BA2F0C22153DCC2102C00844009CF7C5E18442C739EF8BE2F7BCAE045F1085EF7BDEF7BDE1";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N21
cyclonev_lcell_comb \rf_wrt_data_mux|out[25]~57 (
// Equation(s):
// \rf_wrt_data_mux|out[25]~57_combout  = ( !\rf_wrt_data_mux|out[12]~8_combout  & ( (!\controller|rf_wrt_data_sel[0]~0_combout  & (((\alu|Mux2~1_combout  & ((\alu|Mux6~0_combout )))) # (\alu|Mux6~2_combout ))) # (\controller|rf_wrt_data_sel[0]~0_combout  & 
// ((((\dataMem|data_rtl_0|auto_generated|ram_block1a25 ))))) ) ) # ( \rf_wrt_data_mux|out[12]~8_combout  & ( (((\pc_plus_4_adder|Add0~105_sumout  & (!\controller|rf_wrt_data_sel[0]~0_combout )))) ) )

	.dataa(!\alu|Mux2~1_combout ),
	.datab(!\alu|Mux6~2_combout ),
	.datac(!\pc_plus_4_adder|Add0~105_sumout ),
	.datad(!\controller|rf_wrt_data_sel[0]~0_combout ),
	.datae(!\rf_wrt_data_mux|out[12]~8_combout ),
	.dataf(!\alu|Mux6~0_combout ),
	.datag(!\dataMem|data_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[25]~57_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[25]~57 .extended_lut = "on";
defparam \rf_wrt_data_mux|out[25]~57 .lut_mask = 64'h330F0F00770F0F00;
defparam \rf_wrt_data_mux|out[25]~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y20_N11
dffeas \reg_file|data[8][25] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[25]~57_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[8][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[8][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[8][25] .is_wysiwyg = "true";
defparam \reg_file|data[8][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N54
cyclonev_lcell_comb \reg_file|data[0][25]~feeder (
// Equation(s):
// \reg_file|data[0][25]~feeder_combout  = \rf_wrt_data_mux|out[25]~57_combout 

	.dataa(!\rf_wrt_data_mux|out[25]~57_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[0][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[0][25]~feeder .extended_lut = "off";
defparam \reg_file|data[0][25]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_file|data[0][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y20_N56
dffeas \reg_file|data[0][25] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[0][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[0][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[0][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[0][25] .is_wysiwyg = "true";
defparam \reg_file|data[0][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N36
cyclonev_lcell_comb \reg_file|Mux38~0 (
// Equation(s):
// \reg_file|Mux38~0_combout  = ( \reg_file|data[12][25]~q  & ( \reg_file|data[0][25]~q  & ( (!\controller|rs2[2]~0_combout  & (((!\controller|rs2[3]~1_combout ) # (\reg_file|data[8][25]~q )))) # (\controller|rs2[2]~0_combout  & 
// (((\controller|rs2[3]~1_combout )) # (\reg_file|data[4][25]~q ))) ) ) ) # ( !\reg_file|data[12][25]~q  & ( \reg_file|data[0][25]~q  & ( (!\controller|rs2[2]~0_combout  & (((!\controller|rs2[3]~1_combout ) # (\reg_file|data[8][25]~q )))) # 
// (\controller|rs2[2]~0_combout  & (\reg_file|data[4][25]~q  & (!\controller|rs2[3]~1_combout ))) ) ) ) # ( \reg_file|data[12][25]~q  & ( !\reg_file|data[0][25]~q  & ( (!\controller|rs2[2]~0_combout  & (((\controller|rs2[3]~1_combout  & 
// \reg_file|data[8][25]~q )))) # (\controller|rs2[2]~0_combout  & (((\controller|rs2[3]~1_combout )) # (\reg_file|data[4][25]~q ))) ) ) ) # ( !\reg_file|data[12][25]~q  & ( !\reg_file|data[0][25]~q  & ( (!\controller|rs2[2]~0_combout  & 
// (((\controller|rs2[3]~1_combout  & \reg_file|data[8][25]~q )))) # (\controller|rs2[2]~0_combout  & (\reg_file|data[4][25]~q  & (!\controller|rs2[3]~1_combout ))) ) ) )

	.dataa(!\controller|rs2[2]~0_combout ),
	.datab(!\reg_file|data[4][25]~q ),
	.datac(!\controller|rs2[3]~1_combout ),
	.datad(!\reg_file|data[8][25]~q ),
	.datae(!\reg_file|data[12][25]~q ),
	.dataf(!\reg_file|data[0][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux38~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux38~0 .extended_lut = "off";
defparam \reg_file|Mux38~0 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \reg_file|Mux38~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N24
cyclonev_lcell_comb \reg_file|data[7][25]~feeder (
// Equation(s):
// \reg_file|data[7][25]~feeder_combout  = \rf_wrt_data_mux|out[25]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf_wrt_data_mux|out[25]~57_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[7][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[7][25]~feeder .extended_lut = "off";
defparam \reg_file|data[7][25]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|data[7][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y21_N26
dffeas \reg_file|data[7][25] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[7][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[7][31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[7][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[7][25] .is_wysiwyg = "true";
defparam \reg_file|data[7][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N39
cyclonev_lcell_comb \reg_file|Mux38~3 (
// Equation(s):
// \reg_file|Mux38~3_combout  = ( \reg_file|data[15][25]~q  & ( \reg_file|data[3][25]~q  & ( (!\controller|rs2[2]~0_combout  & (((!\controller|rs2[3]~1_combout )) # (\reg_file|data[11][25]~q ))) # (\controller|rs2[2]~0_combout  & 
// (((\controller|rs2[3]~1_combout ) # (\reg_file|data[7][25]~q )))) ) ) ) # ( !\reg_file|data[15][25]~q  & ( \reg_file|data[3][25]~q  & ( (!\controller|rs2[2]~0_combout  & (((!\controller|rs2[3]~1_combout )) # (\reg_file|data[11][25]~q ))) # 
// (\controller|rs2[2]~0_combout  & (((\reg_file|data[7][25]~q  & !\controller|rs2[3]~1_combout )))) ) ) ) # ( \reg_file|data[15][25]~q  & ( !\reg_file|data[3][25]~q  & ( (!\controller|rs2[2]~0_combout  & (\reg_file|data[11][25]~q  & 
// ((\controller|rs2[3]~1_combout )))) # (\controller|rs2[2]~0_combout  & (((\controller|rs2[3]~1_combout ) # (\reg_file|data[7][25]~q )))) ) ) ) # ( !\reg_file|data[15][25]~q  & ( !\reg_file|data[3][25]~q  & ( (!\controller|rs2[2]~0_combout  & 
// (\reg_file|data[11][25]~q  & ((\controller|rs2[3]~1_combout )))) # (\controller|rs2[2]~0_combout  & (((\reg_file|data[7][25]~q  & !\controller|rs2[3]~1_combout )))) ) ) )

	.dataa(!\reg_file|data[11][25]~q ),
	.datab(!\controller|rs2[2]~0_combout ),
	.datac(!\reg_file|data[7][25]~q ),
	.datad(!\controller|rs2[3]~1_combout ),
	.datae(!\reg_file|data[15][25]~q ),
	.dataf(!\reg_file|data[3][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux38~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux38~3 .extended_lut = "off";
defparam \reg_file|Mux38~3 .lut_mask = 64'h03440377CF44CF77;
defparam \reg_file|Mux38~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N18
cyclonev_lcell_comb \reg_file|data[10][25]~feeder (
// Equation(s):
// \reg_file|data[10][25]~feeder_combout  = \rf_wrt_data_mux|out[25]~57_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf_wrt_data_mux|out[25]~57_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[10][25]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[10][25]~feeder .extended_lut = "off";
defparam \reg_file|data[10][25]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|data[10][25]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y21_N20
dffeas \reg_file|data[10][25] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[10][25]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[10][31]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[10][25]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[10][25] .is_wysiwyg = "true";
defparam \reg_file|data[10][25] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N6
cyclonev_lcell_comb \reg_file|Mux38~2 (
// Equation(s):
// \reg_file|Mux38~2_combout  = ( \reg_file|data[14][25]~q  & ( \reg_file|data[10][25]~q  & ( ((!\controller|rs2[2]~0_combout  & (\reg_file|data[2][25]~q )) # (\controller|rs2[2]~0_combout  & ((\reg_file|data[6][25]~q )))) # (\controller|rs2[3]~1_combout ) ) 
// ) ) # ( !\reg_file|data[14][25]~q  & ( \reg_file|data[10][25]~q  & ( (!\controller|rs2[2]~0_combout  & (((\controller|rs2[3]~1_combout )) # (\reg_file|data[2][25]~q ))) # (\controller|rs2[2]~0_combout  & (((!\controller|rs2[3]~1_combout  & 
// \reg_file|data[6][25]~q )))) ) ) ) # ( \reg_file|data[14][25]~q  & ( !\reg_file|data[10][25]~q  & ( (!\controller|rs2[2]~0_combout  & (\reg_file|data[2][25]~q  & (!\controller|rs2[3]~1_combout ))) # (\controller|rs2[2]~0_combout  & 
// (((\reg_file|data[6][25]~q ) # (\controller|rs2[3]~1_combout )))) ) ) ) # ( !\reg_file|data[14][25]~q  & ( !\reg_file|data[10][25]~q  & ( (!\controller|rs2[3]~1_combout  & ((!\controller|rs2[2]~0_combout  & (\reg_file|data[2][25]~q )) # 
// (\controller|rs2[2]~0_combout  & ((\reg_file|data[6][25]~q ))))) ) ) )

	.dataa(!\reg_file|data[2][25]~q ),
	.datab(!\controller|rs2[2]~0_combout ),
	.datac(!\controller|rs2[3]~1_combout ),
	.datad(!\reg_file|data[6][25]~q ),
	.datae(!\reg_file|data[14][25]~q ),
	.dataf(!\reg_file|data[10][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux38~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux38~2 .extended_lut = "off";
defparam \reg_file|Mux38~2 .lut_mask = 64'h407043734C7C4F7F;
defparam \reg_file|Mux38~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N6
cyclonev_lcell_comb \reg_file|Mux38~1 (
// Equation(s):
// \reg_file|Mux38~1_combout  = ( \reg_file|data[13][25]~q  & ( \reg_file|data[9][25]~q  & ( ((!\controller|rs2[2]~0_combout  & ((\reg_file|data[1][25]~q ))) # (\controller|rs2[2]~0_combout  & (\reg_file|data[5][25]~q ))) # (\controller|rs2[3]~1_combout ) ) 
// ) ) # ( !\reg_file|data[13][25]~q  & ( \reg_file|data[9][25]~q  & ( (!\controller|rs2[2]~0_combout  & (((\reg_file|data[1][25]~q )) # (\controller|rs2[3]~1_combout ))) # (\controller|rs2[2]~0_combout  & (!\controller|rs2[3]~1_combout  & 
// (\reg_file|data[5][25]~q ))) ) ) ) # ( \reg_file|data[13][25]~q  & ( !\reg_file|data[9][25]~q  & ( (!\controller|rs2[2]~0_combout  & (!\controller|rs2[3]~1_combout  & ((\reg_file|data[1][25]~q )))) # (\controller|rs2[2]~0_combout  & 
// (((\reg_file|data[5][25]~q )) # (\controller|rs2[3]~1_combout ))) ) ) ) # ( !\reg_file|data[13][25]~q  & ( !\reg_file|data[9][25]~q  & ( (!\controller|rs2[3]~1_combout  & ((!\controller|rs2[2]~0_combout  & ((\reg_file|data[1][25]~q ))) # 
// (\controller|rs2[2]~0_combout  & (\reg_file|data[5][25]~q )))) ) ) )

	.dataa(!\controller|rs2[2]~0_combout ),
	.datab(!\controller|rs2[3]~1_combout ),
	.datac(!\reg_file|data[5][25]~q ),
	.datad(!\reg_file|data[1][25]~q ),
	.datae(!\reg_file|data[13][25]~q ),
	.dataf(!\reg_file|data[9][25]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux38~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux38~1 .extended_lut = "off";
defparam \reg_file|Mux38~1 .lut_mask = 64'h048C159D26AE37BF;
defparam \reg_file|Mux38~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N51
cyclonev_lcell_comb \reg_file|Mux38~4 (
// Equation(s):
// \reg_file|Mux38~4_combout  = ( \reg_file|Mux38~1_combout  & ( \controller|rs2[1]~3_combout  & ( (!\controller|rs2[0]~2_combout  & (\reg_file|Mux38~3_combout )) # (\controller|rs2[0]~2_combout  & ((\reg_file|Mux38~2_combout ))) ) ) ) # ( 
// !\reg_file|Mux38~1_combout  & ( \controller|rs2[1]~3_combout  & ( (!\controller|rs2[0]~2_combout  & (\reg_file|Mux38~3_combout )) # (\controller|rs2[0]~2_combout  & ((\reg_file|Mux38~2_combout ))) ) ) ) # ( \reg_file|Mux38~1_combout  & ( 
// !\controller|rs2[1]~3_combout  & ( (!\controller|rs2[0]~2_combout ) # (\reg_file|Mux38~0_combout ) ) ) ) # ( !\reg_file|Mux38~1_combout  & ( !\controller|rs2[1]~3_combout  & ( (\controller|rs2[0]~2_combout  & \reg_file|Mux38~0_combout ) ) ) )

	.dataa(!\controller|rs2[0]~2_combout ),
	.datab(!\reg_file|Mux38~0_combout ),
	.datac(!\reg_file|Mux38~3_combout ),
	.datad(!\reg_file|Mux38~2_combout ),
	.datae(!\reg_file|Mux38~1_combout ),
	.dataf(!\controller|rs2[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux38~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux38~4 .extended_lut = "off";
defparam \reg_file|Mux38~4 .lut_mask = 64'h1111BBBB0A5F0A5F;
defparam \reg_file|Mux38~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N12
cyclonev_lcell_comb \rf_wrt_data_mux|out[22]~69 (
// Equation(s):
// \rf_wrt_data_mux|out[22]~69_combout  = ( !\rf_wrt_data_mux|out[12]~8_combout  & ( (!\controller|rf_wrt_data_sel[0]~0_combout  & (((\alu|Mux2~1_combout  & ((\alu|Mux9~0_combout )))) # (\alu|Mux9~2_combout ))) # (\controller|rf_wrt_data_sel[0]~0_combout  & 
// ((((\dataMem|data_rtl_0|auto_generated|ram_block1a22~portadataout ))))) ) ) # ( \rf_wrt_data_mux|out[12]~8_combout  & ( (((\pc_plus_4_adder|Add0~93_sumout  & (!\controller|rf_wrt_data_sel[0]~0_combout )))) ) )

	.dataa(!\alu|Mux9~2_combout ),
	.datab(!\alu|Mux2~1_combout ),
	.datac(!\pc_plus_4_adder|Add0~93_sumout ),
	.datad(!\controller|rf_wrt_data_sel[0]~0_combout ),
	.datae(!\rf_wrt_data_mux|out[12]~8_combout ),
	.dataf(!\alu|Mux9~0_combout ),
	.datag(!\dataMem|data_rtl_0|auto_generated|ram_block1a22~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[22]~69_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[22]~69 .extended_lut = "on";
defparam \rf_wrt_data_mux|out[22]~69 .lut_mask = 64'h550F0F00770F0F00;
defparam \rf_wrt_data_mux|out[22]~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N33
cyclonev_lcell_comb \reg_file|data[2][22]~feeder (
// Equation(s):
// \reg_file|data[2][22]~feeder_combout  = ( \rf_wrt_data_mux|out[22]~69_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[22]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[2][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[2][22]~feeder .extended_lut = "off";
defparam \reg_file|data[2][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[2][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N35
dffeas \reg_file|data[2][22] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[2][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[2][31]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[2][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[2][22] .is_wysiwyg = "true";
defparam \reg_file|data[2][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N45
cyclonev_lcell_comb \reg_file|Mux9~2 (
// Equation(s):
// \reg_file|Mux9~2_combout  = ( \reg_file|data[14][22]~q  & ( \reg_file|data[6][22]~q  & ( ((!\controller|rs1[3]~4_combout  & (\reg_file|data[2][22]~q )) # (\controller|rs1[3]~4_combout  & ((\reg_file|data[10][22]~q )))) # (\controller|rs1[2]~3_combout ) ) 
// ) ) # ( !\reg_file|data[14][22]~q  & ( \reg_file|data[6][22]~q  & ( (!\controller|rs1[2]~3_combout  & ((!\controller|rs1[3]~4_combout  & (\reg_file|data[2][22]~q )) # (\controller|rs1[3]~4_combout  & ((\reg_file|data[10][22]~q ))))) # 
// (\controller|rs1[2]~3_combout  & (!\controller|rs1[3]~4_combout )) ) ) ) # ( \reg_file|data[14][22]~q  & ( !\reg_file|data[6][22]~q  & ( (!\controller|rs1[2]~3_combout  & ((!\controller|rs1[3]~4_combout  & (\reg_file|data[2][22]~q )) # 
// (\controller|rs1[3]~4_combout  & ((\reg_file|data[10][22]~q ))))) # (\controller|rs1[2]~3_combout  & (\controller|rs1[3]~4_combout )) ) ) ) # ( !\reg_file|data[14][22]~q  & ( !\reg_file|data[6][22]~q  & ( (!\controller|rs1[2]~3_combout  & 
// ((!\controller|rs1[3]~4_combout  & (\reg_file|data[2][22]~q )) # (\controller|rs1[3]~4_combout  & ((\reg_file|data[10][22]~q ))))) ) ) )

	.dataa(!\controller|rs1[2]~3_combout ),
	.datab(!\controller|rs1[3]~4_combout ),
	.datac(!\reg_file|data[2][22]~q ),
	.datad(!\reg_file|data[10][22]~q ),
	.datae(!\reg_file|data[14][22]~q ),
	.dataf(!\reg_file|data[6][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux9~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux9~2 .extended_lut = "off";
defparam \reg_file|Mux9~2 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \reg_file|Mux9~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y17_N8
dffeas \reg_file|data[5][22] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[22]~69_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[5][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[5][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[5][22] .is_wysiwyg = "true";
defparam \reg_file|data[5][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y17_N30
cyclonev_lcell_comb \reg_file|data[1][22]~feeder (
// Equation(s):
// \reg_file|data[1][22]~feeder_combout  = \rf_wrt_data_mux|out[22]~69_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf_wrt_data_mux|out[22]~69_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[1][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[1][22]~feeder .extended_lut = "off";
defparam \reg_file|data[1][22]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|data[1][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y17_N32
dffeas \reg_file|data[1][22] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[1][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[1][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[1][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[1][22] .is_wysiwyg = "true";
defparam \reg_file|data[1][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N42
cyclonev_lcell_comb \reg_file|Mux9~1 (
// Equation(s):
// \reg_file|Mux9~1_combout  = ( \reg_file|data[9][22]~q  & ( \reg_file|data[1][22]~q  & ( (!\controller|rs1[2]~3_combout ) # ((!\controller|rs1[3]~4_combout  & (\reg_file|data[5][22]~q )) # (\controller|rs1[3]~4_combout  & ((\reg_file|data[13][22]~q )))) ) 
// ) ) # ( !\reg_file|data[9][22]~q  & ( \reg_file|data[1][22]~q  & ( (!\controller|rs1[3]~4_combout  & ((!\controller|rs1[2]~3_combout ) # ((\reg_file|data[5][22]~q )))) # (\controller|rs1[3]~4_combout  & (\controller|rs1[2]~3_combout  & 
// ((\reg_file|data[13][22]~q )))) ) ) ) # ( \reg_file|data[9][22]~q  & ( !\reg_file|data[1][22]~q  & ( (!\controller|rs1[3]~4_combout  & (\controller|rs1[2]~3_combout  & (\reg_file|data[5][22]~q ))) # (\controller|rs1[3]~4_combout  & 
// ((!\controller|rs1[2]~3_combout ) # ((\reg_file|data[13][22]~q )))) ) ) ) # ( !\reg_file|data[9][22]~q  & ( !\reg_file|data[1][22]~q  & ( (\controller|rs1[2]~3_combout  & ((!\controller|rs1[3]~4_combout  & (\reg_file|data[5][22]~q )) # 
// (\controller|rs1[3]~4_combout  & ((\reg_file|data[13][22]~q ))))) ) ) )

	.dataa(!\controller|rs1[3]~4_combout ),
	.datab(!\controller|rs1[2]~3_combout ),
	.datac(!\reg_file|data[5][22]~q ),
	.datad(!\reg_file|data[13][22]~q ),
	.datae(!\reg_file|data[9][22]~q ),
	.dataf(!\reg_file|data[1][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux9~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux9~1 .extended_lut = "off";
defparam \reg_file|Mux9~1 .lut_mask = 64'h021346578A9BCEDF;
defparam \reg_file|Mux9~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N24
cyclonev_lcell_comb \reg_file|data[11][22]~feeder (
// Equation(s):
// \reg_file|data[11][22]~feeder_combout  = ( \rf_wrt_data_mux|out[22]~69_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[22]~69_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[11][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[11][22]~feeder .extended_lut = "off";
defparam \reg_file|data[11][22]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[11][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N26
dffeas \reg_file|data[11][22] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[11][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[11][31]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[11][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[11][22] .is_wysiwyg = "true";
defparam \reg_file|data[11][22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N9
cyclonev_lcell_comb \reg_file|data[3][22]~feeder (
// Equation(s):
// \reg_file|data[3][22]~feeder_combout  = \rf_wrt_data_mux|out[22]~69_combout 

	.dataa(!\rf_wrt_data_mux|out[22]~69_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[3][22]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[3][22]~feeder .extended_lut = "off";
defparam \reg_file|data[3][22]~feeder .lut_mask = 64'h5555555555555555;
defparam \reg_file|data[3][22]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y17_N11
dffeas \reg_file|data[3][22] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[3][22]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[3][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[3][22]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[3][22] .is_wysiwyg = "true";
defparam \reg_file|data[3][22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y16_N48
cyclonev_lcell_comb \reg_file|Mux9~3 (
// Equation(s):
// \reg_file|Mux9~3_combout  = ( \reg_file|data[7][22]~q  & ( \reg_file|data[3][22]~q  & ( (!\controller|rs1[3]~4_combout ) # ((!\controller|rs1[2]~3_combout  & (\reg_file|data[11][22]~q )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[15][22]~q )))) ) 
// ) ) # ( !\reg_file|data[7][22]~q  & ( \reg_file|data[3][22]~q  & ( (!\controller|rs1[3]~4_combout  & (!\controller|rs1[2]~3_combout )) # (\controller|rs1[3]~4_combout  & ((!\controller|rs1[2]~3_combout  & (\reg_file|data[11][22]~q )) # 
// (\controller|rs1[2]~3_combout  & ((\reg_file|data[15][22]~q ))))) ) ) ) # ( \reg_file|data[7][22]~q  & ( !\reg_file|data[3][22]~q  & ( (!\controller|rs1[3]~4_combout  & (\controller|rs1[2]~3_combout )) # (\controller|rs1[3]~4_combout  & 
// ((!\controller|rs1[2]~3_combout  & (\reg_file|data[11][22]~q )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[15][22]~q ))))) ) ) ) # ( !\reg_file|data[7][22]~q  & ( !\reg_file|data[3][22]~q  & ( (\controller|rs1[3]~4_combout  & 
// ((!\controller|rs1[2]~3_combout  & (\reg_file|data[11][22]~q )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[15][22]~q ))))) ) ) )

	.dataa(!\controller|rs1[3]~4_combout ),
	.datab(!\controller|rs1[2]~3_combout ),
	.datac(!\reg_file|data[11][22]~q ),
	.datad(!\reg_file|data[15][22]~q ),
	.datae(!\reg_file|data[7][22]~q ),
	.dataf(!\reg_file|data[3][22]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux9~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux9~3 .extended_lut = "off";
defparam \reg_file|Mux9~3 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_file|Mux9~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N6
cyclonev_lcell_comb \reg_file|Mux9~4 (
// Equation(s):
// \reg_file|Mux9~4_combout  = ( \controller|rs1[1]~2_combout  & ( \reg_file|Mux9~3_combout  & ( (\controller|rs1[0]~1_combout ) # (\reg_file|Mux9~2_combout ) ) ) ) # ( !\controller|rs1[1]~2_combout  & ( \reg_file|Mux9~3_combout  & ( 
// (!\controller|rs1[0]~1_combout  & (\reg_file|Mux9~0_combout )) # (\controller|rs1[0]~1_combout  & ((\reg_file|Mux9~1_combout ))) ) ) ) # ( \controller|rs1[1]~2_combout  & ( !\reg_file|Mux9~3_combout  & ( (\reg_file|Mux9~2_combout  & 
// !\controller|rs1[0]~1_combout ) ) ) ) # ( !\controller|rs1[1]~2_combout  & ( !\reg_file|Mux9~3_combout  & ( (!\controller|rs1[0]~1_combout  & (\reg_file|Mux9~0_combout )) # (\controller|rs1[0]~1_combout  & ((\reg_file|Mux9~1_combout ))) ) ) )

	.dataa(!\reg_file|Mux9~0_combout ),
	.datab(!\reg_file|Mux9~2_combout ),
	.datac(!\controller|rs1[0]~1_combout ),
	.datad(!\reg_file|Mux9~1_combout ),
	.datae(!\controller|rs1[1]~2_combout ),
	.dataf(!\reg_file|Mux9~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux9~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux9~4 .extended_lut = "off";
defparam \reg_file|Mux9~4 .lut_mask = 64'h505F3030505F3F3F;
defparam \reg_file|Mux9~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N9
cyclonev_lcell_comb \alu_in2_mux|out[23]~34 (
// Equation(s):
// \alu_in2_mux|out[23]~34_combout  = ( \reg_file|Mux40~4_combout  & ( (!\alu_in2_mux|out[0]~0_combout  & !\alu_in2_mux|out[29]~1_combout ) ) ) # ( !\reg_file|Mux40~4_combout  & ( !\alu_in2_mux|out[29]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_in2_mux|out[0]~0_combout ),
	.datad(!\alu_in2_mux|out[29]~1_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux40~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_in2_mux|out[23]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_in2_mux|out[23]~34 .extended_lut = "off";
defparam \alu_in2_mux|out[23]~34 .lut_mask = 64'hFF00FF00F000F000;
defparam \alu_in2_mux|out[23]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N18
cyclonev_lcell_comb \alu|Mux8~0 (
// Equation(s):
// \alu|Mux8~0_combout  = ( \controller|WideOr3~2_combout  & ( \alu_in2_mux|out[23]~34_combout  & ( (!\controller|WideOr2~2_combout  & (\alu|Add1~105_sumout )) # (\controller|WideOr2~2_combout  & ((\reg_file|Mux8~4_combout ))) ) ) ) # ( 
// !\controller|WideOr3~2_combout  & ( \alu_in2_mux|out[23]~34_combout  & ( (\alu|Add0~101_sumout  & !\controller|WideOr2~2_combout ) ) ) ) # ( \controller|WideOr3~2_combout  & ( !\alu_in2_mux|out[23]~34_combout  & ( (\controller|WideOr2~2_combout ) # 
// (\alu|Add1~105_sumout ) ) ) ) # ( !\controller|WideOr3~2_combout  & ( !\alu_in2_mux|out[23]~34_combout  & ( (!\controller|WideOr2~2_combout  & (\alu|Add0~101_sumout )) # (\controller|WideOr2~2_combout  & ((\reg_file|Mux8~4_combout ))) ) ) )

	.dataa(!\alu|Add1~105_sumout ),
	.datab(!\alu|Add0~101_sumout ),
	.datac(!\controller|WideOr2~2_combout ),
	.datad(!\reg_file|Mux8~4_combout ),
	.datae(!\controller|WideOr3~2_combout ),
	.dataf(!\alu_in2_mux|out[23]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux8~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux8~0 .extended_lut = "off";
defparam \alu|Mux8~0 .lut_mask = 64'h303F5F5F3030505F;
defparam \alu|Mux8~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N3
cyclonev_lcell_comb \pc_plus_4_adder|Add0~89 (
// Equation(s):
// \pc_plus_4_adder|Add0~89_sumout  = SUM(( \pc|dataOut [23] ) + ( GND ) + ( \pc_plus_4_adder|Add0~94  ))
// \pc_plus_4_adder|Add0~90  = CARRY(( \pc|dataOut [23] ) + ( GND ) + ( \pc_plus_4_adder|Add0~94  ))

	.dataa(!\pc|dataOut [23]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_plus_4_adder|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_adder|Add0~89_sumout ),
	.cout(\pc_plus_4_adder|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_adder|Add0~89 .extended_lut = "off";
defparam \pc_plus_4_adder|Add0~89 .lut_mask = 64'h0000FFFF00005555;
defparam \pc_plus_4_adder|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N27
cyclonev_lcell_comb \alu|Mux8~1 (
// Equation(s):
// \alu|Mux8~1_combout  = ( \controller|WideOr2~2_combout  & ( (!\reg_file|Mux8~4_combout  & (\alu_in2_mux|out[23]~34_combout )) # (\reg_file|Mux8~4_combout  & (!\alu_in2_mux|out[23]~34_combout  & \controller|WideOr3~2_combout )) ) ) # ( 
// !\controller|WideOr2~2_combout  & ( (!\reg_file|Mux8~4_combout  & ((!\alu_in2_mux|out[23]~34_combout ) # (\controller|WideOr3~2_combout ))) # (\reg_file|Mux8~4_combout  & (\alu_in2_mux|out[23]~34_combout )) ) )

	.dataa(gnd),
	.datab(!\reg_file|Mux8~4_combout ),
	.datac(!\alu_in2_mux|out[23]~34_combout ),
	.datad(!\controller|WideOr3~2_combout ),
	.datae(gnd),
	.dataf(!\controller|WideOr2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux8~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux8~1 .extended_lut = "off";
defparam \alu|Mux8~1 .lut_mask = 64'hC3CFC3CF0C3C0C3C;
defparam \alu|Mux8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N24
cyclonev_lcell_comb \alu|Mux8~2 (
// Equation(s):
// \alu|Mux8~2_combout  = ( \alu|Mux8~1_combout  & ( (\alu|Mux12~0_combout  & ((!\alu|Mux12~1_combout ) # (\alu_in2_mux|out[7]~20_combout ))) ) ) # ( !\alu|Mux8~1_combout  & ( (\alu|Mux12~1_combout  & (\alu_in2_mux|out[7]~20_combout  & \alu|Mux12~0_combout 
// )) ) )

	.dataa(!\alu|Mux12~1_combout ),
	.datab(gnd),
	.datac(!\alu_in2_mux|out[7]~20_combout ),
	.datad(!\alu|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux8~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux8~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux8~2 .extended_lut = "off";
defparam \alu|Mux8~2 .lut_mask = 64'h0005000500AF00AF;
defparam \alu|Mux8~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y20_N0
cyclonev_ram_block \dataMem|data_rtl_0|auto_generated|ram_block1a18 (
	.portawe(\dataMem|key_reg[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_divider|c0~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\reg_file|Mux40~4_combout ,\reg_file|Mux42~4_combout ,\reg_file|Mux43~4_combout ,\reg_file|Mux44~4_combout ,\reg_file|Mux45~4_combout }),
	.portaaddr({\alu|Mux19~6_combout ,\alu|Mux20~3_combout ,\alu|Mux21~3_combout ,\alu|Mux22~3_combout ,\alu|Mux23~3_combout ,\alu|Mux24~2_combout ,\alu|Mux25~2_combout ,\alu|Mux26~2_combout ,\alu|Mux27~2_combout ,\alu|Mux28~2_combout ,\alu|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem|data_rtl_0|auto_generated|ram_block1a18_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a18 .data_interleave_offset_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a18 .data_interleave_width_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a18 .init_file = "Test2.mif";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a18 .init_file_layout = "port_a";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a18 .logical_ram_name = "DataMemory:dataMem|altsyncram:data_rtl_0|altsyncram_7mc1:auto_generated|ALTSYNCRAM";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a18 .operation_mode = "single_port";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a18 .port_a_address_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a18 .port_a_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a18 .port_a_byte_enable_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a18 .port_a_data_out_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a18 .port_a_data_width = 5;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a18 .port_a_first_address = 0;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a18 .port_a_first_bit_number = 18;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a18 .port_a_last_address = 2047;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_depth = 2048;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a18 .port_a_logical_ram_width = 32;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a18 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a18 .port_b_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a18 .port_b_data_width = 5;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a18 .ram_block_type = "M20K";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a18 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a18 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a18 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a18 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a18 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000002318CE739CE75A42318CA108CA53AD2118C6100408201671AD2158C615A1695A169421695A1694216942169425695A5695A569425695A569425694256942569425695A5695A5695A46719D6908C6309C004100562480410251AD2118C6028CE35A569442F100C230A60D6B5AD6B5A1";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N51
cyclonev_lcell_comb \rf_wrt_data_mux|out[23]~73 (
// Equation(s):
// \rf_wrt_data_mux|out[23]~73_combout  = ( !\rf_wrt_data_mux|out[12]~8_combout  & ( (!\controller|rf_wrt_data_sel[0]~0_combout  & ((((\alu|Mux2~1_combout  & \alu|Mux8~0_combout )) # (\alu|Mux8~2_combout )))) # (\controller|rf_wrt_data_sel[0]~0_combout  & 
// ((((\dataMem|data_rtl_0|auto_generated|ram_block1a23 ))))) ) ) # ( \rf_wrt_data_mux|out[12]~8_combout  & ( (((\pc_plus_4_adder|Add0~89_sumout  & (!\controller|rf_wrt_data_sel[0]~0_combout )))) ) )

	.dataa(!\alu|Mux2~1_combout ),
	.datab(!\alu|Mux8~0_combout ),
	.datac(!\pc_plus_4_adder|Add0~89_sumout ),
	.datad(!\controller|rf_wrt_data_sel[0]~0_combout ),
	.datae(!\rf_wrt_data_mux|out[12]~8_combout ),
	.dataf(!\alu|Mux8~2_combout ),
	.datag(!\dataMem|data_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[23]~73_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[23]~73 .extended_lut = "on";
defparam \rf_wrt_data_mux|out[23]~73 .lut_mask = 64'h110F0F00FF0F0F00;
defparam \rf_wrt_data_mux|out[23]~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y21_N44
dffeas \reg_file|data[15][23] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[23]~73_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[15][31]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[15][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[15][23] .is_wysiwyg = "true";
defparam \reg_file|data[15][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y20_N2
dffeas \reg_file|data[3][23] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[23]~73_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[3][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[3][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[3][23] .is_wysiwyg = "true";
defparam \reg_file|data[3][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N21
cyclonev_lcell_comb \reg_file|Mux40~3 (
// Equation(s):
// \reg_file|Mux40~3_combout  = ( \reg_file|data[7][23]~q  & ( \controller|rs2[3]~1_combout  & ( (!\controller|rs2[2]~0_combout  & (\reg_file|data[11][23]~q )) # (\controller|rs2[2]~0_combout  & ((\reg_file|data[15][23]~q ))) ) ) ) # ( 
// !\reg_file|data[7][23]~q  & ( \controller|rs2[3]~1_combout  & ( (!\controller|rs2[2]~0_combout  & (\reg_file|data[11][23]~q )) # (\controller|rs2[2]~0_combout  & ((\reg_file|data[15][23]~q ))) ) ) ) # ( \reg_file|data[7][23]~q  & ( 
// !\controller|rs2[3]~1_combout  & ( (\reg_file|data[3][23]~q ) # (\controller|rs2[2]~0_combout ) ) ) ) # ( !\reg_file|data[7][23]~q  & ( !\controller|rs2[3]~1_combout  & ( (!\controller|rs2[2]~0_combout  & \reg_file|data[3][23]~q ) ) ) )

	.dataa(!\reg_file|data[11][23]~q ),
	.datab(!\controller|rs2[2]~0_combout ),
	.datac(!\reg_file|data[15][23]~q ),
	.datad(!\reg_file|data[3][23]~q ),
	.datae(!\reg_file|data[7][23]~q ),
	.dataf(!\controller|rs2[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux40~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux40~3 .extended_lut = "off";
defparam \reg_file|Mux40~3 .lut_mask = 64'h00CC33FF47474747;
defparam \reg_file|Mux40~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y21_N50
dffeas \reg_file|data[8][23] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[23]~73_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[8][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[8][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[8][23] .is_wysiwyg = "true";
defparam \reg_file|data[8][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N36
cyclonev_lcell_comb \reg_file|data[4][23]~feeder (
// Equation(s):
// \reg_file|data[4][23]~feeder_combout  = ( \rf_wrt_data_mux|out[23]~73_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[23]~73_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[4][23]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[4][23]~feeder .extended_lut = "off";
defparam \reg_file|data[4][23]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[4][23]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N38
dffeas \reg_file|data[4][23] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[4][23]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[4][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[4][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[4][23] .is_wysiwyg = "true";
defparam \reg_file|data[4][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N0
cyclonev_lcell_comb \reg_file|Mux40~0 (
// Equation(s):
// \reg_file|Mux40~0_combout  = ( \controller|rs2[3]~1_combout  & ( \reg_file|data[12][23]~q  & ( (\reg_file|data[8][23]~q ) # (\controller|rs2[2]~0_combout ) ) ) ) # ( !\controller|rs2[3]~1_combout  & ( \reg_file|data[12][23]~q  & ( 
// (!\controller|rs2[2]~0_combout  & (\reg_file|data[0][23]~q )) # (\controller|rs2[2]~0_combout  & ((\reg_file|data[4][23]~q ))) ) ) ) # ( \controller|rs2[3]~1_combout  & ( !\reg_file|data[12][23]~q  & ( (!\controller|rs2[2]~0_combout  & 
// \reg_file|data[8][23]~q ) ) ) ) # ( !\controller|rs2[3]~1_combout  & ( !\reg_file|data[12][23]~q  & ( (!\controller|rs2[2]~0_combout  & (\reg_file|data[0][23]~q )) # (\controller|rs2[2]~0_combout  & ((\reg_file|data[4][23]~q ))) ) ) )

	.dataa(!\reg_file|data[0][23]~q ),
	.datab(!\controller|rs2[2]~0_combout ),
	.datac(!\reg_file|data[8][23]~q ),
	.datad(!\reg_file|data[4][23]~q ),
	.datae(!\controller|rs2[3]~1_combout ),
	.dataf(!\reg_file|data[12][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux40~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux40~0 .extended_lut = "off";
defparam \reg_file|Mux40~0 .lut_mask = 64'h44770C0C44773F3F;
defparam \reg_file|Mux40~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y17_N26
dffeas \reg_file|data[1][23] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[23]~73_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[1][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[1][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[1][23] .is_wysiwyg = "true";
defparam \reg_file|data[1][23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N18
cyclonev_lcell_comb \reg_file|Mux40~1 (
// Equation(s):
// \reg_file|Mux40~1_combout  = ( \controller|rs2[3]~1_combout  & ( \reg_file|data[13][23]~q  & ( (\controller|rs2[2]~0_combout ) # (\reg_file|data[9][23]~q ) ) ) ) # ( !\controller|rs2[3]~1_combout  & ( \reg_file|data[13][23]~q  & ( 
// (!\controller|rs2[2]~0_combout  & ((\reg_file|data[1][23]~q ))) # (\controller|rs2[2]~0_combout  & (\reg_file|data[5][23]~q )) ) ) ) # ( \controller|rs2[3]~1_combout  & ( !\reg_file|data[13][23]~q  & ( (\reg_file|data[9][23]~q  & 
// !\controller|rs2[2]~0_combout ) ) ) ) # ( !\controller|rs2[3]~1_combout  & ( !\reg_file|data[13][23]~q  & ( (!\controller|rs2[2]~0_combout  & ((\reg_file|data[1][23]~q ))) # (\controller|rs2[2]~0_combout  & (\reg_file|data[5][23]~q )) ) ) )

	.dataa(!\reg_file|data[9][23]~q ),
	.datab(!\controller|rs2[2]~0_combout ),
	.datac(!\reg_file|data[5][23]~q ),
	.datad(!\reg_file|data[1][23]~q ),
	.datae(!\controller|rs2[3]~1_combout ),
	.dataf(!\reg_file|data[13][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux40~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux40~1 .extended_lut = "off";
defparam \reg_file|Mux40~1 .lut_mask = 64'h03CF444403CF7777;
defparam \reg_file|Mux40~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N56
dffeas \reg_file|data[2][23] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[23]~73_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[2][31]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[2][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[2][23] .is_wysiwyg = "true";
defparam \reg_file|data[2][23] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y17_N43
dffeas \reg_file|data[14][23] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[23]~73_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[14][31]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[14][23]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[14][23] .is_wysiwyg = "true";
defparam \reg_file|data[14][23] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N42
cyclonev_lcell_comb \reg_file|Mux40~2 (
// Equation(s):
// \reg_file|Mux40~2_combout  = ( \reg_file|data[14][23]~q  & ( \reg_file|data[6][23]~q  & ( ((!\controller|rs2[3]~1_combout  & ((\reg_file|data[2][23]~q ))) # (\controller|rs2[3]~1_combout  & (\reg_file|data[10][23]~q ))) # (\controller|rs2[2]~0_combout ) ) 
// ) ) # ( !\reg_file|data[14][23]~q  & ( \reg_file|data[6][23]~q  & ( (!\controller|rs2[2]~0_combout  & ((!\controller|rs2[3]~1_combout  & ((\reg_file|data[2][23]~q ))) # (\controller|rs2[3]~1_combout  & (\reg_file|data[10][23]~q )))) # 
// (\controller|rs2[2]~0_combout  & (!\controller|rs2[3]~1_combout )) ) ) ) # ( \reg_file|data[14][23]~q  & ( !\reg_file|data[6][23]~q  & ( (!\controller|rs2[2]~0_combout  & ((!\controller|rs2[3]~1_combout  & ((\reg_file|data[2][23]~q ))) # 
// (\controller|rs2[3]~1_combout  & (\reg_file|data[10][23]~q )))) # (\controller|rs2[2]~0_combout  & (\controller|rs2[3]~1_combout )) ) ) ) # ( !\reg_file|data[14][23]~q  & ( !\reg_file|data[6][23]~q  & ( (!\controller|rs2[2]~0_combout  & 
// ((!\controller|rs2[3]~1_combout  & ((\reg_file|data[2][23]~q ))) # (\controller|rs2[3]~1_combout  & (\reg_file|data[10][23]~q )))) ) ) )

	.dataa(!\controller|rs2[2]~0_combout ),
	.datab(!\controller|rs2[3]~1_combout ),
	.datac(!\reg_file|data[10][23]~q ),
	.datad(!\reg_file|data[2][23]~q ),
	.datae(!\reg_file|data[14][23]~q ),
	.dataf(!\reg_file|data[6][23]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux40~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux40~2 .extended_lut = "off";
defparam \reg_file|Mux40~2 .lut_mask = 64'h028A139B46CE57DF;
defparam \reg_file|Mux40~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N3
cyclonev_lcell_comb \reg_file|Mux40~4 (
// Equation(s):
// \reg_file|Mux40~4_combout  = ( \reg_file|Mux40~1_combout  & ( \reg_file|Mux40~2_combout  & ( (!\controller|rs2[0]~2_combout  & (((!\controller|rs2[1]~3_combout )) # (\reg_file|Mux40~3_combout ))) # (\controller|rs2[0]~2_combout  & 
// (((\controller|rs2[1]~3_combout ) # (\reg_file|Mux40~0_combout )))) ) ) ) # ( !\reg_file|Mux40~1_combout  & ( \reg_file|Mux40~2_combout  & ( (!\controller|rs2[0]~2_combout  & (\reg_file|Mux40~3_combout  & ((\controller|rs2[1]~3_combout )))) # 
// (\controller|rs2[0]~2_combout  & (((\controller|rs2[1]~3_combout ) # (\reg_file|Mux40~0_combout )))) ) ) ) # ( \reg_file|Mux40~1_combout  & ( !\reg_file|Mux40~2_combout  & ( (!\controller|rs2[0]~2_combout  & (((!\controller|rs2[1]~3_combout )) # 
// (\reg_file|Mux40~3_combout ))) # (\controller|rs2[0]~2_combout  & (((\reg_file|Mux40~0_combout  & !\controller|rs2[1]~3_combout )))) ) ) ) # ( !\reg_file|Mux40~1_combout  & ( !\reg_file|Mux40~2_combout  & ( (!\controller|rs2[0]~2_combout  & 
// (\reg_file|Mux40~3_combout  & ((\controller|rs2[1]~3_combout )))) # (\controller|rs2[0]~2_combout  & (((\reg_file|Mux40~0_combout  & !\controller|rs2[1]~3_combout )))) ) ) )

	.dataa(!\controller|rs2[0]~2_combout ),
	.datab(!\reg_file|Mux40~3_combout ),
	.datac(!\reg_file|Mux40~0_combout ),
	.datad(!\controller|rs2[1]~3_combout ),
	.datae(!\reg_file|Mux40~1_combout ),
	.dataf(!\reg_file|Mux40~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux40~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux40~4 .extended_lut = "off";
defparam \reg_file|Mux40~4 .lut_mask = 64'h0522AF220577AF77;
defparam \reg_file|Mux40~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y25_N39
cyclonev_lcell_comb \rf_wrt_data_mux|out[21]~44 (
// Equation(s):
// \rf_wrt_data_mux|out[21]~44_combout  = ( \dataMem|data_rtl_0|auto_generated|ram_block1a21  & ( (!\rf_wrt_data_mux|out[12]~8_combout  & (((\controller|rf_wrt_data_sel[0]~0_combout ) # (\alu|Mux10~2_combout )))) # (\rf_wrt_data_mux|out[12]~8_combout  & 
// (\pc_plus_4_adder|Add0~85_sumout  & ((!\controller|rf_wrt_data_sel[0]~0_combout )))) ) ) # ( !\dataMem|data_rtl_0|auto_generated|ram_block1a21  & ( (!\controller|rf_wrt_data_sel[0]~0_combout  & ((!\rf_wrt_data_mux|out[12]~8_combout  & 
// ((\alu|Mux10~2_combout ))) # (\rf_wrt_data_mux|out[12]~8_combout  & (\pc_plus_4_adder|Add0~85_sumout )))) ) )

	.dataa(!\rf_wrt_data_mux|out[12]~8_combout ),
	.datab(!\pc_plus_4_adder|Add0~85_sumout ),
	.datac(!\alu|Mux10~2_combout ),
	.datad(!\controller|rf_wrt_data_sel[0]~0_combout ),
	.datae(!\dataMem|data_rtl_0|auto_generated|ram_block1a21 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[21]~44_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[21]~44 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[21]~44 .lut_mask = 64'h1B001BAA1B001BAA;
defparam \rf_wrt_data_mux|out[21]~44 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y24_N44
dffeas \reg_file|data[2][21] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[21]~44_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[2][31]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[2][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[2][21] .is_wysiwyg = "true";
defparam \reg_file|data[2][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N45
cyclonev_lcell_comb \reg_file|Mux42~2 (
// Equation(s):
// \reg_file|Mux42~2_combout  = ( \controller|rs2[2]~0_combout  & ( \reg_file|data[14][21]~q  & ( (\reg_file|data[6][21]~q ) # (\controller|rs2[3]~1_combout ) ) ) ) # ( !\controller|rs2[2]~0_combout  & ( \reg_file|data[14][21]~q  & ( 
// (!\controller|rs2[3]~1_combout  & (\reg_file|data[2][21]~q )) # (\controller|rs2[3]~1_combout  & ((\reg_file|data[10][21]~q ))) ) ) ) # ( \controller|rs2[2]~0_combout  & ( !\reg_file|data[14][21]~q  & ( (!\controller|rs2[3]~1_combout  & 
// \reg_file|data[6][21]~q ) ) ) ) # ( !\controller|rs2[2]~0_combout  & ( !\reg_file|data[14][21]~q  & ( (!\controller|rs2[3]~1_combout  & (\reg_file|data[2][21]~q )) # (\controller|rs2[3]~1_combout  & ((\reg_file|data[10][21]~q ))) ) ) )

	.dataa(!\controller|rs2[3]~1_combout ),
	.datab(!\reg_file|data[2][21]~q ),
	.datac(!\reg_file|data[10][21]~q ),
	.datad(!\reg_file|data[6][21]~q ),
	.datae(!\controller|rs2[2]~0_combout ),
	.dataf(!\reg_file|data[14][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux42~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux42~2 .extended_lut = "off";
defparam \reg_file|Mux42~2 .lut_mask = 64'h272700AA272755FF;
defparam \reg_file|Mux42~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y19_N33
cyclonev_lcell_comb \reg_file|Mux42~1 (
// Equation(s):
// \reg_file|Mux42~1_combout  = ( \reg_file|data[1][21]~q  & ( \reg_file|data[13][21]~q  & ( (!\controller|rs2[3]~1_combout  & ((!\controller|rs2[2]~0_combout ) # ((\reg_file|data[5][21]~q )))) # (\controller|rs2[3]~1_combout  & (((\reg_file|data[9][21]~q )) 
// # (\controller|rs2[2]~0_combout ))) ) ) ) # ( !\reg_file|data[1][21]~q  & ( \reg_file|data[13][21]~q  & ( (!\controller|rs2[3]~1_combout  & (\controller|rs2[2]~0_combout  & (\reg_file|data[5][21]~q ))) # (\controller|rs2[3]~1_combout  & 
// (((\reg_file|data[9][21]~q )) # (\controller|rs2[2]~0_combout ))) ) ) ) # ( \reg_file|data[1][21]~q  & ( !\reg_file|data[13][21]~q  & ( (!\controller|rs2[3]~1_combout  & ((!\controller|rs2[2]~0_combout ) # ((\reg_file|data[5][21]~q )))) # 
// (\controller|rs2[3]~1_combout  & (!\controller|rs2[2]~0_combout  & ((\reg_file|data[9][21]~q )))) ) ) ) # ( !\reg_file|data[1][21]~q  & ( !\reg_file|data[13][21]~q  & ( (!\controller|rs2[3]~1_combout  & (\controller|rs2[2]~0_combout  & 
// (\reg_file|data[5][21]~q ))) # (\controller|rs2[3]~1_combout  & (!\controller|rs2[2]~0_combout  & ((\reg_file|data[9][21]~q )))) ) ) )

	.dataa(!\controller|rs2[3]~1_combout ),
	.datab(!\controller|rs2[2]~0_combout ),
	.datac(!\reg_file|data[5][21]~q ),
	.datad(!\reg_file|data[9][21]~q ),
	.datae(!\reg_file|data[1][21]~q ),
	.dataf(!\reg_file|data[13][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux42~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux42~1 .extended_lut = "off";
defparam \reg_file|Mux42~1 .lut_mask = 64'h02468ACE13579BDF;
defparam \reg_file|Mux42~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y24_N50
dffeas \reg_file|data[15][21] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[21]~44_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[15][31]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[15][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[15][21] .is_wysiwyg = "true";
defparam \reg_file|data[15][21] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y24_N32
dffeas \reg_file|data[7][21] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[21]~44_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[7][31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[7][21]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[7][21] .is_wysiwyg = "true";
defparam \reg_file|data[7][21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y24_N39
cyclonev_lcell_comb \reg_file|Mux42~3 (
// Equation(s):
// \reg_file|Mux42~3_combout  = ( \reg_file|data[11][21]~q  & ( \reg_file|data[7][21]~q  & ( (!\controller|rs2[3]~1_combout  & (((\controller|rs2[2]~0_combout ) # (\reg_file|data[3][21]~q )))) # (\controller|rs2[3]~1_combout  & 
// (((!\controller|rs2[2]~0_combout )) # (\reg_file|data[15][21]~q ))) ) ) ) # ( !\reg_file|data[11][21]~q  & ( \reg_file|data[7][21]~q  & ( (!\controller|rs2[3]~1_combout  & (((\controller|rs2[2]~0_combout ) # (\reg_file|data[3][21]~q )))) # 
// (\controller|rs2[3]~1_combout  & (\reg_file|data[15][21]~q  & ((\controller|rs2[2]~0_combout )))) ) ) ) # ( \reg_file|data[11][21]~q  & ( !\reg_file|data[7][21]~q  & ( (!\controller|rs2[3]~1_combout  & (((\reg_file|data[3][21]~q  & 
// !\controller|rs2[2]~0_combout )))) # (\controller|rs2[3]~1_combout  & (((!\controller|rs2[2]~0_combout )) # (\reg_file|data[15][21]~q ))) ) ) ) # ( !\reg_file|data[11][21]~q  & ( !\reg_file|data[7][21]~q  & ( (!\controller|rs2[3]~1_combout  & 
// (((\reg_file|data[3][21]~q  & !\controller|rs2[2]~0_combout )))) # (\controller|rs2[3]~1_combout  & (\reg_file|data[15][21]~q  & ((\controller|rs2[2]~0_combout )))) ) ) )

	.dataa(!\controller|rs2[3]~1_combout ),
	.datab(!\reg_file|data[15][21]~q ),
	.datac(!\reg_file|data[3][21]~q ),
	.datad(!\controller|rs2[2]~0_combout ),
	.datae(!\reg_file|data[11][21]~q ),
	.dataf(!\reg_file|data[7][21]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux42~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux42~3 .extended_lut = "off";
defparam \reg_file|Mux42~3 .lut_mask = 64'h0A115F110ABB5FBB;
defparam \reg_file|Mux42~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y24_N36
cyclonev_lcell_comb \reg_file|Mux42~4 (
// Equation(s):
// \reg_file|Mux42~4_combout  = ( \reg_file|Mux42~1_combout  & ( \reg_file|Mux42~3_combout  & ( (!\controller|rs2[0]~2_combout ) # ((!\controller|rs2[1]~3_combout  & (\reg_file|Mux42~0_combout )) # (\controller|rs2[1]~3_combout  & ((\reg_file|Mux42~2_combout 
// )))) ) ) ) # ( !\reg_file|Mux42~1_combout  & ( \reg_file|Mux42~3_combout  & ( (!\controller|rs2[0]~2_combout  & (((\controller|rs2[1]~3_combout )))) # (\controller|rs2[0]~2_combout  & ((!\controller|rs2[1]~3_combout  & (\reg_file|Mux42~0_combout )) # 
// (\controller|rs2[1]~3_combout  & ((\reg_file|Mux42~2_combout ))))) ) ) ) # ( \reg_file|Mux42~1_combout  & ( !\reg_file|Mux42~3_combout  & ( (!\controller|rs2[0]~2_combout  & (((!\controller|rs2[1]~3_combout )))) # (\controller|rs2[0]~2_combout  & 
// ((!\controller|rs2[1]~3_combout  & (\reg_file|Mux42~0_combout )) # (\controller|rs2[1]~3_combout  & ((\reg_file|Mux42~2_combout ))))) ) ) ) # ( !\reg_file|Mux42~1_combout  & ( !\reg_file|Mux42~3_combout  & ( (\controller|rs2[0]~2_combout  & 
// ((!\controller|rs2[1]~3_combout  & (\reg_file|Mux42~0_combout )) # (\controller|rs2[1]~3_combout  & ((\reg_file|Mux42~2_combout ))))) ) ) )

	.dataa(!\reg_file|Mux42~0_combout ),
	.datab(!\reg_file|Mux42~2_combout ),
	.datac(!\controller|rs2[0]~2_combout ),
	.datad(!\controller|rs2[1]~3_combout ),
	.datae(!\reg_file|Mux42~1_combout ),
	.dataf(!\reg_file|Mux42~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux42~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux42~4 .extended_lut = "off";
defparam \reg_file|Mux42~4 .lut_mask = 64'h0503F50305F3F5F3;
defparam \reg_file|Mux42~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y24_N24
cyclonev_lcell_comb \alu_in2_mux|out[19]~33 (
// Equation(s):
// \alu_in2_mux|out[19]~33_combout  = ( \reg_file|Mux44~4_combout  & ( (!\alu_in2_mux|out[29]~1_combout  & !\alu_in2_mux|out[0]~0_combout ) ) ) # ( !\reg_file|Mux44~4_combout  & ( !\alu_in2_mux|out[29]~1_combout  ) )

	.dataa(!\alu_in2_mux|out[29]~1_combout ),
	.datab(gnd),
	.datac(!\alu_in2_mux|out[0]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file|Mux44~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_in2_mux|out[19]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_in2_mux|out[19]~33 .extended_lut = "off";
defparam \alu_in2_mux|out[19]~33 .lut_mask = 64'hAAAAAAAAA0A0A0A0;
defparam \alu_in2_mux|out[19]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N18
cyclonev_lcell_comb \alu|Mux12~2 (
// Equation(s):
// \alu|Mux12~2_combout  = ( \controller|WideOr3~2_combout  & ( \alu|Add0~89_sumout  & ( (!\controller|WideOr2~2_combout  & (\alu|Add1~93_sumout )) # (\controller|WideOr2~2_combout  & (((!\alu_in2_mux|out[19]~33_combout ) # (\reg_file|Mux12~4_combout )))) ) 
// ) ) # ( !\controller|WideOr3~2_combout  & ( \alu|Add0~89_sumout  & ( (!\controller|WideOr2~2_combout ) # ((!\alu_in2_mux|out[19]~33_combout  & \reg_file|Mux12~4_combout )) ) ) ) # ( \controller|WideOr3~2_combout  & ( !\alu|Add0~89_sumout  & ( 
// (!\controller|WideOr2~2_combout  & (\alu|Add1~93_sumout )) # (\controller|WideOr2~2_combout  & (((!\alu_in2_mux|out[19]~33_combout ) # (\reg_file|Mux12~4_combout )))) ) ) ) # ( !\controller|WideOr3~2_combout  & ( !\alu|Add0~89_sumout  & ( 
// (!\alu_in2_mux|out[19]~33_combout  & (\controller|WideOr2~2_combout  & \reg_file|Mux12~4_combout )) ) ) )

	.dataa(!\alu|Add1~93_sumout ),
	.datab(!\alu_in2_mux|out[19]~33_combout ),
	.datac(!\controller|WideOr2~2_combout ),
	.datad(!\reg_file|Mux12~4_combout ),
	.datae(!\controller|WideOr3~2_combout ),
	.dataf(!\alu|Add0~89_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux12~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux12~2 .extended_lut = "off";
defparam \alu|Mux12~2 .lut_mask = 64'h000C5C5FF0FC5C5F;
defparam \alu|Mux12~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N42
cyclonev_lcell_comb \alu|Mux12~3 (
// Equation(s):
// \alu|Mux12~3_combout  = ( \alu_in2_mux|out[19]~33_combout  & ( (!\reg_file|Mux12~4_combout  & ((\controller|WideOr3~2_combout ) # (\controller|WideOr2~2_combout ))) # (\reg_file|Mux12~4_combout  & (!\controller|WideOr2~2_combout )) ) ) # ( 
// !\alu_in2_mux|out[19]~33_combout  & ( (!\reg_file|Mux12~4_combout  & (!\controller|WideOr2~2_combout )) # (\reg_file|Mux12~4_combout  & (\controller|WideOr2~2_combout  & \controller|WideOr3~2_combout )) ) )

	.dataa(gnd),
	.datab(!\reg_file|Mux12~4_combout ),
	.datac(!\controller|WideOr2~2_combout ),
	.datad(!\controller|WideOr3~2_combout ),
	.datae(gnd),
	.dataf(!\alu_in2_mux|out[19]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux12~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux12~3 .extended_lut = "off";
defparam \alu|Mux12~3 .lut_mask = 64'hC0C3C0C33CFC3CFC;
defparam \alu|Mux12~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N24
cyclonev_lcell_comb \alu|Mux12~4 (
// Equation(s):
// \alu|Mux12~4_combout  = ( \alu_in2_mux|out[3]~6_combout  & ( (!\alu|Mux12~0_combout  & (\alu|Mux12~1_combout  & (\alu|Mux12~2_combout ))) # (\alu|Mux12~0_combout  & (((\alu|Mux12~3_combout )) # (\alu|Mux12~1_combout ))) ) ) # ( 
// !\alu_in2_mux|out[3]~6_combout  & ( (!\alu|Mux12~0_combout  & (\alu|Mux12~1_combout  & (\alu|Mux12~2_combout ))) # (\alu|Mux12~0_combout  & (!\alu|Mux12~1_combout  & ((\alu|Mux12~3_combout )))) ) )

	.dataa(!\alu|Mux12~0_combout ),
	.datab(!\alu|Mux12~1_combout ),
	.datac(!\alu|Mux12~2_combout ),
	.datad(!\alu|Mux12~3_combout ),
	.datae(gnd),
	.dataf(!\alu_in2_mux|out[3]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux12~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux12~4 .extended_lut = "off";
defparam \alu|Mux12~4 .lut_mask = 64'h0246024613571357;
defparam \alu|Mux12~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N33
cyclonev_lcell_comb \rf_wrt_data_mux|out[19]~42 (
// Equation(s):
// \rf_wrt_data_mux|out[19]~42_combout  = ( \alu|Mux12~4_combout  & ( (!\rf_wrt_data_mux|out[12]~8_combout  & ((!\controller|rf_wrt_data_sel[0]~0_combout ) # ((\dataMem|data_rtl_0|auto_generated|ram_block1a19 )))) # (\rf_wrt_data_mux|out[12]~8_combout  & 
// (!\controller|rf_wrt_data_sel[0]~0_combout  & (\pc_plus_4_adder|Add0~77_sumout ))) ) ) # ( !\alu|Mux12~4_combout  & ( (!\rf_wrt_data_mux|out[12]~8_combout  & (\controller|rf_wrt_data_sel[0]~0_combout  & ((\dataMem|data_rtl_0|auto_generated|ram_block1a19 
// )))) # (\rf_wrt_data_mux|out[12]~8_combout  & (!\controller|rf_wrt_data_sel[0]~0_combout  & (\pc_plus_4_adder|Add0~77_sumout ))) ) )

	.dataa(!\rf_wrt_data_mux|out[12]~8_combout ),
	.datab(!\controller|rf_wrt_data_sel[0]~0_combout ),
	.datac(!\pc_plus_4_adder|Add0~77_sumout ),
	.datad(!\dataMem|data_rtl_0|auto_generated|ram_block1a19 ),
	.datae(gnd),
	.dataf(!\alu|Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[19]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[19]~42 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[19]~42 .lut_mask = 64'h042604268CAE8CAE;
defparam \rf_wrt_data_mux|out[19]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y24_N29
dffeas \reg_file|data[12][19] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[19]~42_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[12][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[12][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[12][19] .is_wysiwyg = "true";
defparam \reg_file|data[12][19] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y24_N50
dffeas \reg_file|data[0][19] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[19]~42_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[0][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[0][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[0][19] .is_wysiwyg = "true";
defparam \reg_file|data[0][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N48
cyclonev_lcell_comb \reg_file|Mux44~0 (
// Equation(s):
// \reg_file|Mux44~0_combout  = ( \reg_file|data[0][19]~q  & ( \controller|rs2[3]~1_combout  & ( (!\controller|rs2[2]~0_combout  & (\reg_file|data[8][19]~q )) # (\controller|rs2[2]~0_combout  & ((\reg_file|data[12][19]~q ))) ) ) ) # ( 
// !\reg_file|data[0][19]~q  & ( \controller|rs2[3]~1_combout  & ( (!\controller|rs2[2]~0_combout  & (\reg_file|data[8][19]~q )) # (\controller|rs2[2]~0_combout  & ((\reg_file|data[12][19]~q ))) ) ) ) # ( \reg_file|data[0][19]~q  & ( 
// !\controller|rs2[3]~1_combout  & ( (!\controller|rs2[2]~0_combout ) # (\reg_file|data[4][19]~q ) ) ) ) # ( !\reg_file|data[0][19]~q  & ( !\controller|rs2[3]~1_combout  & ( (\controller|rs2[2]~0_combout  & \reg_file|data[4][19]~q ) ) ) )

	.dataa(!\reg_file|data[8][19]~q ),
	.datab(!\controller|rs2[2]~0_combout ),
	.datac(!\reg_file|data[12][19]~q ),
	.datad(!\reg_file|data[4][19]~q ),
	.datae(!\reg_file|data[0][19]~q ),
	.dataf(!\controller|rs2[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux44~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux44~0 .extended_lut = "off";
defparam \reg_file|Mux44~0 .lut_mask = 64'h0033CCFF47474747;
defparam \reg_file|Mux44~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N42
cyclonev_lcell_comb \reg_file|Mux44~3 (
// Equation(s):
// \reg_file|Mux44~3_combout  = ( \reg_file|data[11][19]~q  & ( \controller|rs2[3]~1_combout  & ( (!\controller|rs2[2]~0_combout ) # (\reg_file|data[15][19]~q ) ) ) ) # ( !\reg_file|data[11][19]~q  & ( \controller|rs2[3]~1_combout  & ( 
// (\reg_file|data[15][19]~q  & \controller|rs2[2]~0_combout ) ) ) ) # ( \reg_file|data[11][19]~q  & ( !\controller|rs2[3]~1_combout  & ( (!\controller|rs2[2]~0_combout  & (\reg_file|data[3][19]~q )) # (\controller|rs2[2]~0_combout  & 
// ((\reg_file|data[7][19]~q ))) ) ) ) # ( !\reg_file|data[11][19]~q  & ( !\controller|rs2[3]~1_combout  & ( (!\controller|rs2[2]~0_combout  & (\reg_file|data[3][19]~q )) # (\controller|rs2[2]~0_combout  & ((\reg_file|data[7][19]~q ))) ) ) )

	.dataa(!\reg_file|data[3][19]~q ),
	.datab(!\reg_file|data[7][19]~q ),
	.datac(!\reg_file|data[15][19]~q ),
	.datad(!\controller|rs2[2]~0_combout ),
	.datae(!\reg_file|data[11][19]~q ),
	.dataf(!\controller|rs2[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux44~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux44~3 .extended_lut = "off";
defparam \reg_file|Mux44~3 .lut_mask = 64'h55335533000FFF0F;
defparam \reg_file|Mux44~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N20
dffeas \reg_file|data[14][19] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[19]~42_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[14][31]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[14][19]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[14][19] .is_wysiwyg = "true";
defparam \reg_file|data[14][19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N54
cyclonev_lcell_comb \reg_file|Mux44~2 (
// Equation(s):
// \reg_file|Mux44~2_combout  = ( \reg_file|data[6][19]~q  & ( \reg_file|data[10][19]~q  & ( (!\controller|rs2[2]~0_combout  & (((\controller|rs2[3]~1_combout )) # (\reg_file|data[2][19]~q ))) # (\controller|rs2[2]~0_combout  & 
// (((!\controller|rs2[3]~1_combout ) # (\reg_file|data[14][19]~q )))) ) ) ) # ( !\reg_file|data[6][19]~q  & ( \reg_file|data[10][19]~q  & ( (!\controller|rs2[2]~0_combout  & (((\controller|rs2[3]~1_combout )) # (\reg_file|data[2][19]~q ))) # 
// (\controller|rs2[2]~0_combout  & (((\reg_file|data[14][19]~q  & \controller|rs2[3]~1_combout )))) ) ) ) # ( \reg_file|data[6][19]~q  & ( !\reg_file|data[10][19]~q  & ( (!\controller|rs2[2]~0_combout  & (\reg_file|data[2][19]~q  & 
// ((!\controller|rs2[3]~1_combout )))) # (\controller|rs2[2]~0_combout  & (((!\controller|rs2[3]~1_combout ) # (\reg_file|data[14][19]~q )))) ) ) ) # ( !\reg_file|data[6][19]~q  & ( !\reg_file|data[10][19]~q  & ( (!\controller|rs2[2]~0_combout  & 
// (\reg_file|data[2][19]~q  & ((!\controller|rs2[3]~1_combout )))) # (\controller|rs2[2]~0_combout  & (((\reg_file|data[14][19]~q  & \controller|rs2[3]~1_combout )))) ) ) )

	.dataa(!\controller|rs2[2]~0_combout ),
	.datab(!\reg_file|data[2][19]~q ),
	.datac(!\reg_file|data[14][19]~q ),
	.datad(!\controller|rs2[3]~1_combout ),
	.datae(!\reg_file|data[6][19]~q ),
	.dataf(!\reg_file|data[10][19]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux44~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux44~2 .extended_lut = "off";
defparam \reg_file|Mux44~2 .lut_mask = 64'h2205770522AF77AF;
defparam \reg_file|Mux44~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y24_N0
cyclonev_lcell_comb \reg_file|Mux44~4 (
// Equation(s):
// \reg_file|Mux44~4_combout  = ( \reg_file|Mux44~3_combout  & ( \reg_file|Mux44~2_combout  & ( ((!\controller|rs2[0]~2_combout  & (\reg_file|Mux44~1_combout )) # (\controller|rs2[0]~2_combout  & ((\reg_file|Mux44~0_combout )))) # 
// (\controller|rs2[1]~3_combout ) ) ) ) # ( !\reg_file|Mux44~3_combout  & ( \reg_file|Mux44~2_combout  & ( (!\controller|rs2[0]~2_combout  & (\reg_file|Mux44~1_combout  & ((!\controller|rs2[1]~3_combout )))) # (\controller|rs2[0]~2_combout  & 
// (((\controller|rs2[1]~3_combout ) # (\reg_file|Mux44~0_combout )))) ) ) ) # ( \reg_file|Mux44~3_combout  & ( !\reg_file|Mux44~2_combout  & ( (!\controller|rs2[0]~2_combout  & (((\controller|rs2[1]~3_combout )) # (\reg_file|Mux44~1_combout ))) # 
// (\controller|rs2[0]~2_combout  & (((\reg_file|Mux44~0_combout  & !\controller|rs2[1]~3_combout )))) ) ) ) # ( !\reg_file|Mux44~3_combout  & ( !\reg_file|Mux44~2_combout  & ( (!\controller|rs2[1]~3_combout  & ((!\controller|rs2[0]~2_combout  & 
// (\reg_file|Mux44~1_combout )) # (\controller|rs2[0]~2_combout  & ((\reg_file|Mux44~0_combout ))))) ) ) )

	.dataa(!\reg_file|Mux44~1_combout ),
	.datab(!\reg_file|Mux44~0_combout ),
	.datac(!\controller|rs2[0]~2_combout ),
	.datad(!\controller|rs2[1]~3_combout ),
	.datae(!\reg_file|Mux44~3_combout ),
	.dataf(!\reg_file|Mux44~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux44~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux44~4 .extended_lut = "off";
defparam \reg_file|Mux44~4 .lut_mask = 64'h530053F0530F53FF;
defparam \reg_file|Mux44~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N42
cyclonev_lcell_comb \rf_wrt_data_mux|out[18]~41 (
// Equation(s):
// \rf_wrt_data_mux|out[18]~41_combout  = ( \pc_plus_4_adder|Add0~73_sumout  & ( (!\rf_wrt_data_mux|out[12]~8_combout  & ((!\controller|rf_wrt_data_sel[0]~0_combout  & (\alu|Mux13~2_combout )) # (\controller|rf_wrt_data_sel[0]~0_combout  & 
// ((\dataMem|data_rtl_0|auto_generated|ram_block1a18~portadataout ))))) # (\rf_wrt_data_mux|out[12]~8_combout  & (((!\controller|rf_wrt_data_sel[0]~0_combout )))) ) ) # ( !\pc_plus_4_adder|Add0~73_sumout  & ( (!\rf_wrt_data_mux|out[12]~8_combout  & 
// ((!\controller|rf_wrt_data_sel[0]~0_combout  & (\alu|Mux13~2_combout )) # (\controller|rf_wrt_data_sel[0]~0_combout  & ((\dataMem|data_rtl_0|auto_generated|ram_block1a18~portadataout ))))) ) )

	.dataa(!\alu|Mux13~2_combout ),
	.datab(!\rf_wrt_data_mux|out[12]~8_combout ),
	.datac(!\controller|rf_wrt_data_sel[0]~0_combout ),
	.datad(!\dataMem|data_rtl_0|auto_generated|ram_block1a18~portadataout ),
	.datae(gnd),
	.dataf(!\pc_plus_4_adder|Add0~73_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[18]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[18]~41 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[18]~41 .lut_mask = 64'h404C404C707C707C;
defparam \rf_wrt_data_mux|out[18]~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y21_N20
dffeas \reg_file|data[0][18] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[18]~41_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[0][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[0][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[0][18] .is_wysiwyg = "true";
defparam \reg_file|data[0][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y22_N38
dffeas \reg_file|data[1][18] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[18]~41_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[1][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[1][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[1][18] .is_wysiwyg = "true";
defparam \reg_file|data[1][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N12
cyclonev_lcell_comb \reg_file|Mux45~0 (
// Equation(s):
// \reg_file|Mux45~0_combout  = ( \reg_file|data[2][18]~q  & ( \reg_file|data[1][18]~q  & ( (!\controller|rs2[0]~2_combout  & ((!\controller|rs2[1]~3_combout ) # ((\reg_file|data[3][18]~q )))) # (\controller|rs2[0]~2_combout  & (((\reg_file|data[0][18]~q )) 
// # (\controller|rs2[1]~3_combout ))) ) ) ) # ( !\reg_file|data[2][18]~q  & ( \reg_file|data[1][18]~q  & ( (!\controller|rs2[0]~2_combout  & ((!\controller|rs2[1]~3_combout ) # ((\reg_file|data[3][18]~q )))) # (\controller|rs2[0]~2_combout  & 
// (!\controller|rs2[1]~3_combout  & (\reg_file|data[0][18]~q ))) ) ) ) # ( \reg_file|data[2][18]~q  & ( !\reg_file|data[1][18]~q  & ( (!\controller|rs2[0]~2_combout  & (\controller|rs2[1]~3_combout  & ((\reg_file|data[3][18]~q )))) # 
// (\controller|rs2[0]~2_combout  & (((\reg_file|data[0][18]~q )) # (\controller|rs2[1]~3_combout ))) ) ) ) # ( !\reg_file|data[2][18]~q  & ( !\reg_file|data[1][18]~q  & ( (!\controller|rs2[0]~2_combout  & (\controller|rs2[1]~3_combout  & 
// ((\reg_file|data[3][18]~q )))) # (\controller|rs2[0]~2_combout  & (!\controller|rs2[1]~3_combout  & (\reg_file|data[0][18]~q ))) ) ) )

	.dataa(!\controller|rs2[0]~2_combout ),
	.datab(!\controller|rs2[1]~3_combout ),
	.datac(!\reg_file|data[0][18]~q ),
	.datad(!\reg_file|data[3][18]~q ),
	.datae(!\reg_file|data[2][18]~q ),
	.dataf(!\reg_file|data[1][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux45~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux45~0 .extended_lut = "off";
defparam \reg_file|Mux45~0 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg_file|Mux45~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y22_N2
dffeas \reg_file|data[10][18] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[18]~41_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[10][31]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[10][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[10][18] .is_wysiwyg = "true";
defparam \reg_file|data[10][18] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N8
dffeas \reg_file|data[9][18] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[18]~41_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[9][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[9][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[9][18] .is_wysiwyg = "true";
defparam \reg_file|data[9][18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N33
cyclonev_lcell_comb \reg_file|Mux45~2 (
// Equation(s):
// \reg_file|Mux45~2_combout  = ( \controller|rs2[0]~2_combout  & ( \controller|rs2[1]~3_combout  & ( \reg_file|data[10][18]~q  ) ) ) # ( !\controller|rs2[0]~2_combout  & ( \controller|rs2[1]~3_combout  & ( \reg_file|data[11][18]~q  ) ) ) # ( 
// \controller|rs2[0]~2_combout  & ( !\controller|rs2[1]~3_combout  & ( \reg_file|data[8][18]~q  ) ) ) # ( !\controller|rs2[0]~2_combout  & ( !\controller|rs2[1]~3_combout  & ( \reg_file|data[9][18]~q  ) ) )

	.dataa(!\reg_file|data[11][18]~q ),
	.datab(!\reg_file|data[10][18]~q ),
	.datac(!\reg_file|data[9][18]~q ),
	.datad(!\reg_file|data[8][18]~q ),
	.datae(!\controller|rs2[0]~2_combout ),
	.dataf(!\controller|rs2[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux45~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux45~2 .extended_lut = "off";
defparam \reg_file|Mux45~2 .lut_mask = 64'h0F0F00FF55553333;
defparam \reg_file|Mux45~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y18_N38
dffeas \reg_file|data[13][18] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[18]~41_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[13][31]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[13][18]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[13][18] .is_wysiwyg = "true";
defparam \reg_file|data[13][18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N45
cyclonev_lcell_comb \reg_file|Mux45~3 (
// Equation(s):
// \reg_file|Mux45~3_combout  = ( \reg_file|data[12][18]~q  & ( \reg_file|data[13][18]~q  & ( (!\controller|rs2[1]~3_combout ) # ((!\controller|rs2[0]~2_combout  & (\reg_file|data[15][18]~q )) # (\controller|rs2[0]~2_combout  & ((\reg_file|data[14][18]~q 
// )))) ) ) ) # ( !\reg_file|data[12][18]~q  & ( \reg_file|data[13][18]~q  & ( (!\controller|rs2[1]~3_combout  & (((!\controller|rs2[0]~2_combout )))) # (\controller|rs2[1]~3_combout  & ((!\controller|rs2[0]~2_combout  & (\reg_file|data[15][18]~q )) # 
// (\controller|rs2[0]~2_combout  & ((\reg_file|data[14][18]~q ))))) ) ) ) # ( \reg_file|data[12][18]~q  & ( !\reg_file|data[13][18]~q  & ( (!\controller|rs2[1]~3_combout  & (((\controller|rs2[0]~2_combout )))) # (\controller|rs2[1]~3_combout  & 
// ((!\controller|rs2[0]~2_combout  & (\reg_file|data[15][18]~q )) # (\controller|rs2[0]~2_combout  & ((\reg_file|data[14][18]~q ))))) ) ) ) # ( !\reg_file|data[12][18]~q  & ( !\reg_file|data[13][18]~q  & ( (\controller|rs2[1]~3_combout  & 
// ((!\controller|rs2[0]~2_combout  & (\reg_file|data[15][18]~q )) # (\controller|rs2[0]~2_combout  & ((\reg_file|data[14][18]~q ))))) ) ) )

	.dataa(!\controller|rs2[1]~3_combout ),
	.datab(!\reg_file|data[15][18]~q ),
	.datac(!\reg_file|data[14][18]~q ),
	.datad(!\controller|rs2[0]~2_combout ),
	.datae(!\reg_file|data[12][18]~q ),
	.dataf(!\reg_file|data[13][18]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux45~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux45~3 .extended_lut = "off";
defparam \reg_file|Mux45~3 .lut_mask = 64'h110511AFBB05BBAF;
defparam \reg_file|Mux45~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N6
cyclonev_lcell_comb \reg_file|Mux45~4 (
// Equation(s):
// \reg_file|Mux45~4_combout  = ( \reg_file|Mux45~2_combout  & ( \reg_file|Mux45~3_combout  & ( ((!\controller|rs2[2]~0_combout  & ((\reg_file|Mux45~0_combout ))) # (\controller|rs2[2]~0_combout  & (\reg_file|Mux45~1_combout ))) # 
// (\controller|rs2[3]~1_combout ) ) ) ) # ( !\reg_file|Mux45~2_combout  & ( \reg_file|Mux45~3_combout  & ( (!\controller|rs2[3]~1_combout  & ((!\controller|rs2[2]~0_combout  & ((\reg_file|Mux45~0_combout ))) # (\controller|rs2[2]~0_combout  & 
// (\reg_file|Mux45~1_combout )))) # (\controller|rs2[3]~1_combout  & (((\controller|rs2[2]~0_combout )))) ) ) ) # ( \reg_file|Mux45~2_combout  & ( !\reg_file|Mux45~3_combout  & ( (!\controller|rs2[3]~1_combout  & ((!\controller|rs2[2]~0_combout  & 
// ((\reg_file|Mux45~0_combout ))) # (\controller|rs2[2]~0_combout  & (\reg_file|Mux45~1_combout )))) # (\controller|rs2[3]~1_combout  & (((!\controller|rs2[2]~0_combout )))) ) ) ) # ( !\reg_file|Mux45~2_combout  & ( !\reg_file|Mux45~3_combout  & ( 
// (!\controller|rs2[3]~1_combout  & ((!\controller|rs2[2]~0_combout  & ((\reg_file|Mux45~0_combout ))) # (\controller|rs2[2]~0_combout  & (\reg_file|Mux45~1_combout )))) ) ) )

	.dataa(!\reg_file|Mux45~1_combout ),
	.datab(!\reg_file|Mux45~0_combout ),
	.datac(!\controller|rs2[3]~1_combout ),
	.datad(!\controller|rs2[2]~0_combout ),
	.datae(!\reg_file|Mux45~2_combout ),
	.dataf(!\reg_file|Mux45~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux45~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux45~4 .extended_lut = "off";
defparam \reg_file|Mux45~4 .lut_mask = 64'h30503F50305F3F5F;
defparam \reg_file|Mux45~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N3
cyclonev_lcell_comb \alu_in2_mux|out[20]~24 (
// Equation(s):
// \alu_in2_mux|out[20]~24_combout  = ( \alu_in2_mux|out[0]~0_combout  & ( (!\alu_in2_mux|out[29]~1_combout  & !\reg_file|Mux43~4_combout ) ) ) # ( !\alu_in2_mux|out[0]~0_combout  & ( !\alu_in2_mux|out[29]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_in2_mux|out[29]~1_combout ),
	.datad(!\reg_file|Mux43~4_combout ),
	.datae(gnd),
	.dataf(!\alu_in2_mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_in2_mux|out[20]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_in2_mux|out[20]~24 .extended_lut = "off";
defparam \alu_in2_mux|out[20]~24 .lut_mask = 64'hF0F0F0F0F000F000;
defparam \alu_in2_mux|out[20]~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y25_N48
cyclonev_lcell_comb \alu|Mux11~1 (
// Equation(s):
// \alu|Mux11~1_combout  = ( \controller|WideOr3~2_combout  & ( \reg_file|Mux11~4_combout  & ( !\alu_in2_mux|out[20]~24_combout  $ (!\controller|WideOr2~2_combout ) ) ) ) # ( !\controller|WideOr3~2_combout  & ( \reg_file|Mux11~4_combout  & ( 
// (\alu_in2_mux|out[20]~24_combout  & !\controller|WideOr2~2_combout ) ) ) ) # ( \controller|WideOr3~2_combout  & ( !\reg_file|Mux11~4_combout  & ( (!\controller|WideOr2~2_combout ) # (\alu_in2_mux|out[20]~24_combout ) ) ) ) # ( 
// !\controller|WideOr3~2_combout  & ( !\reg_file|Mux11~4_combout  & ( !\alu_in2_mux|out[20]~24_combout  $ (\controller|WideOr2~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\alu_in2_mux|out[20]~24_combout ),
	.datac(!\controller|WideOr2~2_combout ),
	.datad(gnd),
	.datae(!\controller|WideOr3~2_combout ),
	.dataf(!\reg_file|Mux11~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux11~1 .extended_lut = "off";
defparam \alu|Mux11~1 .lut_mask = 64'hC3C3F3F330303C3C;
defparam \alu|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N48
cyclonev_lcell_comb \alu|Mux11~0 (
// Equation(s):
// \alu|Mux11~0_combout  = ( \controller|WideOr3~2_combout  & ( \alu_in2_mux|out[20]~24_combout  & ( (!\controller|WideOr2~2_combout  & ((\alu|Add1~97_sumout ))) # (\controller|WideOr2~2_combout  & (\reg_file|Mux11~4_combout )) ) ) ) # ( 
// !\controller|WideOr3~2_combout  & ( \alu_in2_mux|out[20]~24_combout  & ( (!\controller|WideOr2~2_combout  & \alu|Add0~93_sumout ) ) ) ) # ( \controller|WideOr3~2_combout  & ( !\alu_in2_mux|out[20]~24_combout  & ( (\alu|Add1~97_sumout ) # 
// (\controller|WideOr2~2_combout ) ) ) ) # ( !\controller|WideOr3~2_combout  & ( !\alu_in2_mux|out[20]~24_combout  & ( (!\controller|WideOr2~2_combout  & ((\alu|Add0~93_sumout ))) # (\controller|WideOr2~2_combout  & (\reg_file|Mux11~4_combout )) ) ) )

	.dataa(!\reg_file|Mux11~4_combout ),
	.datab(!\controller|WideOr2~2_combout ),
	.datac(!\alu|Add1~97_sumout ),
	.datad(!\alu|Add0~93_sumout ),
	.datae(!\controller|WideOr3~2_combout ),
	.dataf(!\alu_in2_mux|out[20]~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux11~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux11~0 .extended_lut = "off";
defparam \alu|Mux11~0 .lut_mask = 64'h11DD3F3F00CC1D1D;
defparam \alu|Mux11~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N54
cyclonev_lcell_comb \alu|Mux11~2 (
// Equation(s):
// \alu|Mux11~2_combout  = ( \alu|Mux11~0_combout  & ( (!\alu|Mux12~0_combout  & (((\alu|Mux12~1_combout )))) # (\alu|Mux12~0_combout  & ((!\alu|Mux12~1_combout  & (\alu|Mux11~1_combout )) # (\alu|Mux12~1_combout  & ((\alu_in2_mux|out[4]~21_combout ))))) ) ) 
// # ( !\alu|Mux11~0_combout  & ( (\alu|Mux12~0_combout  & ((!\alu|Mux12~1_combout  & (\alu|Mux11~1_combout )) # (\alu|Mux12~1_combout  & ((\alu_in2_mux|out[4]~21_combout ))))) ) )

	.dataa(!\alu|Mux12~0_combout ),
	.datab(!\alu|Mux11~1_combout ),
	.datac(!\alu|Mux12~1_combout ),
	.datad(!\alu_in2_mux|out[4]~21_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux11~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux11~2 .extended_lut = "off";
defparam \alu|Mux11~2 .lut_mask = 64'h101510151A1F1A1F;
defparam \alu|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N3
cyclonev_lcell_comb \rf_wrt_data_mux|out[20]~43 (
// Equation(s):
// \rf_wrt_data_mux|out[20]~43_combout  = ( \alu|Mux11~2_combout  & ( (!\controller|rf_wrt_data_sel[0]~0_combout  & (((!\rf_wrt_data_mux|out[12]~8_combout ) # (\pc_plus_4_adder|Add0~81_sumout )))) # (\controller|rf_wrt_data_sel[0]~0_combout  & 
// (\dataMem|data_rtl_0|auto_generated|ram_block1a20  & (!\rf_wrt_data_mux|out[12]~8_combout ))) ) ) # ( !\alu|Mux11~2_combout  & ( (!\controller|rf_wrt_data_sel[0]~0_combout  & (((\rf_wrt_data_mux|out[12]~8_combout  & \pc_plus_4_adder|Add0~81_sumout )))) # 
// (\controller|rf_wrt_data_sel[0]~0_combout  & (\dataMem|data_rtl_0|auto_generated|ram_block1a20  & (!\rf_wrt_data_mux|out[12]~8_combout ))) ) )

	.dataa(!\controller|rf_wrt_data_sel[0]~0_combout ),
	.datab(!\dataMem|data_rtl_0|auto_generated|ram_block1a20 ),
	.datac(!\rf_wrt_data_mux|out[12]~8_combout ),
	.datad(!\pc_plus_4_adder|Add0~81_sumout ),
	.datae(gnd),
	.dataf(!\alu|Mux11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[20]~43_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[20]~43 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[20]~43 .lut_mask = 64'h101A101AB0BAB0BA;
defparam \rf_wrt_data_mux|out[20]~43 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y20_N20
dffeas \reg_file|data[1][20] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[20]~43_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[1][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[1][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[1][20] .is_wysiwyg = "true";
defparam \reg_file|data[1][20] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N26
dffeas \reg_file|data[13][20] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[20]~43_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[13][31]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[13][20]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[13][20] .is_wysiwyg = "true";
defparam \reg_file|data[13][20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N21
cyclonev_lcell_comb \reg_file|Mux11~1 (
// Equation(s):
// \reg_file|Mux11~1_combout  = ( \reg_file|data[13][20]~q  & ( \reg_file|data[9][20]~q  & ( ((!\controller|rs1[2]~3_combout  & ((\reg_file|data[1][20]~q ))) # (\controller|rs1[2]~3_combout  & (\reg_file|data[5][20]~q ))) # (\controller|rs1[3]~4_combout ) ) 
// ) ) # ( !\reg_file|data[13][20]~q  & ( \reg_file|data[9][20]~q  & ( (!\controller|rs1[3]~4_combout  & ((!\controller|rs1[2]~3_combout  & ((\reg_file|data[1][20]~q ))) # (\controller|rs1[2]~3_combout  & (\reg_file|data[5][20]~q )))) # 
// (\controller|rs1[3]~4_combout  & (((!\controller|rs1[2]~3_combout )))) ) ) ) # ( \reg_file|data[13][20]~q  & ( !\reg_file|data[9][20]~q  & ( (!\controller|rs1[3]~4_combout  & ((!\controller|rs1[2]~3_combout  & ((\reg_file|data[1][20]~q ))) # 
// (\controller|rs1[2]~3_combout  & (\reg_file|data[5][20]~q )))) # (\controller|rs1[3]~4_combout  & (((\controller|rs1[2]~3_combout )))) ) ) ) # ( !\reg_file|data[13][20]~q  & ( !\reg_file|data[9][20]~q  & ( (!\controller|rs1[3]~4_combout  & 
// ((!\controller|rs1[2]~3_combout  & ((\reg_file|data[1][20]~q ))) # (\controller|rs1[2]~3_combout  & (\reg_file|data[5][20]~q )))) ) ) )

	.dataa(!\reg_file|data[5][20]~q ),
	.datab(!\controller|rs1[3]~4_combout ),
	.datac(!\controller|rs1[2]~3_combout ),
	.datad(!\reg_file|data[1][20]~q ),
	.datae(!\reg_file|data[13][20]~q ),
	.dataf(!\reg_file|data[9][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux11~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux11~1 .extended_lut = "off";
defparam \reg_file|Mux11~1 .lut_mask = 64'h04C407C734F437F7;
defparam \reg_file|Mux11~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N9
cyclonev_lcell_comb \reg_file|Mux11~3 (
// Equation(s):
// \reg_file|Mux11~3_combout  = ( \controller|rs1[2]~3_combout  & ( \reg_file|data[3][20]~q  & ( (!\controller|rs1[3]~4_combout  & ((\reg_file|data[7][20]~q ))) # (\controller|rs1[3]~4_combout  & (\reg_file|data[15][20]~q )) ) ) ) # ( 
// !\controller|rs1[2]~3_combout  & ( \reg_file|data[3][20]~q  & ( (!\controller|rs1[3]~4_combout ) # (\reg_file|data[11][20]~q ) ) ) ) # ( \controller|rs1[2]~3_combout  & ( !\reg_file|data[3][20]~q  & ( (!\controller|rs1[3]~4_combout  & 
// ((\reg_file|data[7][20]~q ))) # (\controller|rs1[3]~4_combout  & (\reg_file|data[15][20]~q )) ) ) ) # ( !\controller|rs1[2]~3_combout  & ( !\reg_file|data[3][20]~q  & ( (\controller|rs1[3]~4_combout  & \reg_file|data[11][20]~q ) ) ) )

	.dataa(!\reg_file|data[15][20]~q ),
	.datab(!\controller|rs1[3]~4_combout ),
	.datac(!\reg_file|data[11][20]~q ),
	.datad(!\reg_file|data[7][20]~q ),
	.datae(!\controller|rs1[2]~3_combout ),
	.dataf(!\reg_file|data[3][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux11~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux11~3 .extended_lut = "off";
defparam \reg_file|Mux11~3 .lut_mask = 64'h030311DDCFCF11DD;
defparam \reg_file|Mux11~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N48
cyclonev_lcell_comb \reg_file|Mux11~2 (
// Equation(s):
// \reg_file|Mux11~2_combout  = ( \reg_file|data[2][20]~q  & ( \reg_file|data[10][20]~q  & ( (!\controller|rs1[2]~3_combout ) # ((!\controller|rs1[3]~4_combout  & ((\reg_file|data[6][20]~q ))) # (\controller|rs1[3]~4_combout  & (\reg_file|data[14][20]~q ))) 
// ) ) ) # ( !\reg_file|data[2][20]~q  & ( \reg_file|data[10][20]~q  & ( (!\controller|rs1[3]~4_combout  & (((\reg_file|data[6][20]~q  & \controller|rs1[2]~3_combout )))) # (\controller|rs1[3]~4_combout  & (((!\controller|rs1[2]~3_combout )) # 
// (\reg_file|data[14][20]~q ))) ) ) ) # ( \reg_file|data[2][20]~q  & ( !\reg_file|data[10][20]~q  & ( (!\controller|rs1[3]~4_combout  & (((!\controller|rs1[2]~3_combout ) # (\reg_file|data[6][20]~q )))) # (\controller|rs1[3]~4_combout  & 
// (\reg_file|data[14][20]~q  & ((\controller|rs1[2]~3_combout )))) ) ) ) # ( !\reg_file|data[2][20]~q  & ( !\reg_file|data[10][20]~q  & ( (\controller|rs1[2]~3_combout  & ((!\controller|rs1[3]~4_combout  & ((\reg_file|data[6][20]~q ))) # 
// (\controller|rs1[3]~4_combout  & (\reg_file|data[14][20]~q )))) ) ) )

	.dataa(!\reg_file|data[14][20]~q ),
	.datab(!\controller|rs1[3]~4_combout ),
	.datac(!\reg_file|data[6][20]~q ),
	.datad(!\controller|rs1[2]~3_combout ),
	.datae(!\reg_file|data[2][20]~q ),
	.dataf(!\reg_file|data[10][20]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux11~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux11~2 .extended_lut = "off";
defparam \reg_file|Mux11~2 .lut_mask = 64'h001DCC1D331DFF1D;
defparam \reg_file|Mux11~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N30
cyclonev_lcell_comb \reg_file|Mux11~4 (
// Equation(s):
// \reg_file|Mux11~4_combout  = ( \controller|rs1[1]~2_combout  & ( \reg_file|Mux11~2_combout  & ( (!\controller|rs1[0]~1_combout ) # (\reg_file|Mux11~3_combout ) ) ) ) # ( !\controller|rs1[1]~2_combout  & ( \reg_file|Mux11~2_combout  & ( 
// (!\controller|rs1[0]~1_combout  & (\reg_file|Mux11~0_combout )) # (\controller|rs1[0]~1_combout  & ((\reg_file|Mux11~1_combout ))) ) ) ) # ( \controller|rs1[1]~2_combout  & ( !\reg_file|Mux11~2_combout  & ( (\controller|rs1[0]~1_combout  & 
// \reg_file|Mux11~3_combout ) ) ) ) # ( !\controller|rs1[1]~2_combout  & ( !\reg_file|Mux11~2_combout  & ( (!\controller|rs1[0]~1_combout  & (\reg_file|Mux11~0_combout )) # (\controller|rs1[0]~1_combout  & ((\reg_file|Mux11~1_combout ))) ) ) )

	.dataa(!\reg_file|Mux11~0_combout ),
	.datab(!\reg_file|Mux11~1_combout ),
	.datac(!\controller|rs1[0]~1_combout ),
	.datad(!\reg_file|Mux11~3_combout ),
	.datae(!\controller|rs1[1]~2_combout ),
	.dataf(!\reg_file|Mux11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux11~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux11~4 .extended_lut = "off";
defparam \reg_file|Mux11~4 .lut_mask = 64'h5353000F5353F0FF;
defparam \reg_file|Mux11~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N27
cyclonev_lcell_comb \alu|Mux31~4 (
// Equation(s):
// \alu|Mux31~4_combout  = ( !\reg_file|Mux12~4_combout  & ( (!\reg_file|Mux9~4_combout  & (!\reg_file|Mux11~4_combout  & (!\reg_file|Mux10~4_combout  & !\reg_file|Mux8~4_combout ))) ) )

	.dataa(!\reg_file|Mux9~4_combout ),
	.datab(!\reg_file|Mux11~4_combout ),
	.datac(!\reg_file|Mux10~4_combout ),
	.datad(!\reg_file|Mux8~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux12~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux31~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux31~4 .extended_lut = "off";
defparam \alu|Mux31~4 .lut_mask = 64'h8000800000000000;
defparam \alu|Mux31~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N42
cyclonev_lcell_comb \alu|Mux31~5 (
// Equation(s):
// \alu|Mux31~5_combout  = ( !\reg_file|Mux5~4_combout  & ( !\reg_file|Mux2~4_combout  & ( (!\reg_file|Mux1~4_combout  & (!\reg_file|Mux4~4_combout  & !\reg_file|Mux6~4_combout )) ) ) )

	.dataa(!\reg_file|Mux1~4_combout ),
	.datab(gnd),
	.datac(!\reg_file|Mux4~4_combout ),
	.datad(!\reg_file|Mux6~4_combout ),
	.datae(!\reg_file|Mux5~4_combout ),
	.dataf(!\reg_file|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux31~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux31~5 .extended_lut = "off";
defparam \alu|Mux31~5 .lut_mask = 64'hA000000000000000;
defparam \alu|Mux31~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N54
cyclonev_lcell_comb \alu|Mux31~6 (
// Equation(s):
// \alu|Mux31~6_combout  = ( \alu|Mux31~4_combout  & ( \alu|Mux31~5_combout  & ( (!\reg_file|Mux13~4_combout  & (\controller|WideOr2~2_combout  & (!\reg_file|Mux7~4_combout  & !\reg_file|Mux3~4_combout ))) ) ) )

	.dataa(!\reg_file|Mux13~4_combout ),
	.datab(!\controller|WideOr2~2_combout ),
	.datac(!\reg_file|Mux7~4_combout ),
	.datad(!\reg_file|Mux3~4_combout ),
	.datae(!\alu|Mux31~4_combout ),
	.dataf(!\alu|Mux31~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux31~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux31~6 .extended_lut = "off";
defparam \alu|Mux31~6 .lut_mask = 64'h0000000000002000;
defparam \alu|Mux31~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N0
cyclonev_lcell_comb \alu|Mux31~3 (
// Equation(s):
// \alu|Mux31~3_combout  = ( !\reg_file|Mux17~4_combout  & ( !\reg_file|Mux16~4_combout  & ( (!\reg_file|Mux15~4_combout  & (!\reg_file|Mux18~4_combout  & (!\reg_file|Mux19~4_combout  & !\reg_file|Mux14~4_combout ))) ) ) )

	.dataa(!\reg_file|Mux15~4_combout ),
	.datab(!\reg_file|Mux18~4_combout ),
	.datac(!\reg_file|Mux19~4_combout ),
	.datad(!\reg_file|Mux14~4_combout ),
	.datae(!\reg_file|Mux17~4_combout ),
	.dataf(!\reg_file|Mux16~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux31~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux31~3 .extended_lut = "off";
defparam \alu|Mux31~3 .lut_mask = 64'h8000000000000000;
defparam \alu|Mux31~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N36
cyclonev_lcell_comb \alu|Mux31~7 (
// Equation(s):
// \alu|Mux31~7_combout  = ( \alu|Mux31~6_combout  & ( \alu|Mux31~3_combout  & ( (!\reg_file|Mux0~4_combout  & (((!\alu|Mux31~1_combout ) # (!\alu|Mux31~2_combout )) # (\reg_file|Mux25~4_combout ))) ) ) ) # ( !\alu|Mux31~6_combout  & ( \alu|Mux31~3_combout  
// & ( !\reg_file|Mux0~4_combout  ) ) ) # ( \alu|Mux31~6_combout  & ( !\alu|Mux31~3_combout  & ( !\reg_file|Mux0~4_combout  ) ) ) # ( !\alu|Mux31~6_combout  & ( !\alu|Mux31~3_combout  & ( !\reg_file|Mux0~4_combout  ) ) )

	.dataa(!\reg_file|Mux0~4_combout ),
	.datab(!\reg_file|Mux25~4_combout ),
	.datac(!\alu|Mux31~1_combout ),
	.datad(!\alu|Mux31~2_combout ),
	.datae(!\alu|Mux31~6_combout ),
	.dataf(!\alu|Mux31~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux31~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux31~7 .extended_lut = "off";
defparam \alu|Mux31~7 .lut_mask = 64'hAAAAAAAAAAAAAAA2;
defparam \alu|Mux31~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N42
cyclonev_lcell_comb \alu|Mux31~19 (
// Equation(s):
// \alu|Mux31~19_combout  = ( \reg_file|Mux31~4_combout  & ( \controller|WideOr3~2_combout  & ( (!\controller|alu_op[4]~1_combout  & (((!\controller|WideOr1~2_combout ) # (!\alu_in2_mux|out[0]~7_combout )) # (\controller|WideOr2~2_combout ))) ) ) ) # ( 
// !\reg_file|Mux31~4_combout  & ( \controller|WideOr3~2_combout  & ( (!\controller|alu_op[4]~1_combout  & ((!\controller|WideOr2~2_combout ) # ((\alu_in2_mux|out[0]~7_combout ) # (\controller|WideOr1~2_combout )))) ) ) ) # ( \reg_file|Mux31~4_combout  & ( 
// !\controller|WideOr3~2_combout  & ( (!\controller|alu_op[4]~1_combout  & ((!\controller|WideOr2~2_combout ) # ((!\controller|WideOr1~2_combout  & \alu_in2_mux|out[0]~7_combout )))) ) ) ) # ( !\reg_file|Mux31~4_combout  & ( !\controller|WideOr3~2_combout  
// & ( (!\controller|alu_op[4]~1_combout  & ((!\controller|WideOr2~2_combout ) # ((\controller|WideOr1~2_combout  & !\alu_in2_mux|out[0]~7_combout )))) ) ) )

	.dataa(!\controller|WideOr2~2_combout ),
	.datab(!\controller|WideOr1~2_combout ),
	.datac(!\controller|alu_op[4]~1_combout ),
	.datad(!\alu_in2_mux|out[0]~7_combout ),
	.datae(!\reg_file|Mux31~4_combout ),
	.dataf(!\controller|WideOr3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux31~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux31~19 .extended_lut = "off";
defparam \alu|Mux31~19 .lut_mask = 64'hB0A0A0E0B0F0F0D0;
defparam \alu|Mux31~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N12
cyclonev_lcell_comb \alu|Mux31~0 (
// Equation(s):
// \alu|Mux31~0_combout  = ( \controller|WideOr2~2_combout  & ( \controller|WideOr3~2_combout  & ( (\alu|Mux31~19_combout  & ((!\controller|WideOr1~2_combout ) # (!\alu|Add0~13_sumout ))) ) ) ) # ( !\controller|WideOr2~2_combout  & ( 
// \controller|WideOr3~2_combout  & ( (\alu|Mux31~19_combout  & ((\controller|WideOr1~2_combout ) # (\alu|Add1~13_sumout ))) ) ) ) # ( \controller|WideOr2~2_combout  & ( !\controller|WideOr3~2_combout  & ( \alu|Mux31~19_combout  ) ) ) # ( 
// !\controller|WideOr2~2_combout  & ( !\controller|WideOr3~2_combout  & ( (\alu|Mux31~19_combout  & \alu|Add0~13_sumout ) ) ) )

	.dataa(!\alu|Add1~13_sumout ),
	.datab(!\alu|Mux31~19_combout ),
	.datac(!\controller|WideOr1~2_combout ),
	.datad(!\alu|Add0~13_sumout ),
	.datae(!\controller|WideOr2~2_combout ),
	.dataf(!\controller|WideOr3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux31~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux31~0 .extended_lut = "off";
defparam \alu|Mux31~0 .lut_mask = 64'h0033333313133330;
defparam \alu|Mux31~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N33
cyclonev_lcell_comb \alu|Mux31~8 (
// Equation(s):
// \alu|Mux31~8_combout  = ( \alu|Mux31~7_combout  & ( \alu|Mux31~0_combout  & ( !\controller|WideOr0~3_combout  ) ) ) # ( !\alu|Mux31~7_combout  & ( \alu|Mux31~0_combout  & ( !\controller|WideOr0~3_combout  ) ) ) # ( !\alu|Mux31~7_combout  & ( 
// !\alu|Mux31~0_combout  & ( (\alu|Selector1~0_combout  & !\controller|WideOr0~3_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu|Selector1~0_combout ),
	.datad(!\controller|WideOr0~3_combout ),
	.datae(!\alu|Mux31~7_combout ),
	.dataf(!\alu|Mux31~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux31~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux31~8 .extended_lut = "off";
defparam \alu|Mux31~8 .lut_mask = 64'h0F000000FF00FF00;
defparam \alu|Mux31~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N9
cyclonev_lcell_comb \alu|Mux31~11 (
// Equation(s):
// \alu|Mux31~11_combout  = ( !\controller|WideOr1~2_combout  & ( \controller|WideOr3~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|WideOr3~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|WideOr1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux31~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux31~11 .extended_lut = "off";
defparam \alu|Mux31~11 .lut_mask = 64'h0F0F0F0F00000000;
defparam \alu|Mux31~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y24_N0
cyclonev_lcell_comb \alu_in2_mux|out[31]~9 (
// Equation(s):
// \alu_in2_mux|out[31]~9_combout  = ( \alu_in2_mux|out[0]~0_combout  & ( (!\reg_file|Mux32~4_combout  & !\alu_in2_mux|out[29]~1_combout ) ) ) # ( !\alu_in2_mux|out[0]~0_combout  & ( !\alu_in2_mux|out[29]~1_combout  ) )

	.dataa(!\reg_file|Mux32~4_combout ),
	.datab(gnd),
	.datac(!\alu_in2_mux|out[29]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_in2_mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_in2_mux|out[31]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_in2_mux|out[31]~9 .extended_lut = "off";
defparam \alu_in2_mux|out[31]~9 .lut_mask = 64'hF0F0F0F0A0A0A0A0;
defparam \alu_in2_mux|out[31]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y24_N21
cyclonev_lcell_comb \alu_in2_mux|out[30]~8 (
// Equation(s):
// \alu_in2_mux|out[30]~8_combout  = ( \alu_in2_mux|out[0]~0_combout  & ( (!\alu_in2_mux|out[29]~1_combout  & !\reg_file|Mux33~4_combout ) ) ) # ( !\alu_in2_mux|out[0]~0_combout  & ( !\alu_in2_mux|out[29]~1_combout  ) )

	.dataa(!\alu_in2_mux|out[29]~1_combout ),
	.datab(gnd),
	.datac(!\reg_file|Mux33~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_in2_mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_in2_mux|out[30]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_in2_mux|out[30]~8 .extended_lut = "off";
defparam \alu_in2_mux|out[30]~8 .lut_mask = 64'hAAAAAAAAA0A0A0A0;
defparam \alu_in2_mux|out[30]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y24_N42
cyclonev_lcell_comb \alu|Equal0~0 (
// Equation(s):
// \alu|Equal0~0_combout  = ( \alu_in2_mux|out[31]~9_combout  & ( \alu_in2_mux|out[30]~8_combout  & ( (!\reg_file|Mux0~4_combout  & (!\reg_file|Mux1~4_combout  & (!\reg_file|Mux2~4_combout  $ (!\alu_in2_mux|out[29]~2_combout )))) ) ) ) # ( 
// !\alu_in2_mux|out[31]~9_combout  & ( \alu_in2_mux|out[30]~8_combout  & ( (\reg_file|Mux0~4_combout  & (!\reg_file|Mux1~4_combout  & (!\reg_file|Mux2~4_combout  $ (!\alu_in2_mux|out[29]~2_combout )))) ) ) ) # ( \alu_in2_mux|out[31]~9_combout  & ( 
// !\alu_in2_mux|out[30]~8_combout  & ( (!\reg_file|Mux0~4_combout  & (\reg_file|Mux1~4_combout  & (!\reg_file|Mux2~4_combout  $ (!\alu_in2_mux|out[29]~2_combout )))) ) ) ) # ( !\alu_in2_mux|out[31]~9_combout  & ( !\alu_in2_mux|out[30]~8_combout  & ( 
// (\reg_file|Mux0~4_combout  & (\reg_file|Mux1~4_combout  & (!\reg_file|Mux2~4_combout  $ (!\alu_in2_mux|out[29]~2_combout )))) ) ) )

	.dataa(!\reg_file|Mux0~4_combout ),
	.datab(!\reg_file|Mux2~4_combout ),
	.datac(!\reg_file|Mux1~4_combout ),
	.datad(!\alu_in2_mux|out[29]~2_combout ),
	.datae(!\alu_in2_mux|out[31]~9_combout ),
	.dataf(!\alu_in2_mux|out[30]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal0~0 .extended_lut = "off";
defparam \alu|Equal0~0 .lut_mask = 64'h0104020810402080;
defparam \alu|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N39
cyclonev_lcell_comb \alu_in2_mux|out[28]~30 (
// Equation(s):
// \alu_in2_mux|out[28]~30_combout  = ( !\alu_in2_mux|out[29]~1_combout  & ( (!\reg_file|Mux35~4_combout ) # (!\alu_in2_mux|out[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|Mux35~4_combout ),
	.datad(!\alu_in2_mux|out[0]~0_combout ),
	.datae(gnd),
	.dataf(!\alu_in2_mux|out[29]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_in2_mux|out[28]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_in2_mux|out[28]~30 .extended_lut = "off";
defparam \alu_in2_mux|out[28]~30 .lut_mask = 64'hFFF0FFF000000000;
defparam \alu_in2_mux|out[28]~30 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N42
cyclonev_lcell_comb \alu|LessThan1~21 (
// Equation(s):
// \alu|LessThan1~21_combout  = ( \alu_in2_mux|out[27]~29_combout  & ( \alu_in2_mux|out[26]~28_combout  & ( (!\reg_file|Mux3~4_combout  & (\alu_in2_mux|out[28]~30_combout  & ((\reg_file|Mux4~4_combout ) # (\reg_file|Mux5~4_combout )))) # 
// (\reg_file|Mux3~4_combout  & (((\reg_file|Mux4~4_combout ) # (\reg_file|Mux5~4_combout )) # (\alu_in2_mux|out[28]~30_combout ))) ) ) ) # ( !\alu_in2_mux|out[27]~29_combout  & ( \alu_in2_mux|out[26]~28_combout  & ( (!\reg_file|Mux3~4_combout  & 
// (\alu_in2_mux|out[28]~30_combout  & (\reg_file|Mux5~4_combout  & \reg_file|Mux4~4_combout ))) # (\reg_file|Mux3~4_combout  & (((\reg_file|Mux5~4_combout  & \reg_file|Mux4~4_combout )) # (\alu_in2_mux|out[28]~30_combout ))) ) ) ) # ( 
// \alu_in2_mux|out[27]~29_combout  & ( !\alu_in2_mux|out[26]~28_combout  & ( (!\reg_file|Mux3~4_combout  & (\alu_in2_mux|out[28]~30_combout  & \reg_file|Mux4~4_combout )) # (\reg_file|Mux3~4_combout  & ((\reg_file|Mux4~4_combout ) # 
// (\alu_in2_mux|out[28]~30_combout ))) ) ) ) # ( !\alu_in2_mux|out[27]~29_combout  & ( !\alu_in2_mux|out[26]~28_combout  & ( (\reg_file|Mux3~4_combout  & \alu_in2_mux|out[28]~30_combout ) ) ) )

	.dataa(!\reg_file|Mux3~4_combout ),
	.datab(!\alu_in2_mux|out[28]~30_combout ),
	.datac(!\reg_file|Mux5~4_combout ),
	.datad(!\reg_file|Mux4~4_combout ),
	.datae(!\alu_in2_mux|out[27]~29_combout ),
	.dataf(!\alu_in2_mux|out[26]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan1~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan1~21 .extended_lut = "off";
defparam \alu|LessThan1~21 .lut_mask = 64'h1111117711171777;
defparam \alu|LessThan1~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N54
cyclonev_lcell_comb \alu|LessThan0~0 (
// Equation(s):
// \alu|LessThan0~0_combout  = ( \reg_file|Mux3~4_combout  & ( \alu_in2_mux|out[29]~1_combout  & ( \reg_file|Mux4~4_combout  ) ) ) # ( \reg_file|Mux3~4_combout  & ( !\alu_in2_mux|out[29]~1_combout  & ( (\alu_in2_mux|out[0]~0_combout  & 
// (\reg_file|Mux35~4_combout  & (!\reg_file|Mux36~4_combout  $ (\reg_file|Mux4~4_combout )))) ) ) ) # ( !\reg_file|Mux3~4_combout  & ( !\alu_in2_mux|out[29]~1_combout  & ( (!\alu_in2_mux|out[0]~0_combout  & (((!\reg_file|Mux4~4_combout )))) # 
// (\alu_in2_mux|out[0]~0_combout  & (!\reg_file|Mux35~4_combout  & (!\reg_file|Mux36~4_combout  $ (\reg_file|Mux4~4_combout )))) ) ) )

	.dataa(!\reg_file|Mux36~4_combout ),
	.datab(!\alu_in2_mux|out[0]~0_combout ),
	.datac(!\reg_file|Mux4~4_combout ),
	.datad(!\reg_file|Mux35~4_combout ),
	.datae(!\reg_file|Mux3~4_combout ),
	.dataf(!\alu_in2_mux|out[29]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~0 .extended_lut = "off";
defparam \alu|LessThan0~0 .lut_mask = 64'hE1C0002100000F0F;
defparam \alu|LessThan0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N9
cyclonev_lcell_comb \alu|Equal0~6 (
// Equation(s):
// \alu|Equal0~6_combout  = ( \alu_in2_mux|out[29]~1_combout  & ( !\reg_file|Mux7~4_combout  ) ) # ( !\alu_in2_mux|out[29]~1_combout  & ( !\reg_file|Mux7~4_combout  $ (((!\alu_in2_mux|out[0]~0_combout ) # (!\reg_file|Mux39~4_combout ))) ) )

	.dataa(!\alu_in2_mux|out[0]~0_combout ),
	.datab(gnd),
	.datac(!\reg_file|Mux7~4_combout ),
	.datad(!\reg_file|Mux39~4_combout ),
	.datae(gnd),
	.dataf(!\alu_in2_mux|out[29]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal0~6 .extended_lut = "off";
defparam \alu|Equal0~6 .lut_mask = 64'h0F5A0F5AF0F0F0F0;
defparam \alu|Equal0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N48
cyclonev_lcell_comb \alu|Equal0~7 (
// Equation(s):
// \alu|Equal0~7_combout  = ( \alu_in2_mux|out[29]~1_combout  & ( !\reg_file|Mux6~4_combout  ) ) # ( !\alu_in2_mux|out[29]~1_combout  & ( !\reg_file|Mux6~4_combout  $ (((!\alu_in2_mux|out[0]~0_combout ) # (!\reg_file|Mux38~4_combout ))) ) )

	.dataa(gnd),
	.datab(!\alu_in2_mux|out[0]~0_combout ),
	.datac(!\reg_file|Mux6~4_combout ),
	.datad(!\reg_file|Mux38~4_combout ),
	.datae(gnd),
	.dataf(!\alu_in2_mux|out[29]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal0~7 .extended_lut = "off";
defparam \alu|Equal0~7 .lut_mask = 64'h0F3C0F3CF0F0F0F0;
defparam \alu|Equal0~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N24
cyclonev_lcell_comb \alu|Equal0~5 (
// Equation(s):
// \alu|Equal0~5_combout  = ( \alu_in2_mux|out[29]~1_combout  & ( !\reg_file|Mux8~4_combout  ) ) # ( !\alu_in2_mux|out[29]~1_combout  & ( !\reg_file|Mux8~4_combout  $ (((!\reg_file|Mux40~4_combout ) # (!\alu_in2_mux|out[0]~0_combout ))) ) )

	.dataa(!\reg_file|Mux40~4_combout ),
	.datab(!\alu_in2_mux|out[0]~0_combout ),
	.datac(gnd),
	.datad(!\reg_file|Mux8~4_combout ),
	.datae(gnd),
	.dataf(!\alu_in2_mux|out[29]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal0~5 .extended_lut = "off";
defparam \alu|Equal0~5 .lut_mask = 64'h11EE11EEFF00FF00;
defparam \alu|Equal0~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N27
cyclonev_lcell_comb \alu|LessThan0~2 (
// Equation(s):
// \alu|LessThan0~2_combout  = ( !\alu|Equal0~7_combout  & ( !\alu|Equal0~5_combout  & ( (!\alu|Equal0~8_combout  & (\alu|LessThan0~0_combout  & !\alu|Equal0~6_combout )) ) ) )

	.dataa(!\alu|Equal0~8_combout ),
	.datab(gnd),
	.datac(!\alu|LessThan0~0_combout ),
	.datad(!\alu|Equal0~6_combout ),
	.datae(!\alu|Equal0~7_combout ),
	.dataf(!\alu|Equal0~5_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~2 .extended_lut = "off";
defparam \alu|LessThan0~2 .lut_mask = 64'h0A00000000000000;
defparam \alu|LessThan0~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N30
cyclonev_lcell_comb \alu_in2_mux|out[24]~31 (
// Equation(s):
// \alu_in2_mux|out[24]~31_combout  = ( !\alu_in2_mux|out[29]~1_combout  & ( (!\alu_in2_mux|out[0]~0_combout ) # (!\reg_file|Mux39~4_combout ) ) )

	.dataa(!\alu_in2_mux|out[0]~0_combout ),
	.datab(gnd),
	.datac(!\reg_file|Mux39~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_in2_mux|out[29]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_in2_mux|out[24]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_in2_mux|out[24]~31 .extended_lut = "off";
defparam \alu_in2_mux|out[24]~31 .lut_mask = 64'hFAFAFAFA00000000;
defparam \alu_in2_mux|out[24]~31 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N39
cyclonev_lcell_comb \alu|LessThan1~22 (
// Equation(s):
// \alu|LessThan1~22_combout  = ( \reg_file|Mux40~4_combout  & ( !\alu_in2_mux|out[29]~1_combout  & ( (!\alu_in2_mux|out[0]~0_combout  & \reg_file|Mux8~4_combout ) ) ) ) # ( !\reg_file|Mux40~4_combout  & ( !\alu_in2_mux|out[29]~1_combout  & ( 
// \reg_file|Mux8~4_combout  ) ) )

	.dataa(!\alu_in2_mux|out[0]~0_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_file|Mux8~4_combout ),
	.datae(!\reg_file|Mux40~4_combout ),
	.dataf(!\alu_in2_mux|out[29]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan1~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan1~22 .extended_lut = "off";
defparam \alu|LessThan1~22 .lut_mask = 64'h00FF00AA00000000;
defparam \alu|LessThan1~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N51
cyclonev_lcell_comb \alu|Equal0~8 (
// Equation(s):
// \alu|Equal0~8_combout  = ( \alu_in2_mux|out[29]~1_combout  & ( !\reg_file|Mux5~4_combout  ) ) # ( !\alu_in2_mux|out[29]~1_combout  & ( !\reg_file|Mux5~4_combout  $ (((!\alu_in2_mux|out[0]~0_combout ) # (!\reg_file|Mux37~4_combout ))) ) )

	.dataa(!\alu_in2_mux|out[0]~0_combout ),
	.datab(gnd),
	.datac(!\reg_file|Mux5~4_combout ),
	.datad(!\reg_file|Mux37~4_combout ),
	.datae(gnd),
	.dataf(!\alu_in2_mux|out[29]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal0~8 .extended_lut = "off";
defparam \alu|Equal0~8 .lut_mask = 64'h0F5A0F5AF0F0F0F0;
defparam \alu|Equal0~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N0
cyclonev_lcell_comb \alu|LessThan1~23 (
// Equation(s):
// \alu|LessThan1~23_combout  = ( \alu|LessThan0~0_combout  & ( !\alu|Equal0~8_combout  & ( (!\alu|Equal0~7_combout  & ((!\reg_file|Mux7~4_combout  & (\alu_in2_mux|out[24]~31_combout  & \alu|LessThan1~22_combout )) # (\reg_file|Mux7~4_combout  & 
// ((\alu|LessThan1~22_combout ) # (\alu_in2_mux|out[24]~31_combout ))))) ) ) )

	.dataa(!\reg_file|Mux7~4_combout ),
	.datab(!\alu_in2_mux|out[24]~31_combout ),
	.datac(!\alu|LessThan1~22_combout ),
	.datad(!\alu|Equal0~7_combout ),
	.datae(!\alu|LessThan0~0_combout ),
	.dataf(!\alu|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan1~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan1~23 .extended_lut = "off";
defparam \alu|LessThan1~23 .lut_mask = 64'h0000170000000000;
defparam \alu|LessThan1~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N6
cyclonev_lcell_comb \alu|LessThan1~20 (
// Equation(s):
// \alu|LessThan1~20_combout  = ( \alu|LessThan0~0_combout  & ( (\alu_in2_mux|out[25]~27_combout  & (\reg_file|Mux6~4_combout  & !\alu|Equal0~8_combout )) ) )

	.dataa(!\alu_in2_mux|out[25]~27_combout ),
	.datab(!\reg_file|Mux6~4_combout ),
	.datac(!\alu|Equal0~8_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|LessThan0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan1~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan1~20 .extended_lut = "off";
defparam \alu|LessThan1~20 .lut_mask = 64'h0000000010101010;
defparam \alu|LessThan1~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N42
cyclonev_lcell_comb \alu|LessThan1~24 (
// Equation(s):
// \alu|LessThan1~24_combout  = ( !\alu|LessThan1~23_combout  & ( !\alu|LessThan1~20_combout  & ( (!\alu|LessThan1~21_combout  & ((!\alu_in2_mux|out[22]~26_combout ) # ((!\alu|LessThan0~2_combout ) # (!\reg_file|Mux9~4_combout )))) ) ) )

	.dataa(!\alu_in2_mux|out[22]~26_combout ),
	.datab(!\alu|LessThan1~21_combout ),
	.datac(!\alu|LessThan0~2_combout ),
	.datad(!\reg_file|Mux9~4_combout ),
	.datae(!\alu|LessThan1~23_combout ),
	.dataf(!\alu|LessThan1~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan1~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan1~24 .extended_lut = "off";
defparam \alu|LessThan1~24 .lut_mask = 64'hCCC8000000000000;
defparam \alu|LessThan1~24 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N0
cyclonev_lcell_comb \alu|LessThan1~25 (
// Equation(s):
// \alu|LessThan1~25_combout  = ( !\alu_in2_mux|out[31]~9_combout  & ( \reg_file|Mux0~4_combout  & ( (!\alu_in2_mux|out[30]~8_combout  & (\reg_file|Mux2~4_combout  & (\alu_in2_mux|out[29]~2_combout  & \reg_file|Mux1~4_combout ))) # 
// (\alu_in2_mux|out[30]~8_combout  & (((\reg_file|Mux2~4_combout  & \alu_in2_mux|out[29]~2_combout )) # (\reg_file|Mux1~4_combout ))) ) ) ) # ( \alu_in2_mux|out[31]~9_combout  & ( !\reg_file|Mux0~4_combout  & ( (!\alu_in2_mux|out[30]~8_combout  & 
// (\reg_file|Mux2~4_combout  & (\alu_in2_mux|out[29]~2_combout  & \reg_file|Mux1~4_combout ))) # (\alu_in2_mux|out[30]~8_combout  & (((\reg_file|Mux2~4_combout  & \alu_in2_mux|out[29]~2_combout )) # (\reg_file|Mux1~4_combout ))) ) ) ) # ( 
// !\alu_in2_mux|out[31]~9_combout  & ( !\reg_file|Mux0~4_combout  ) )

	.dataa(!\reg_file|Mux2~4_combout ),
	.datab(!\alu_in2_mux|out[29]~2_combout ),
	.datac(!\alu_in2_mux|out[30]~8_combout ),
	.datad(!\reg_file|Mux1~4_combout ),
	.datae(!\alu_in2_mux|out[31]~9_combout ),
	.dataf(!\reg_file|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan1~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan1~25 .extended_lut = "off";
defparam \alu|LessThan1~25 .lut_mask = 64'hFFFF011F011F0000;
defparam \alu|LessThan1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y20_N45
cyclonev_lcell_comb \alu|Equal0~4 (
// Equation(s):
// \alu|Equal0~4_combout  = ( \alu_in2_mux|out[29]~1_combout  & ( !\reg_file|Mux9~4_combout  ) ) # ( !\alu_in2_mux|out[29]~1_combout  & ( !\reg_file|Mux9~4_combout  $ (((!\alu_in2_mux|out[0]~0_combout ) # (!\reg_file|Mux41~4_combout ))) ) )

	.dataa(gnd),
	.datab(!\alu_in2_mux|out[0]~0_combout ),
	.datac(!\reg_file|Mux9~4_combout ),
	.datad(!\reg_file|Mux41~4_combout ),
	.datae(gnd),
	.dataf(!\alu_in2_mux|out[29]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal0~4 .extended_lut = "off";
defparam \alu|Equal0~4 .lut_mask = 64'h0F3C0F3CF0F0F0F0;
defparam \alu|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N12
cyclonev_lcell_comb \alu|Equal0~9 (
// Equation(s):
// \alu|Equal0~9_combout  = ( \alu|LessThan0~0_combout  & ( !\alu|Equal0~4_combout  & ( (!\alu|Equal0~5_combout  & (!\alu|Equal0~6_combout  & (!\alu|Equal0~8_combout  & !\alu|Equal0~7_combout ))) ) ) )

	.dataa(!\alu|Equal0~5_combout ),
	.datab(!\alu|Equal0~6_combout ),
	.datac(!\alu|Equal0~8_combout ),
	.datad(!\alu|Equal0~7_combout ),
	.datae(!\alu|LessThan0~0_combout ),
	.dataf(!\alu|Equal0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal0~9 .extended_lut = "off";
defparam \alu|Equal0~9 .lut_mask = 64'h0000800000000000;
defparam \alu|Equal0~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N48
cyclonev_lcell_comb \alu|Equal0~1 (
// Equation(s):
// \alu|Equal0~1_combout  = ( \alu_in2_mux|out[14]~12_combout  & ( (\reg_file|Mux17~4_combout  & (!\reg_file|Mux16~4_combout  $ (\alu_in2_mux|out[15]~13_combout ))) ) ) # ( !\alu_in2_mux|out[14]~12_combout  & ( (!\reg_file|Mux17~4_combout  & 
// (!\reg_file|Mux16~4_combout  $ (\alu_in2_mux|out[15]~13_combout ))) ) )

	.dataa(!\reg_file|Mux16~4_combout ),
	.datab(!\alu_in2_mux|out[15]~13_combout ),
	.datac(gnd),
	.datad(!\reg_file|Mux17~4_combout ),
	.datae(gnd),
	.dataf(!\alu_in2_mux|out[14]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal0~1 .extended_lut = "off";
defparam \alu|Equal0~1 .lut_mask = 64'h9900990000990099;
defparam \alu|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N21
cyclonev_lcell_comb \alu|Equal0~2 (
// Equation(s):
// \alu|Equal0~2_combout  = ( \alu_in2_mux|out[10]~15_combout  & ( \alu_in2_mux|out[11]~16_combout  & ( (\reg_file|Mux21~4_combout  & \reg_file|Mux20~4_combout ) ) ) ) # ( !\alu_in2_mux|out[10]~15_combout  & ( \alu_in2_mux|out[11]~16_combout  & ( 
// (!\reg_file|Mux21~4_combout  & \reg_file|Mux20~4_combout ) ) ) ) # ( \alu_in2_mux|out[10]~15_combout  & ( !\alu_in2_mux|out[11]~16_combout  & ( (\reg_file|Mux21~4_combout  & !\reg_file|Mux20~4_combout ) ) ) ) # ( !\alu_in2_mux|out[10]~15_combout  & ( 
// !\alu_in2_mux|out[11]~16_combout  & ( (!\reg_file|Mux21~4_combout  & !\reg_file|Mux20~4_combout ) ) ) )

	.dataa(!\reg_file|Mux21~4_combout ),
	.datab(gnd),
	.datac(!\reg_file|Mux20~4_combout ),
	.datad(gnd),
	.datae(!\alu_in2_mux|out[10]~15_combout ),
	.dataf(!\alu_in2_mux|out[11]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal0~2 .extended_lut = "off";
defparam \alu|Equal0~2 .lut_mask = 64'hA0A050500A0A0505;
defparam \alu|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N39
cyclonev_lcell_comb \alu|LessThan1~3 (
// Equation(s):
// \alu|LessThan1~3_combout  = ( \alu_in2_mux|out[13]~4_combout  & ( \reg_file|Mux18~4_combout  & ( !\reg_file|Mux19~4_combout  $ (\alu_in2_mux|out[12]~14_combout ) ) ) ) # ( !\alu_in2_mux|out[13]~4_combout  & ( !\reg_file|Mux18~4_combout  & ( 
// !\reg_file|Mux19~4_combout  $ (\alu_in2_mux|out[12]~14_combout ) ) ) )

	.dataa(gnd),
	.datab(!\reg_file|Mux19~4_combout ),
	.datac(!\alu_in2_mux|out[12]~14_combout ),
	.datad(gnd),
	.datae(!\alu_in2_mux|out[13]~4_combout ),
	.dataf(!\reg_file|Mux18~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan1~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan1~3 .extended_lut = "off";
defparam \alu|LessThan1~3 .lut_mask = 64'hC3C300000000C3C3;
defparam \alu|LessThan1~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N57
cyclonev_lcell_comb \alu|Equal0~3 (
// Equation(s):
// \alu|Equal0~3_combout  = ( \alu|LessThan1~3_combout  & ( (\alu|LessThan1~2_combout  & (\alu|Equal0~1_combout  & \alu|Equal0~2_combout )) ) )

	.dataa(!\alu|LessThan1~2_combout ),
	.datab(gnd),
	.datac(!\alu|Equal0~1_combout ),
	.datad(!\alu|Equal0~2_combout ),
	.datae(gnd),
	.dataf(!\alu|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal0~3 .extended_lut = "off";
defparam \alu|Equal0~3 .lut_mask = 64'h0000000000050005;
defparam \alu|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y25_N42
cyclonev_lcell_comb \alu|LessThan0~1 (
// Equation(s):
// \alu|LessThan0~1_combout  = ( \alu_in2_mux|out[9]~18_combout  & ( (\reg_file|Mux22~4_combout  & (!\reg_file|Mux23~4_combout  $ (\alu_in2_mux|out[8]~17_combout ))) ) ) # ( !\alu_in2_mux|out[9]~18_combout  & ( (!\reg_file|Mux22~4_combout  & 
// (!\reg_file|Mux23~4_combout  $ (\alu_in2_mux|out[8]~17_combout ))) ) )

	.dataa(gnd),
	.datab(!\reg_file|Mux23~4_combout ),
	.datac(!\alu_in2_mux|out[8]~17_combout ),
	.datad(!\reg_file|Mux22~4_combout ),
	.datae(gnd),
	.dataf(!\alu_in2_mux|out[9]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~1 .extended_lut = "off";
defparam \alu|LessThan0~1 .lut_mask = 64'hC300C30000C300C3;
defparam \alu|LessThan0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N15
cyclonev_lcell_comb \alu|Equal0~10 (
// Equation(s):
// \alu|Equal0~10_combout  = ( \alu_in2_mux|out[6]~19_combout  & ( \alu_in2_mux|out[7]~20_combout  & ( (\reg_file|Mux25~4_combout  & \reg_file|Mux24~4_combout ) ) ) ) # ( !\alu_in2_mux|out[6]~19_combout  & ( \alu_in2_mux|out[7]~20_combout  & ( 
// (!\reg_file|Mux25~4_combout  & \reg_file|Mux24~4_combout ) ) ) ) # ( \alu_in2_mux|out[6]~19_combout  & ( !\alu_in2_mux|out[7]~20_combout  & ( (\reg_file|Mux25~4_combout  & !\reg_file|Mux24~4_combout ) ) ) ) # ( !\alu_in2_mux|out[6]~19_combout  & ( 
// !\alu_in2_mux|out[7]~20_combout  & ( (!\reg_file|Mux25~4_combout  & !\reg_file|Mux24~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\reg_file|Mux25~4_combout ),
	.datac(gnd),
	.datad(!\reg_file|Mux24~4_combout ),
	.datae(!\alu_in2_mux|out[6]~19_combout ),
	.dataf(!\alu_in2_mux|out[7]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal0~10 .extended_lut = "off";
defparam \alu|Equal0~10 .lut_mask = 64'hCC00330000CC0033;
defparam \alu|Equal0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N45
cyclonev_lcell_comb \alu|Equal0~11 (
// Equation(s):
// \alu|Equal0~11_combout  = ( \alu_in2_mux|out[5]~22_combout  & ( \alu_in2_mux|out[4]~21_combout  & ( (\reg_file|Mux26~4_combout  & \reg_file|Mux27~4_combout ) ) ) ) # ( !\alu_in2_mux|out[5]~22_combout  & ( \alu_in2_mux|out[4]~21_combout  & ( 
// (!\reg_file|Mux26~4_combout  & \reg_file|Mux27~4_combout ) ) ) ) # ( \alu_in2_mux|out[5]~22_combout  & ( !\alu_in2_mux|out[4]~21_combout  & ( (\reg_file|Mux26~4_combout  & !\reg_file|Mux27~4_combout ) ) ) ) # ( !\alu_in2_mux|out[5]~22_combout  & ( 
// !\alu_in2_mux|out[4]~21_combout  & ( (!\reg_file|Mux26~4_combout  & !\reg_file|Mux27~4_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|Mux26~4_combout ),
	.datad(!\reg_file|Mux27~4_combout ),
	.datae(!\alu_in2_mux|out[5]~22_combout ),
	.dataf(!\alu_in2_mux|out[4]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal0~11 .extended_lut = "off";
defparam \alu|Equal0~11 .lut_mask = 64'hF0000F0000F0000F;
defparam \alu|Equal0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N39
cyclonev_lcell_comb \alu|Equal0~12 (
// Equation(s):
// \alu|Equal0~12_combout  = ( \alu_in2_mux|out[2]~5_combout  & ( \reg_file|Mux28~4_combout  & ( (\reg_file|Mux29~4_combout  & \alu_in2_mux|out[3]~6_combout ) ) ) ) # ( !\alu_in2_mux|out[2]~5_combout  & ( \reg_file|Mux28~4_combout  & ( 
// (!\reg_file|Mux29~4_combout  & \alu_in2_mux|out[3]~6_combout ) ) ) ) # ( \alu_in2_mux|out[2]~5_combout  & ( !\reg_file|Mux28~4_combout  & ( (\reg_file|Mux29~4_combout  & !\alu_in2_mux|out[3]~6_combout ) ) ) ) # ( !\alu_in2_mux|out[2]~5_combout  & ( 
// !\reg_file|Mux28~4_combout  & ( (!\reg_file|Mux29~4_combout  & !\alu_in2_mux|out[3]~6_combout ) ) ) )

	.dataa(!\reg_file|Mux29~4_combout ),
	.datab(gnd),
	.datac(!\alu_in2_mux|out[3]~6_combout ),
	.datad(gnd),
	.datae(!\alu_in2_mux|out[2]~5_combout ),
	.dataf(!\reg_file|Mux28~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal0~12 .extended_lut = "off";
defparam \alu|Equal0~12 .lut_mask = 64'hA0A050500A0A0505;
defparam \alu|Equal0~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y24_N6
cyclonev_lcell_comb \alu|Equal0~14 (
// Equation(s):
// \alu|Equal0~14_combout  = ( \alu|Equal0~11_combout  & ( \alu|Equal0~12_combout  & ( (\alu|Equal0~13_combout  & (\alu|LessThan0~1_combout  & (\alu|Equal0~10_combout  & \alu|Equal0~0_combout ))) ) ) )

	.dataa(!\alu|Equal0~13_combout ),
	.datab(!\alu|LessThan0~1_combout ),
	.datac(!\alu|Equal0~10_combout ),
	.datad(!\alu|Equal0~0_combout ),
	.datae(!\alu|Equal0~11_combout ),
	.dataf(!\alu|Equal0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Equal0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Equal0~14 .extended_lut = "off";
defparam \alu|Equal0~14 .lut_mask = 64'h0000000000000001;
defparam \alu|Equal0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y24_N18
cyclonev_lcell_comb \alu|Mux31~9 (
// Equation(s):
// \alu|Mux31~9_combout  = ( \alu|Equal0~14_combout  & ( (!\controller|WideOr2~2_combout  & (\alu|Equal0~9_combout  & \alu|Equal0~3_combout )) ) )

	.dataa(gnd),
	.datab(!\controller|WideOr2~2_combout ),
	.datac(!\alu|Equal0~9_combout ),
	.datad(!\alu|Equal0~3_combout ),
	.datae(gnd),
	.dataf(!\alu|Equal0~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux31~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux31~9 .extended_lut = "off";
defparam \alu|Mux31~9 .lut_mask = 64'h00000000000C000C;
defparam \alu|Mux31~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N12
cyclonev_lcell_comb \alu|Mux31~10 (
// Equation(s):
// \alu|Mux31~10_combout  = ( \controller|WideOr2~2_combout  & ( !\alu|Mux31~9_combout  & ( ((\alu|Equal0~0_combout  & ((!\alu|LessThan1~24_combout ) # (\alu|LessThan1~19_combout )))) # (\alu|LessThan1~25_combout ) ) ) ) # ( !\controller|WideOr2~2_combout  & 
// ( !\alu|Mux31~9_combout  ) )

	.dataa(!\alu|LessThan1~19_combout ),
	.datab(!\alu|Equal0~0_combout ),
	.datac(!\alu|LessThan1~24_combout ),
	.datad(!\alu|LessThan1~25_combout ),
	.datae(!\controller|WideOr2~2_combout ),
	.dataf(!\alu|Mux31~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux31~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux31~10 .extended_lut = "off";
defparam \alu|Mux31~10 .lut_mask = 64'hFFFF31FF00000000;
defparam \alu|Mux31~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N21
cyclonev_lcell_comb \alu|Mux31~14 (
// Equation(s):
// \alu|Mux31~14_combout  = ( \controller|WideOr3~2_combout  & ( (\controller|WideOr2~2_combout  & \controller|WideOr1~2_combout ) ) )

	.dataa(gnd),
	.datab(!\controller|WideOr2~2_combout ),
	.datac(!\controller|WideOr1~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|WideOr3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux31~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux31~14 .extended_lut = "off";
defparam \alu|Mux31~14 .lut_mask = 64'h0000000003030303;
defparam \alu|Mux31~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N0
cyclonev_lcell_comb \alu|Mux31~15 (
// Equation(s):
// \alu|Mux31~15_combout  = ( \alu|Equal0~14_combout  & ( \alu|Equal0~3_combout  & ( (\controller|WideOr1~2_combout  & (!\controller|WideOr2~2_combout  & ((!\alu|Equal0~9_combout ) # (!\controller|WideOr3~2_combout )))) ) ) ) # ( !\alu|Equal0~14_combout  & ( 
// \alu|Equal0~3_combout  & ( (\controller|WideOr1~2_combout  & !\controller|WideOr2~2_combout ) ) ) ) # ( \alu|Equal0~14_combout  & ( !\alu|Equal0~3_combout  & ( (\controller|WideOr1~2_combout  & !\controller|WideOr2~2_combout ) ) ) ) # ( 
// !\alu|Equal0~14_combout  & ( !\alu|Equal0~3_combout  & ( (\controller|WideOr1~2_combout  & !\controller|WideOr2~2_combout ) ) ) )

	.dataa(!\alu|Equal0~9_combout ),
	.datab(!\controller|WideOr3~2_combout ),
	.datac(!\controller|WideOr1~2_combout ),
	.datad(!\controller|WideOr2~2_combout ),
	.datae(!\alu|Equal0~14_combout ),
	.dataf(!\alu|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux31~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux31~15 .extended_lut = "off";
defparam \alu|Mux31~15 .lut_mask = 64'h0F000F000F000E00;
defparam \alu|Mux31~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N24
cyclonev_lcell_comb \alu|LessThan1~16 (
// Equation(s):
// \alu|LessThan1~16_combout  = ( \reg_file|Mux45~4_combout  & ( !\alu_in2_mux|out[29]~1_combout  & ( (!\alu_in2_mux|out[0]~0_combout  & (((\reg_file|Mux12~4_combout )) # (\reg_file|Mux13~4_combout ))) # (\alu_in2_mux|out[0]~0_combout  & 
// (((!\reg_file|Mux44~4_combout  & \reg_file|Mux12~4_combout )))) ) ) ) # ( !\reg_file|Mux45~4_combout  & ( !\alu_in2_mux|out[29]~1_combout  & ( (!\reg_file|Mux13~4_combout  & (\reg_file|Mux12~4_combout  & ((!\reg_file|Mux44~4_combout ) # 
// (!\alu_in2_mux|out[0]~0_combout )))) # (\reg_file|Mux13~4_combout  & ((!\reg_file|Mux44~4_combout ) # ((!\alu_in2_mux|out[0]~0_combout ) # (\reg_file|Mux12~4_combout )))) ) ) )

	.dataa(!\reg_file|Mux13~4_combout ),
	.datab(!\reg_file|Mux44~4_combout ),
	.datac(!\alu_in2_mux|out[0]~0_combout ),
	.datad(!\reg_file|Mux12~4_combout ),
	.datae(!\reg_file|Mux45~4_combout ),
	.dataf(!\alu_in2_mux|out[29]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan1~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan1~16 .extended_lut = "off";
defparam \alu|LessThan1~16 .lut_mask = 64'h54FD50FC00000000;
defparam \alu|LessThan1~16 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N12
cyclonev_lcell_comb \alu|LessThan1~17 (
// Equation(s):
// \alu|LessThan1~17_combout  = ( \alu|LessThan1~16_combout  & ( (!\alu_in2_mux|out[21]~25_combout  & (\reg_file|Mux10~4_combout  & ((\alu_in2_mux|out[20]~24_combout ) # (\reg_file|Mux11~4_combout )))) # (\alu_in2_mux|out[21]~25_combout  & 
// (((\alu_in2_mux|out[20]~24_combout ) # (\reg_file|Mux11~4_combout )) # (\reg_file|Mux10~4_combout ))) ) ) # ( !\alu|LessThan1~16_combout  & ( (!\alu_in2_mux|out[21]~25_combout  & (\reg_file|Mux10~4_combout  & (\reg_file|Mux11~4_combout  & 
// \alu_in2_mux|out[20]~24_combout ))) # (\alu_in2_mux|out[21]~25_combout  & (((\reg_file|Mux11~4_combout  & \alu_in2_mux|out[20]~24_combout )) # (\reg_file|Mux10~4_combout ))) ) )

	.dataa(!\alu_in2_mux|out[21]~25_combout ),
	.datab(!\reg_file|Mux10~4_combout ),
	.datac(!\reg_file|Mux11~4_combout ),
	.datad(!\alu_in2_mux|out[20]~24_combout ),
	.datae(gnd),
	.dataf(!\alu|LessThan1~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan1~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan1~17 .extended_lut = "off";
defparam \alu|LessThan1~17 .lut_mask = 64'h1117111717771777;
defparam \alu|LessThan1~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N0
cyclonev_lcell_comb \alu|LessThan1~13 (
// Equation(s):
// \alu|LessThan1~13_combout  = ( \reg_file|Mux18~4_combout  & ( \alu_in2_mux|out[13]~4_combout  & ( (\reg_file|Mux19~4_combout  & !\alu_in2_mux|out[12]~14_combout ) ) ) ) # ( \reg_file|Mux18~4_combout  & ( !\alu_in2_mux|out[13]~4_combout  ) ) # ( 
// !\reg_file|Mux18~4_combout  & ( !\alu_in2_mux|out[13]~4_combout  & ( (\reg_file|Mux19~4_combout  & !\alu_in2_mux|out[12]~14_combout ) ) ) )

	.dataa(!\reg_file|Mux19~4_combout ),
	.datab(!\alu_in2_mux|out[12]~14_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\reg_file|Mux18~4_combout ),
	.dataf(!\alu_in2_mux|out[13]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan1~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan1~13 .extended_lut = "off";
defparam \alu|LessThan1~13 .lut_mask = 64'h4444FFFF00004444;
defparam \alu|LessThan1~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y24_N54
cyclonev_lcell_comb \alu|LessThan1~1 (
// Equation(s):
// \alu|LessThan1~1_combout  = ( \alu_in2_mux|out[0]~0_combout  & ( \reg_file|Mux45~4_combout  & ( (\reg_file|Mux13~4_combout  & (!\reg_file|Mux12~4_combout  $ (((\reg_file|Mux44~4_combout ) # (\alu_in2_mux|out[29]~1_combout ))))) ) ) ) # ( 
// !\alu_in2_mux|out[0]~0_combout  & ( \reg_file|Mux45~4_combout  & ( (!\reg_file|Mux13~4_combout  & (!\alu_in2_mux|out[29]~1_combout  & !\reg_file|Mux12~4_combout )) # (\reg_file|Mux13~4_combout  & (\alu_in2_mux|out[29]~1_combout  & 
// \reg_file|Mux12~4_combout )) ) ) ) # ( \alu_in2_mux|out[0]~0_combout  & ( !\reg_file|Mux45~4_combout  & ( (!\reg_file|Mux13~4_combout  & (!\alu_in2_mux|out[29]~1_combout  & (!\reg_file|Mux12~4_combout  $ (\reg_file|Mux44~4_combout )))) # 
// (\reg_file|Mux13~4_combout  & (\alu_in2_mux|out[29]~1_combout  & (\reg_file|Mux12~4_combout ))) ) ) ) # ( !\alu_in2_mux|out[0]~0_combout  & ( !\reg_file|Mux45~4_combout  & ( (!\reg_file|Mux13~4_combout  & (!\alu_in2_mux|out[29]~1_combout  & 
// !\reg_file|Mux12~4_combout )) # (\reg_file|Mux13~4_combout  & (\alu_in2_mux|out[29]~1_combout  & \reg_file|Mux12~4_combout )) ) ) )

	.dataa(!\reg_file|Mux13~4_combout ),
	.datab(!\alu_in2_mux|out[29]~1_combout ),
	.datac(!\reg_file|Mux12~4_combout ),
	.datad(!\reg_file|Mux44~4_combout ),
	.datae(!\alu_in2_mux|out[0]~0_combout ),
	.dataf(!\reg_file|Mux45~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan1~1 .extended_lut = "off";
defparam \alu|LessThan1~1 .lut_mask = 64'h8181810981814105;
defparam \alu|LessThan1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y24_N18
cyclonev_lcell_comb \alu|LessThan1~0 (
// Equation(s):
// \alu|LessThan1~0_combout  = ( \alu_in2_mux|out[0]~0_combout  & ( \reg_file|Mux10~4_combout  & ( (!\alu_in2_mux|out[29]~1_combout  & (\reg_file|Mux42~4_combout  & (!\reg_file|Mux43~4_combout  $ (\reg_file|Mux11~4_combout )))) # 
// (\alu_in2_mux|out[29]~1_combout  & (((\reg_file|Mux11~4_combout )))) ) ) ) # ( !\alu_in2_mux|out[0]~0_combout  & ( \reg_file|Mux10~4_combout  & ( (\reg_file|Mux11~4_combout  & \alu_in2_mux|out[29]~1_combout ) ) ) ) # ( \alu_in2_mux|out[0]~0_combout  & ( 
// !\reg_file|Mux10~4_combout  & ( (!\reg_file|Mux42~4_combout  & (!\alu_in2_mux|out[29]~1_combout  & (!\reg_file|Mux43~4_combout  $ (\reg_file|Mux11~4_combout )))) ) ) ) # ( !\alu_in2_mux|out[0]~0_combout  & ( !\reg_file|Mux10~4_combout  & ( 
// (!\reg_file|Mux11~4_combout  & !\alu_in2_mux|out[29]~1_combout ) ) ) )

	.dataa(!\reg_file|Mux43~4_combout ),
	.datab(!\reg_file|Mux42~4_combout ),
	.datac(!\reg_file|Mux11~4_combout ),
	.datad(!\alu_in2_mux|out[29]~1_combout ),
	.datae(!\alu_in2_mux|out[0]~0_combout ),
	.dataf(!\reg_file|Mux10~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan1~0 .extended_lut = "off";
defparam \alu|LessThan1~0 .lut_mask = 64'hF0008400000F210F;
defparam \alu|LessThan1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y24_N12
cyclonev_lcell_comb \alu|LessThan1~15 (
// Equation(s):
// \alu|LessThan1~15_combout  = ( \alu|LessThan1~1_combout  & ( \alu|LessThan1~0_combout  & ( (!\alu_in2_mux|out[17]~11_combout  & (\reg_file|Mux14~4_combout  & (\reg_file|Mux15~4_combout  & !\alu_in2_mux|out[16]~10_combout ))) # 
// (\alu_in2_mux|out[17]~11_combout  & (((\reg_file|Mux15~4_combout  & !\alu_in2_mux|out[16]~10_combout )) # (\reg_file|Mux14~4_combout ))) ) ) )

	.dataa(!\alu_in2_mux|out[17]~11_combout ),
	.datab(!\reg_file|Mux14~4_combout ),
	.datac(!\reg_file|Mux15~4_combout ),
	.datad(!\alu_in2_mux|out[16]~10_combout ),
	.datae(!\alu|LessThan1~1_combout ),
	.dataf(!\alu|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan1~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan1~15 .extended_lut = "off";
defparam \alu|LessThan1~15 .lut_mask = 64'h0000000000001711;
defparam \alu|LessThan1~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y24_N27
cyclonev_lcell_comb \alu_in2_mux|out[17]~11 (
// Equation(s):
// \alu_in2_mux|out[17]~11_combout  = ( !\alu_in2_mux|out[29]~1_combout  & ( (!\reg_file|Mux46~4_combout ) # (!\alu_in2_mux|out[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|Mux46~4_combout ),
	.datad(!\alu_in2_mux|out[0]~0_combout ),
	.datae(gnd),
	.dataf(!\alu_in2_mux|out[29]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_in2_mux|out[17]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_in2_mux|out[17]~11 .extended_lut = "off";
defparam \alu_in2_mux|out[17]~11 .lut_mask = 64'hFFF0FFF000000000;
defparam \alu_in2_mux|out[17]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y24_N30
cyclonev_lcell_comb \alu|LessThan1~2 (
// Equation(s):
// \alu|LessThan1~2_combout  = ( \alu|LessThan1~1_combout  & ( \alu|LessThan1~0_combout  & ( (!\reg_file|Mux15~4_combout  & (!\alu_in2_mux|out[16]~10_combout  & (!\reg_file|Mux14~4_combout  $ (!\alu_in2_mux|out[17]~11_combout )))) # 
// (\reg_file|Mux15~4_combout  & (\alu_in2_mux|out[16]~10_combout  & (!\reg_file|Mux14~4_combout  $ (!\alu_in2_mux|out[17]~11_combout )))) ) ) )

	.dataa(!\reg_file|Mux15~4_combout ),
	.datab(!\reg_file|Mux14~4_combout ),
	.datac(!\alu_in2_mux|out[17]~11_combout ),
	.datad(!\alu_in2_mux|out[16]~10_combout ),
	.datae(!\alu|LessThan1~1_combout ),
	.dataf(!\alu|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan1~2 .extended_lut = "off";
defparam \alu|LessThan1~2 .lut_mask = 64'h0000000000002814;
defparam \alu|LessThan1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N6
cyclonev_lcell_comb \alu|LessThan1~18 (
// Equation(s):
// \alu|LessThan1~18_combout  = ( !\alu|LessThan1~15_combout  & ( \alu|LessThan1~2_combout  & ( (!\alu|LessThan1~14_combout  & (!\alu|LessThan1~17_combout  & ((!\alu|LessThan1~13_combout ) # (!\alu|Equal0~1_combout )))) ) ) ) # ( !\alu|LessThan1~15_combout  
// & ( !\alu|LessThan1~2_combout  & ( !\alu|LessThan1~17_combout  ) ) )

	.dataa(!\alu|LessThan1~14_combout ),
	.datab(!\alu|LessThan1~17_combout ),
	.datac(!\alu|LessThan1~13_combout ),
	.datad(!\alu|Equal0~1_combout ),
	.datae(!\alu|LessThan1~15_combout ),
	.dataf(!\alu|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan1~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan1~18 .extended_lut = "off";
defparam \alu|LessThan1~18 .lut_mask = 64'hCCCC000088800000;
defparam \alu|LessThan1~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y24_N36
cyclonev_lcell_comb \alu_in2_mux|out[1]~23 (
// Equation(s):
// \alu_in2_mux|out[1]~23_combout  = ( \controller|WideOr5~4_combout  & ( (!\controller|pc_sel[1]~0_combout  & \instMem|data~90_combout ) ) ) # ( !\controller|WideOr5~4_combout  & ( (!\controller|pc_sel[1]~0_combout  & \reg_file|Mux62~4_combout ) ) )

	.dataa(gnd),
	.datab(!\controller|pc_sel[1]~0_combout ),
	.datac(!\reg_file|Mux62~4_combout ),
	.datad(!\instMem|data~90_combout ),
	.datae(gnd),
	.dataf(!\controller|WideOr5~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_in2_mux|out[1]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_in2_mux|out[1]~23 .extended_lut = "off";
defparam \alu_in2_mux|out[1]~23 .lut_mask = 64'h0C0C0C0C00CC00CC;
defparam \alu_in2_mux|out[1]~23 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y24_N51
cyclonev_lcell_comb \alu|LessThan1~4 (
// Equation(s):
// \alu|LessThan1~4_combout  = ( \alu_in2_mux|out[1]~23_combout  & ( \reg_file|Mux31~4_combout  & ( (!\alu_in2_mux|out[0]~7_combout  & \reg_file|Mux30~4_combout ) ) ) ) # ( !\alu_in2_mux|out[1]~23_combout  & ( \reg_file|Mux31~4_combout  & ( 
// (!\alu_in2_mux|out[0]~7_combout ) # (\reg_file|Mux30~4_combout ) ) ) ) # ( !\alu_in2_mux|out[1]~23_combout  & ( !\reg_file|Mux31~4_combout  & ( \reg_file|Mux30~4_combout  ) ) )

	.dataa(gnd),
	.datab(!\alu_in2_mux|out[0]~7_combout ),
	.datac(gnd),
	.datad(!\reg_file|Mux30~4_combout ),
	.datae(!\alu_in2_mux|out[1]~23_combout ),
	.dataf(!\reg_file|Mux31~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan1~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan1~4 .extended_lut = "off";
defparam \alu|LessThan1~4 .lut_mask = 64'h00FF0000CCFF00CC;
defparam \alu|LessThan1~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N54
cyclonev_lcell_comb \alu|LessThan1~5 (
// Equation(s):
// \alu|LessThan1~5_combout  = ( \alu_in2_mux|out[2]~5_combout  & ( \reg_file|Mux28~4_combout  & ( !\alu_in2_mux|out[3]~6_combout  ) ) ) # ( !\alu_in2_mux|out[2]~5_combout  & ( \reg_file|Mux28~4_combout  & ( (!\alu_in2_mux|out[3]~6_combout ) # 
// (\reg_file|Mux29~4_combout ) ) ) ) # ( !\alu_in2_mux|out[2]~5_combout  & ( !\reg_file|Mux28~4_combout  & ( (\reg_file|Mux29~4_combout  & !\alu_in2_mux|out[3]~6_combout ) ) ) )

	.dataa(!\reg_file|Mux29~4_combout ),
	.datab(!\alu_in2_mux|out[3]~6_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\alu_in2_mux|out[2]~5_combout ),
	.dataf(!\reg_file|Mux28~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan1~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan1~5 .extended_lut = "off";
defparam \alu|LessThan1~5 .lut_mask = 64'h44440000DDDDCCCC;
defparam \alu|LessThan1~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N12
cyclonev_lcell_comb \alu|LessThan1~6 (
// Equation(s):
// \alu|LessThan1~6_combout  = ( \alu|LessThan1~5_combout  & ( \alu|LessThan0~1_combout  & ( (\alu|Equal0~11_combout  & \alu|Equal0~10_combout ) ) ) ) # ( !\alu|LessThan1~5_combout  & ( \alu|LessThan0~1_combout  & ( (\alu|Equal0~11_combout  & 
// (\alu|Equal0~10_combout  & (\alu|LessThan1~4_combout  & \alu|Equal0~12_combout ))) ) ) )

	.dataa(!\alu|Equal0~11_combout ),
	.datab(!\alu|Equal0~10_combout ),
	.datac(!\alu|LessThan1~4_combout ),
	.datad(!\alu|Equal0~12_combout ),
	.datae(!\alu|LessThan1~5_combout ),
	.dataf(!\alu|LessThan0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan1~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan1~6 .extended_lut = "off";
defparam \alu|LessThan1~6 .lut_mask = 64'h0000000000011111;
defparam \alu|LessThan1~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y25_N12
cyclonev_lcell_comb \alu|LessThan1~9 (
// Equation(s):
// \alu|LessThan1~9_combout  = ( \reg_file|Mux22~4_combout  & ( \alu_in2_mux|out[9]~18_combout  & ( (!\alu_in2_mux|out[8]~17_combout  & \reg_file|Mux23~4_combout ) ) ) ) # ( \reg_file|Mux22~4_combout  & ( !\alu_in2_mux|out[9]~18_combout  ) ) # ( 
// !\reg_file|Mux22~4_combout  & ( !\alu_in2_mux|out[9]~18_combout  & ( (!\alu_in2_mux|out[8]~17_combout  & \reg_file|Mux23~4_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_in2_mux|out[8]~17_combout ),
	.datad(!\reg_file|Mux23~4_combout ),
	.datae(!\reg_file|Mux22~4_combout ),
	.dataf(!\alu_in2_mux|out[9]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan1~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan1~9 .extended_lut = "off";
defparam \alu|LessThan1~9 .lut_mask = 64'h00F0FFFF000000F0;
defparam \alu|LessThan1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N3
cyclonev_lcell_comb \alu|LessThan1~8 (
// Equation(s):
// \alu|LessThan1~8_combout  = ( \alu_in2_mux|out[7]~20_combout  & ( (\reg_file|Mux24~4_combout  & (\reg_file|Mux25~4_combout  & !\alu_in2_mux|out[6]~19_combout )) ) ) # ( !\alu_in2_mux|out[7]~20_combout  & ( ((\reg_file|Mux25~4_combout  & 
// !\alu_in2_mux|out[6]~19_combout )) # (\reg_file|Mux24~4_combout ) ) )

	.dataa(!\reg_file|Mux24~4_combout ),
	.datab(gnd),
	.datac(!\reg_file|Mux25~4_combout ),
	.datad(!\alu_in2_mux|out[6]~19_combout ),
	.datae(gnd),
	.dataf(!\alu_in2_mux|out[7]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan1~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan1~8 .extended_lut = "off";
defparam \alu|LessThan1~8 .lut_mask = 64'h5F555F5505000500;
defparam \alu|LessThan1~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N0
cyclonev_lcell_comb \alu|LessThan1~10 (
// Equation(s):
// \alu|LessThan1~10_combout  = ( \alu|LessThan1~8_combout  & ( (!\alu|LessThan1~9_combout  & !\alu|LessThan0~1_combout ) ) ) # ( !\alu|LessThan1~8_combout  & ( (!\alu|LessThan1~9_combout  & ((!\alu|LessThan1~7_combout ) # ((!\alu|Equal0~10_combout ) # 
// (!\alu|LessThan0~1_combout )))) ) )

	.dataa(!\alu|LessThan1~7_combout ),
	.datab(!\alu|Equal0~10_combout ),
	.datac(!\alu|LessThan1~9_combout ),
	.datad(!\alu|LessThan0~1_combout ),
	.datae(gnd),
	.dataf(!\alu|LessThan1~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan1~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan1~10 .extended_lut = "off";
defparam \alu|LessThan1~10 .lut_mask = 64'hF0E0F0E0F000F000;
defparam \alu|LessThan1~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N45
cyclonev_lcell_comb \alu|LessThan1~11 (
// Equation(s):
// \alu|LessThan1~11_combout  = ( \alu_in2_mux|out[11]~16_combout  & ( (\reg_file|Mux21~4_combout  & (\reg_file|Mux20~4_combout  & !\alu_in2_mux|out[10]~15_combout )) ) ) # ( !\alu_in2_mux|out[11]~16_combout  & ( ((\reg_file|Mux21~4_combout  & 
// !\alu_in2_mux|out[10]~15_combout )) # (\reg_file|Mux20~4_combout ) ) )

	.dataa(!\reg_file|Mux21~4_combout ),
	.datab(gnd),
	.datac(!\reg_file|Mux20~4_combout ),
	.datad(!\alu_in2_mux|out[10]~15_combout ),
	.datae(gnd),
	.dataf(!\alu_in2_mux|out[11]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan1~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan1~11 .extended_lut = "off";
defparam \alu|LessThan1~11 .lut_mask = 64'h5F0F5F0F05000500;
defparam \alu|LessThan1~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N18
cyclonev_lcell_comb \alu|LessThan1~12 (
// Equation(s):
// \alu|LessThan1~12_combout  = ( \alu|LessThan1~11_combout  & ( \alu|LessThan1~2_combout  & ( (\alu|Equal0~1_combout  & \alu|LessThan1~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\alu|Equal0~1_combout ),
	.datac(gnd),
	.datad(!\alu|LessThan1~3_combout ),
	.datae(!\alu|LessThan1~11_combout ),
	.dataf(!\alu|LessThan1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan1~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan1~12 .extended_lut = "off";
defparam \alu|LessThan1~12 .lut_mask = 64'h0000000000000033;
defparam \alu|LessThan1~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N36
cyclonev_lcell_comb \alu|LessThan1~19 (
// Equation(s):
// \alu|LessThan1~19_combout  = ( \alu|LessThan1~10_combout  & ( \alu|LessThan1~12_combout  & ( \alu|Equal0~9_combout  ) ) ) # ( !\alu|LessThan1~10_combout  & ( \alu|LessThan1~12_combout  & ( \alu|Equal0~9_combout  ) ) ) # ( \alu|LessThan1~10_combout  & ( 
// !\alu|LessThan1~12_combout  & ( (\alu|Equal0~9_combout  & ((!\alu|LessThan1~18_combout ) # ((\alu|LessThan1~6_combout  & \alu|Equal0~3_combout )))) ) ) ) # ( !\alu|LessThan1~10_combout  & ( !\alu|LessThan1~12_combout  & ( (\alu|Equal0~9_combout  & 
// ((!\alu|LessThan1~18_combout ) # (\alu|Equal0~3_combout ))) ) ) )

	.dataa(!\alu|Equal0~9_combout ),
	.datab(!\alu|LessThan1~18_combout ),
	.datac(!\alu|LessThan1~6_combout ),
	.datad(!\alu|Equal0~3_combout ),
	.datae(!\alu|LessThan1~10_combout ),
	.dataf(!\alu|LessThan1~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan1~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan1~19 .extended_lut = "off";
defparam \alu|LessThan1~19 .lut_mask = 64'h4455444555555555;
defparam \alu|LessThan1~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N54
cyclonev_lcell_comb \alu|Mux31~16 (
// Equation(s):
// \alu|Mux31~16_combout  = ( !\alu|Mux31~15_combout  & ( \alu|LessThan1~19_combout  & ( (!\alu|Mux31~14_combout ) # ((!\alu|Equal0~0_combout  & !\alu|LessThan1~25_combout )) ) ) ) # ( !\alu|Mux31~15_combout  & ( !\alu|LessThan1~19_combout  & ( 
// (!\alu|Mux31~14_combout ) # ((!\alu|LessThan1~25_combout  & ((!\alu|Equal0~0_combout ) # (\alu|LessThan1~24_combout )))) ) ) )

	.dataa(!\alu|LessThan1~24_combout ),
	.datab(!\alu|Equal0~0_combout ),
	.datac(!\alu|Mux31~14_combout ),
	.datad(!\alu|LessThan1~25_combout ),
	.datae(!\alu|Mux31~15_combout ),
	.dataf(!\alu|LessThan1~19_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux31~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux31~16 .extended_lut = "off";
defparam \alu|Mux31~16 .lut_mask = 64'hFDF00000FCF00000;
defparam \alu|Mux31~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y24_N21
cyclonev_lcell_comb \alu|LessThan0~24 (
// Equation(s):
// \alu|LessThan0~24_combout  = ( \alu_in2_mux|out[31]~9_combout  & ( \reg_file|Mux0~4_combout  ) ) # ( !\alu_in2_mux|out[31]~9_combout  & ( \reg_file|Mux0~4_combout  & ( (!\alu_in2_mux|out[30]~8_combout  & ((!\reg_file|Mux1~4_combout ) # 
// ((!\alu_in2_mux|out[29]~2_combout  & !\reg_file|Mux2~4_combout )))) # (\alu_in2_mux|out[30]~8_combout  & (!\alu_in2_mux|out[29]~2_combout  & (!\reg_file|Mux1~4_combout  & !\reg_file|Mux2~4_combout ))) ) ) ) # ( \alu_in2_mux|out[31]~9_combout  & ( 
// !\reg_file|Mux0~4_combout  & ( (!\alu_in2_mux|out[30]~8_combout  & ((!\reg_file|Mux1~4_combout ) # ((!\alu_in2_mux|out[29]~2_combout  & !\reg_file|Mux2~4_combout )))) # (\alu_in2_mux|out[30]~8_combout  & (!\alu_in2_mux|out[29]~2_combout  & 
// (!\reg_file|Mux1~4_combout  & !\reg_file|Mux2~4_combout ))) ) ) )

	.dataa(!\alu_in2_mux|out[30]~8_combout ),
	.datab(!\alu_in2_mux|out[29]~2_combout ),
	.datac(!\reg_file|Mux1~4_combout ),
	.datad(!\reg_file|Mux2~4_combout ),
	.datae(!\alu_in2_mux|out[31]~9_combout ),
	.dataf(!\reg_file|Mux0~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~24 .extended_lut = "off";
defparam \alu|LessThan0~24 .lut_mask = 64'h0000E8A0E8A0FFFF;
defparam \alu|LessThan0~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N27
cyclonev_lcell_comb \alu|Mux19~2 (
// Equation(s):
// \alu|Mux19~2_combout  = ( !\controller|WideOr1~2_combout  & ( (\controller|WideOr2~2_combout  & !\controller|WideOr3~2_combout ) ) )

	.dataa(gnd),
	.datab(!\controller|WideOr2~2_combout ),
	.datac(!\controller|WideOr3~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|WideOr1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux19~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux19~2 .extended_lut = "off";
defparam \alu|Mux19~2 .lut_mask = 64'h3030303000000000;
defparam \alu|Mux19~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N30
cyclonev_lcell_comb \alu|LessThan0~22 (
// Equation(s):
// \alu|LessThan0~22_combout  = ( \alu|LessThan0~0_combout  & ( \alu_in2_mux|out[24]~31_combout  & ( (\alu|LessThan0~21_combout  & (!\reg_file|Mux7~4_combout  & (!\alu|Equal0~8_combout  & !\alu|Equal0~7_combout ))) ) ) ) # ( \alu|LessThan0~0_combout  & ( 
// !\alu_in2_mux|out[24]~31_combout  & ( (!\alu|Equal0~8_combout  & (!\alu|Equal0~7_combout  & ((!\reg_file|Mux7~4_combout ) # (\alu|LessThan0~21_combout )))) ) ) )

	.dataa(!\alu|LessThan0~21_combout ),
	.datab(!\reg_file|Mux7~4_combout ),
	.datac(!\alu|Equal0~8_combout ),
	.datad(!\alu|Equal0~7_combout ),
	.datae(!\alu|LessThan0~0_combout ),
	.dataf(!\alu_in2_mux|out[24]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~22 .extended_lut = "off";
defparam \alu|LessThan0~22 .lut_mask = 64'h0000D00000004000;
defparam \alu|LessThan0~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N12
cyclonev_lcell_comb \alu|LessThan0~20 (
// Equation(s):
// \alu|LessThan0~20_combout  = ( \alu_in2_mux|out[27]~29_combout  & ( \alu_in2_mux|out[26]~28_combout  & ( (!\alu_in2_mux|out[28]~30_combout  & !\reg_file|Mux3~4_combout ) ) ) ) # ( !\alu_in2_mux|out[27]~29_combout  & ( \alu_in2_mux|out[26]~28_combout  & ( 
// (!\alu_in2_mux|out[28]~30_combout  & ((!\reg_file|Mux3~4_combout ) # (!\reg_file|Mux4~4_combout ))) # (\alu_in2_mux|out[28]~30_combout  & (!\reg_file|Mux3~4_combout  & !\reg_file|Mux4~4_combout )) ) ) ) # ( \alu_in2_mux|out[27]~29_combout  & ( 
// !\alu_in2_mux|out[26]~28_combout  & ( (!\alu_in2_mux|out[28]~30_combout  & ((!\reg_file|Mux3~4_combout ) # ((!\reg_file|Mux5~4_combout  & !\reg_file|Mux4~4_combout )))) # (\alu_in2_mux|out[28]~30_combout  & (!\reg_file|Mux5~4_combout  & 
// (!\reg_file|Mux3~4_combout  & !\reg_file|Mux4~4_combout ))) ) ) ) # ( !\alu_in2_mux|out[27]~29_combout  & ( !\alu_in2_mux|out[26]~28_combout  & ( (!\alu_in2_mux|out[28]~30_combout  & ((!\reg_file|Mux5~4_combout ) # ((!\reg_file|Mux3~4_combout ) # 
// (!\reg_file|Mux4~4_combout )))) # (\alu_in2_mux|out[28]~30_combout  & (!\reg_file|Mux3~4_combout  & ((!\reg_file|Mux5~4_combout ) # (!\reg_file|Mux4~4_combout )))) ) ) )

	.dataa(!\reg_file|Mux5~4_combout ),
	.datab(!\alu_in2_mux|out[28]~30_combout ),
	.datac(!\reg_file|Mux3~4_combout ),
	.datad(!\reg_file|Mux4~4_combout ),
	.datae(!\alu_in2_mux|out[27]~29_combout ),
	.dataf(!\alu_in2_mux|out[26]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~20 .extended_lut = "off";
defparam \alu|LessThan0~20 .lut_mask = 64'hFCE8E8C0FCC0C0C0;
defparam \alu|LessThan0~20 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N21
cyclonev_lcell_comb \alu|LessThan0~19 (
// Equation(s):
// \alu|LessThan0~19_combout  = ( !\alu|Equal0~8_combout  & ( (!\alu_in2_mux|out[25]~27_combout  & (!\reg_file|Mux6~4_combout  & \alu|LessThan0~0_combout )) ) )

	.dataa(!\alu_in2_mux|out[25]~27_combout ),
	.datab(gnd),
	.datac(!\reg_file|Mux6~4_combout ),
	.datad(!\alu|LessThan0~0_combout ),
	.datae(gnd),
	.dataf(!\alu|Equal0~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~19 .extended_lut = "off";
defparam \alu|LessThan0~19 .lut_mask = 64'h00A000A000000000;
defparam \alu|LessThan0~19 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y20_N12
cyclonev_lcell_comb \alu|LessThan0~23 (
// Equation(s):
// \alu|LessThan0~23_combout  = ( !\alu|LessThan0~19_combout  & ( \alu|LessThan0~2_combout  & ( (!\alu|LessThan0~22_combout  & (!\alu|LessThan0~20_combout  & ((\reg_file|Mux9~4_combout ) # (\alu_in2_mux|out[22]~26_combout )))) ) ) ) # ( 
// !\alu|LessThan0~19_combout  & ( !\alu|LessThan0~2_combout  & ( (!\alu|LessThan0~22_combout  & !\alu|LessThan0~20_combout ) ) ) )

	.dataa(!\alu_in2_mux|out[22]~26_combout ),
	.datab(!\reg_file|Mux9~4_combout ),
	.datac(!\alu|LessThan0~22_combout ),
	.datad(!\alu|LessThan0~20_combout ),
	.datae(!\alu|LessThan0~19_combout ),
	.dataf(!\alu|LessThan0~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~23 .extended_lut = "off";
defparam \alu|LessThan0~23 .lut_mask = 64'hF000000070000000;
defparam \alu|LessThan0~23 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N24
cyclonev_lcell_comb \alu|LessThan0~13 (
// Equation(s):
// \alu|LessThan0~13_combout  = ( \alu_in2_mux|out[14]~12_combout  & ( (!\reg_file|Mux16~4_combout  & ((!\reg_file|Mux17~4_combout ) # (\alu_in2_mux|out[15]~13_combout ))) # (\reg_file|Mux16~4_combout  & (\alu_in2_mux|out[15]~13_combout  & 
// !\reg_file|Mux17~4_combout )) ) ) # ( !\alu_in2_mux|out[14]~12_combout  & ( (!\reg_file|Mux16~4_combout  & \alu_in2_mux|out[15]~13_combout ) ) )

	.dataa(!\reg_file|Mux16~4_combout ),
	.datab(!\alu_in2_mux|out[15]~13_combout ),
	.datac(!\reg_file|Mux17~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu_in2_mux|out[14]~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~13 .extended_lut = "off";
defparam \alu|LessThan0~13 .lut_mask = 64'h22222222B2B2B2B2;
defparam \alu|LessThan0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y24_N42
cyclonev_lcell_comb \alu|LessThan0~14 (
// Equation(s):
// \alu|LessThan0~14_combout  = ( \alu|LessThan1~1_combout  & ( \alu|LessThan1~0_combout  & ( (!\reg_file|Mux14~4_combout  & ((!\alu_in2_mux|out[17]~11_combout ) # ((!\reg_file|Mux15~4_combout  & \alu_in2_mux|out[16]~10_combout )))) # 
// (\reg_file|Mux14~4_combout  & (!\reg_file|Mux15~4_combout  & (\alu_in2_mux|out[16]~10_combout  & !\alu_in2_mux|out[17]~11_combout ))) ) ) )

	.dataa(!\reg_file|Mux15~4_combout ),
	.datab(!\reg_file|Mux14~4_combout ),
	.datac(!\alu_in2_mux|out[16]~10_combout ),
	.datad(!\alu_in2_mux|out[17]~11_combout ),
	.datae(!\alu|LessThan1~1_combout ),
	.dataf(!\alu|LessThan1~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~14 .extended_lut = "off";
defparam \alu|LessThan0~14 .lut_mask = 64'h000000000000CE08;
defparam \alu|LessThan0~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N21
cyclonev_lcell_comb \alu|LessThan0~12 (
// Equation(s):
// \alu|LessThan0~12_combout  = ( \reg_file|Mux18~4_combout  & ( \alu_in2_mux|out[13]~4_combout  & ( (!\reg_file|Mux19~4_combout  & \alu_in2_mux|out[12]~14_combout ) ) ) ) # ( !\reg_file|Mux18~4_combout  & ( \alu_in2_mux|out[13]~4_combout  ) ) # ( 
// !\reg_file|Mux18~4_combout  & ( !\alu_in2_mux|out[13]~4_combout  & ( (!\reg_file|Mux19~4_combout  & \alu_in2_mux|out[12]~14_combout ) ) ) )

	.dataa(gnd),
	.datab(!\reg_file|Mux19~4_combout ),
	.datac(!\alu_in2_mux|out[12]~14_combout ),
	.datad(gnd),
	.datae(!\reg_file|Mux18~4_combout ),
	.dataf(!\alu_in2_mux|out[13]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~12 .extended_lut = "off";
defparam \alu|LessThan0~12 .lut_mask = 64'h0C0C0000FFFF0C0C;
defparam \alu|LessThan0~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N42
cyclonev_lcell_comb \alu|LessThan0~17 (
// Equation(s):
// \alu|LessThan0~17_combout  = ( \alu|LessThan1~2_combout  & ( \alu|LessThan0~12_combout  & ( (!\alu|LessThan0~16_combout  & (!\alu|Equal0~1_combout  & (!\alu|LessThan0~13_combout  & !\alu|LessThan0~14_combout ))) ) ) ) # ( !\alu|LessThan1~2_combout  & ( 
// \alu|LessThan0~12_combout  & ( (!\alu|LessThan0~16_combout  & !\alu|LessThan0~14_combout ) ) ) ) # ( \alu|LessThan1~2_combout  & ( !\alu|LessThan0~12_combout  & ( (!\alu|LessThan0~16_combout  & (!\alu|LessThan0~13_combout  & !\alu|LessThan0~14_combout )) 
// ) ) ) # ( !\alu|LessThan1~2_combout  & ( !\alu|LessThan0~12_combout  & ( (!\alu|LessThan0~16_combout  & !\alu|LessThan0~14_combout ) ) ) )

	.dataa(!\alu|LessThan0~16_combout ),
	.datab(!\alu|Equal0~1_combout ),
	.datac(!\alu|LessThan0~13_combout ),
	.datad(!\alu|LessThan0~14_combout ),
	.datae(!\alu|LessThan1~2_combout ),
	.dataf(!\alu|LessThan0~12_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~17 .extended_lut = "off";
defparam \alu|LessThan0~17 .lut_mask = 64'hAA00A000AA008000;
defparam \alu|LessThan0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y25_N33
cyclonev_lcell_comb \alu|LessThan0~8 (
// Equation(s):
// \alu|LessThan0~8_combout  = ( \alu_in2_mux|out[8]~17_combout  & ( \alu_in2_mux|out[9]~18_combout  & ( (!\reg_file|Mux22~4_combout ) # (!\reg_file|Mux23~4_combout ) ) ) ) # ( !\alu_in2_mux|out[8]~17_combout  & ( \alu_in2_mux|out[9]~18_combout  & ( 
// !\reg_file|Mux22~4_combout  ) ) ) # ( \alu_in2_mux|out[8]~17_combout  & ( !\alu_in2_mux|out[9]~18_combout  & ( (!\reg_file|Mux22~4_combout  & !\reg_file|Mux23~4_combout ) ) ) )

	.dataa(!\reg_file|Mux22~4_combout ),
	.datab(!\reg_file|Mux23~4_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\alu_in2_mux|out[8]~17_combout ),
	.dataf(!\alu_in2_mux|out[9]~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~8 .extended_lut = "off";
defparam \alu|LessThan0~8 .lut_mask = 64'h00008888AAAAEEEE;
defparam \alu|LessThan0~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N6
cyclonev_lcell_comb \alu|LessThan0~7 (
// Equation(s):
// \alu|LessThan0~7_combout  = ( \alu_in2_mux|out[6]~19_combout  & ( \alu_in2_mux|out[7]~20_combout  & ( (!\reg_file|Mux25~4_combout ) # (!\reg_file|Mux24~4_combout ) ) ) ) # ( !\alu_in2_mux|out[6]~19_combout  & ( \alu_in2_mux|out[7]~20_combout  & ( 
// !\reg_file|Mux24~4_combout  ) ) ) # ( \alu_in2_mux|out[6]~19_combout  & ( !\alu_in2_mux|out[7]~20_combout  & ( (!\reg_file|Mux25~4_combout  & !\reg_file|Mux24~4_combout ) ) ) )

	.dataa(gnd),
	.datab(!\reg_file|Mux25~4_combout ),
	.datac(!\reg_file|Mux24~4_combout ),
	.datad(gnd),
	.datae(!\alu_in2_mux|out[6]~19_combout ),
	.dataf(!\alu_in2_mux|out[7]~20_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~7 .extended_lut = "off";
defparam \alu|LessThan0~7 .lut_mask = 64'h0000C0C0F0F0FCFC;
defparam \alu|LessThan0~7 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N21
cyclonev_lcell_comb \alu|LessThan0~6 (
// Equation(s):
// \alu|LessThan0~6_combout  = ( \alu_in2_mux|out[5]~22_combout  & ( (!\reg_file|Mux26~4_combout ) # ((!\reg_file|Mux27~4_combout  & \alu_in2_mux|out[4]~21_combout )) ) ) # ( !\alu_in2_mux|out[5]~22_combout  & ( (!\reg_file|Mux27~4_combout  & 
// (!\reg_file|Mux26~4_combout  & \alu_in2_mux|out[4]~21_combout )) ) )

	.dataa(!\reg_file|Mux27~4_combout ),
	.datab(gnd),
	.datac(!\reg_file|Mux26~4_combout ),
	.datad(!\alu_in2_mux|out[4]~21_combout ),
	.datae(gnd),
	.dataf(!\alu_in2_mux|out[5]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~6 .extended_lut = "off";
defparam \alu|LessThan0~6 .lut_mask = 64'h00A000A0F0FAF0FA;
defparam \alu|LessThan0~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y25_N36
cyclonev_lcell_comb \alu|LessThan0~9 (
// Equation(s):
// \alu|LessThan0~9_combout  = ( \alu|LessThan0~6_combout  & ( (!\alu|LessThan0~8_combout  & ((!\alu|LessThan0~1_combout ) # ((!\alu|Equal0~10_combout  & !\alu|LessThan0~7_combout )))) ) ) # ( !\alu|LessThan0~6_combout  & ( (!\alu|LessThan0~8_combout  & 
// ((!\alu|LessThan0~1_combout ) # (!\alu|LessThan0~7_combout ))) ) )

	.dataa(!\alu|Equal0~10_combout ),
	.datab(!\alu|LessThan0~1_combout ),
	.datac(!\alu|LessThan0~8_combout ),
	.datad(!\alu|LessThan0~7_combout ),
	.datae(gnd),
	.dataf(!\alu|LessThan0~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~9 .extended_lut = "off";
defparam \alu|LessThan0~9 .lut_mask = 64'hF0C0F0C0E0C0E0C0;
defparam \alu|LessThan0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y24_N39
cyclonev_lcell_comb \alu|LessThan0~3 (
// Equation(s):
// \alu|LessThan0~3_combout  = ( \alu_in2_mux|out[0]~7_combout  & ( (!\reg_file|Mux30~4_combout  & ((!\reg_file|Mux31~4_combout ) # (\alu_in2_mux|out[1]~23_combout ))) # (\reg_file|Mux30~4_combout  & (!\reg_file|Mux31~4_combout  & 
// \alu_in2_mux|out[1]~23_combout )) ) ) # ( !\alu_in2_mux|out[0]~7_combout  & ( (!\reg_file|Mux30~4_combout  & \alu_in2_mux|out[1]~23_combout ) ) )

	.dataa(!\reg_file|Mux30~4_combout ),
	.datab(gnd),
	.datac(!\reg_file|Mux31~4_combout ),
	.datad(!\alu_in2_mux|out[1]~23_combout ),
	.datae(gnd),
	.dataf(!\alu_in2_mux|out[0]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~3 .extended_lut = "off";
defparam \alu|LessThan0~3 .lut_mask = 64'h00AA00AAA0FAA0FA;
defparam \alu|LessThan0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y24_N54
cyclonev_lcell_comb \alu|LessThan0~5 (
// Equation(s):
// \alu|LessThan0~5_combout  = ( \alu|Equal0~10_combout  & ( \alu|Equal0~11_combout  & ( (\alu|LessThan0~1_combout  & (((\alu|LessThan0~3_combout  & \alu|Equal0~12_combout )) # (\alu|LessThan0~4_combout ))) ) ) )

	.dataa(!\alu|LessThan0~4_combout ),
	.datab(!\alu|LessThan0~3_combout ),
	.datac(!\alu|Equal0~12_combout ),
	.datad(!\alu|LessThan0~1_combout ),
	.datae(!\alu|Equal0~10_combout ),
	.dataf(!\alu|Equal0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~5 .extended_lut = "off";
defparam \alu|LessThan0~5 .lut_mask = 64'h0000000000000057;
defparam \alu|LessThan0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N30
cyclonev_lcell_comb \alu|LessThan0~10 (
// Equation(s):
// \alu|LessThan0~10_combout  = ( \alu_in2_mux|out[11]~16_combout  & ( (!\reg_file|Mux20~4_combout ) # ((\alu_in2_mux|out[10]~15_combout  & !\reg_file|Mux21~4_combout )) ) ) # ( !\alu_in2_mux|out[11]~16_combout  & ( (\alu_in2_mux|out[10]~15_combout  & 
// (!\reg_file|Mux20~4_combout  & !\reg_file|Mux21~4_combout )) ) )

	.dataa(!\alu_in2_mux|out[10]~15_combout ),
	.datab(!\reg_file|Mux20~4_combout ),
	.datac(gnd),
	.datad(!\reg_file|Mux21~4_combout ),
	.datae(gnd),
	.dataf(!\alu_in2_mux|out[11]~16_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~10 .extended_lut = "off";
defparam \alu|LessThan0~10 .lut_mask = 64'h44004400DDCCDDCC;
defparam \alu|LessThan0~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y25_N6
cyclonev_lcell_comb \alu|LessThan0~11 (
// Equation(s):
// \alu|LessThan0~11_combout  = ( \alu|LessThan1~2_combout  & ( \alu|LessThan1~3_combout  & ( (\alu|Equal0~1_combout  & \alu|LessThan0~10_combout ) ) ) )

	.dataa(gnd),
	.datab(!\alu|Equal0~1_combout ),
	.datac(!\alu|LessThan0~10_combout ),
	.datad(gnd),
	.datae(!\alu|LessThan1~2_combout ),
	.dataf(!\alu|LessThan1~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~11 .extended_lut = "off";
defparam \alu|LessThan0~11 .lut_mask = 64'h0000000000000303;
defparam \alu|LessThan0~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N9
cyclonev_lcell_comb \alu|LessThan0~18 (
// Equation(s):
// \alu|LessThan0~18_combout  = ( \alu|LessThan0~5_combout  & ( \alu|LessThan0~11_combout  & ( \alu|Equal0~9_combout  ) ) ) # ( !\alu|LessThan0~5_combout  & ( \alu|LessThan0~11_combout  & ( \alu|Equal0~9_combout  ) ) ) # ( \alu|LessThan0~5_combout  & ( 
// !\alu|LessThan0~11_combout  & ( (\alu|Equal0~9_combout  & ((!\alu|LessThan0~17_combout ) # (\alu|Equal0~3_combout ))) ) ) ) # ( !\alu|LessThan0~5_combout  & ( !\alu|LessThan0~11_combout  & ( (\alu|Equal0~9_combout  & ((!\alu|LessThan0~17_combout ) # 
// ((\alu|Equal0~3_combout  & !\alu|LessThan0~9_combout )))) ) ) )

	.dataa(!\alu|Equal0~9_combout ),
	.datab(!\alu|LessThan0~17_combout ),
	.datac(!\alu|Equal0~3_combout ),
	.datad(!\alu|LessThan0~9_combout ),
	.datae(!\alu|LessThan0~5_combout ),
	.dataf(!\alu|LessThan0~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|LessThan0~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|LessThan0~18 .extended_lut = "off";
defparam \alu|LessThan0~18 .lut_mask = 64'h4544454555555555;
defparam \alu|LessThan0~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N24
cyclonev_lcell_comb \alu|Mux31~13 (
// Equation(s):
// \alu|Mux31~13_combout  = ( \alu|LessThan0~23_combout  & ( \alu|LessThan0~18_combout  & ( (!\alu|Equal0~0_combout  & ((!\alu|LessThan0~24_combout  & (\alu|Mux31~12_combout )) # (\alu|LessThan0~24_combout  & ((\alu|Mux19~2_combout ))))) # 
// (\alu|Equal0~0_combout  & (((\alu|Mux19~2_combout )))) ) ) ) # ( !\alu|LessThan0~23_combout  & ( \alu|LessThan0~18_combout  & ( (!\alu|Equal0~0_combout  & ((!\alu|LessThan0~24_combout  & (\alu|Mux31~12_combout )) # (\alu|LessThan0~24_combout  & 
// ((\alu|Mux19~2_combout ))))) # (\alu|Equal0~0_combout  & (((\alu|Mux19~2_combout )))) ) ) ) # ( \alu|LessThan0~23_combout  & ( !\alu|LessThan0~18_combout  & ( (!\alu|LessThan0~24_combout  & (\alu|Mux31~12_combout )) # (\alu|LessThan0~24_combout  & 
// ((\alu|Mux19~2_combout ))) ) ) ) # ( !\alu|LessThan0~23_combout  & ( !\alu|LessThan0~18_combout  & ( (!\alu|Equal0~0_combout  & ((!\alu|LessThan0~24_combout  & (\alu|Mux31~12_combout )) # (\alu|LessThan0~24_combout  & ((\alu|Mux19~2_combout ))))) # 
// (\alu|Equal0~0_combout  & (((\alu|Mux19~2_combout )))) ) ) )

	.dataa(!\alu|Mux31~12_combout ),
	.datab(!\alu|Equal0~0_combout ),
	.datac(!\alu|LessThan0~24_combout ),
	.datad(!\alu|Mux19~2_combout ),
	.datae(!\alu|LessThan0~23_combout ),
	.dataf(!\alu|LessThan0~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux31~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux31~13 .extended_lut = "off";
defparam \alu|Mux31~13 .lut_mask = 64'h407F505F407F407F;
defparam \alu|Mux31~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N48
cyclonev_lcell_comb \alu|Mux31~18 (
// Equation(s):
// \alu|Mux31~18_combout  = ( \alu|Mux31~16_combout  & ( \alu|Mux31~13_combout  & ( (!\alu|Mux31~17_combout  & !\alu|Mux31~8_combout ) ) ) ) # ( !\alu|Mux31~16_combout  & ( \alu|Mux31~13_combout  & ( (!\alu|Mux31~17_combout  & !\alu|Mux31~8_combout ) ) ) ) # 
// ( \alu|Mux31~16_combout  & ( !\alu|Mux31~13_combout  & ( (!\alu|Mux31~8_combout  & ((!\alu|Mux31~17_combout ) # ((!\alu|Mux31~11_combout ) # (\alu|Mux31~10_combout )))) ) ) ) # ( !\alu|Mux31~16_combout  & ( !\alu|Mux31~13_combout  & ( 
// (!\alu|Mux31~17_combout  & !\alu|Mux31~8_combout ) ) ) )

	.dataa(!\alu|Mux31~17_combout ),
	.datab(!\alu|Mux31~8_combout ),
	.datac(!\alu|Mux31~11_combout ),
	.datad(!\alu|Mux31~10_combout ),
	.datae(!\alu|Mux31~16_combout ),
	.dataf(!\alu|Mux31~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux31~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux31~18 .extended_lut = "off";
defparam \alu|Mux31~18 .lut_mask = 64'h8888C8CC88888888;
defparam \alu|Mux31~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N30
cyclonev_lcell_comb \alu|Selector1~1 (
// Equation(s):
// \alu|Selector1~1_combout  = ( \controller|WideOr1~2_combout  & ( !\alu|Mux31~18_combout  & ( (\controller|WideOr0~3_combout  & !\controller|alu_op[4]~1_combout ) ) ) ) # ( !\controller|WideOr1~2_combout  & ( !\alu|Mux31~18_combout  & ( 
// (!\controller|WideOr0~3_combout  & (\controller|alu_op[4]~1_combout  & (!\controller|WideOr3~2_combout  $ (!\controller|WideOr2~2_combout )))) # (\controller|WideOr0~3_combout  & (!\controller|alu_op[4]~1_combout  & ((\controller|WideOr2~2_combout ) # 
// (\controller|WideOr3~2_combout )))) ) ) )

	.dataa(!\controller|WideOr0~3_combout ),
	.datab(!\controller|WideOr3~2_combout ),
	.datac(!\controller|alu_op[4]~1_combout ),
	.datad(!\controller|WideOr2~2_combout ),
	.datae(!\controller|WideOr1~2_combout ),
	.dataf(!\alu|Mux31~18_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Selector1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Selector1~1 .extended_lut = "off";
defparam \alu|Selector1~1 .lut_mask = 64'h1258505000000000;
defparam \alu|Selector1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y24_N36
cyclonev_lcell_comb \alu|branch_result (
// Equation(s):
// \alu|branch_result~combout  = ( \alu|Selector1~1_combout  & ( (!\alu|WideOr2~0_combout ) # (\alu|branch_result~combout ) ) ) # ( !\alu|Selector1~1_combout  & ( (\alu|branch_result~combout  & \alu|WideOr2~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu|branch_result~combout ),
	.datad(!\alu|WideOr2~0_combout ),
	.datae(gnd),
	.dataf(!\alu|Selector1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|branch_result~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|branch_result .extended_lut = "off";
defparam \alu|branch_result .lut_mask = 64'h000F000FFF0FFF0F;
defparam \alu|branch_result .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N54
cyclonev_lcell_comb \controller|WideOr4~1 (
// Equation(s):
// \controller|WideOr4~1_combout  = ( \instMem|data~56_combout  & ( \alu|branch_result~combout  & ( \controller|Equal0~1_combout  ) ) ) # ( !\instMem|data~56_combout  & ( \alu|branch_result~combout  & ( (\controller|Equal0~1_combout  & 
// ((!\instMem|data~141_combout ) # (!\instMem|data~62_combout  $ (!\instMem|data~76_combout )))) ) ) )

	.dataa(!\controller|Equal0~1_combout ),
	.datab(!\instMem|data~62_combout ),
	.datac(!\instMem|data~141_combout ),
	.datad(!\instMem|data~76_combout ),
	.datae(!\instMem|data~56_combout ),
	.dataf(!\alu|branch_result~combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr4~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr4~1 .extended_lut = "off";
defparam \controller|WideOr4~1 .lut_mask = 64'h0000000051545555;
defparam \controller|WideOr4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N30
cyclonev_lcell_comb \pc|dataOut[28]~0 (
// Equation(s):
// \pc|dataOut[28]~0_combout  = ( \controller|pc_sel[1]~0_combout  & ( \controller|WideOr4~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\controller|WideOr4~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\controller|pc_sel[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc|dataOut[28]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc|dataOut[28]~0 .extended_lut = "off";
defparam \pc|dataOut[28]~0 .lut_mask = 64'h000000000F0F0F0F;
defparam \pc|dataOut[28]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y25_N49
dffeas \pc|dataOut[14] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\pc_mux|out[14]~19_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pc|dataOut[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [14]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[14] .is_wysiwyg = "true";
defparam \pc|dataOut[14] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N36
cyclonev_lcell_comb \rf_wrt_data_mux|out[15]~38 (
// Equation(s):
// \rf_wrt_data_mux|out[15]~38_combout  = ( \rf_wrt_data_mux|out[12]~8_combout  & ( \dataMem|data_rtl_0|auto_generated|ram_block1a15  & ( (!\controller|rf_wrt_data_sel[0]~0_combout  & \pc_plus_4_adder|Add0~61_sumout ) ) ) ) # ( 
// !\rf_wrt_data_mux|out[12]~8_combout  & ( \dataMem|data_rtl_0|auto_generated|ram_block1a15  & ( ((\controller|rf_wrt_data_sel[0]~0_combout ) # (\alu|Mux16~2_combout )) # (\alu|Mux16~1_combout ) ) ) ) # ( \rf_wrt_data_mux|out[12]~8_combout  & ( 
// !\dataMem|data_rtl_0|auto_generated|ram_block1a15  & ( (!\controller|rf_wrt_data_sel[0]~0_combout  & \pc_plus_4_adder|Add0~61_sumout ) ) ) ) # ( !\rf_wrt_data_mux|out[12]~8_combout  & ( !\dataMem|data_rtl_0|auto_generated|ram_block1a15  & ( 
// (!\controller|rf_wrt_data_sel[0]~0_combout  & ((\alu|Mux16~2_combout ) # (\alu|Mux16~1_combout ))) ) ) )

	.dataa(!\alu|Mux16~1_combout ),
	.datab(!\alu|Mux16~2_combout ),
	.datac(!\controller|rf_wrt_data_sel[0]~0_combout ),
	.datad(!\pc_plus_4_adder|Add0~61_sumout ),
	.datae(!\rf_wrt_data_mux|out[12]~8_combout ),
	.dataf(!\dataMem|data_rtl_0|auto_generated|ram_block1a15 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[15]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[15]~38 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[15]~38 .lut_mask = 64'h707000F07F7F00F0;
defparam \rf_wrt_data_mux|out[15]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N47
dffeas \reg_file|data[12][15] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[15]~38_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[12][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[12][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[12][15] .is_wysiwyg = "true";
defparam \reg_file|data[12][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N0
cyclonev_lcell_comb \reg_file|data[4][15]~feeder (
// Equation(s):
// \reg_file|data[4][15]~feeder_combout  = ( \rf_wrt_data_mux|out[15]~38_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[15]~38_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[4][15]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[4][15]~feeder .extended_lut = "off";
defparam \reg_file|data[4][15]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[4][15]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N2
dffeas \reg_file|data[4][15] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[4][15]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[4][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[4][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[4][15] .is_wysiwyg = "true";
defparam \reg_file|data[4][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N36
cyclonev_lcell_comb \reg_file|Mux48~0 (
// Equation(s):
// \reg_file|Mux48~0_combout  = ( \reg_file|data[4][15]~q  & ( \reg_file|data[0][15]~q  & ( (!\controller|rs2[3]~1_combout ) # ((!\controller|rs2[2]~0_combout  & ((\reg_file|data[8][15]~q ))) # (\controller|rs2[2]~0_combout  & (\reg_file|data[12][15]~q ))) ) 
// ) ) # ( !\reg_file|data[4][15]~q  & ( \reg_file|data[0][15]~q  & ( (!\controller|rs2[2]~0_combout  & (((!\controller|rs2[3]~1_combout ) # (\reg_file|data[8][15]~q )))) # (\controller|rs2[2]~0_combout  & (\reg_file|data[12][15]~q  & 
// ((\controller|rs2[3]~1_combout )))) ) ) ) # ( \reg_file|data[4][15]~q  & ( !\reg_file|data[0][15]~q  & ( (!\controller|rs2[2]~0_combout  & (((\reg_file|data[8][15]~q  & \controller|rs2[3]~1_combout )))) # (\controller|rs2[2]~0_combout  & 
// (((!\controller|rs2[3]~1_combout )) # (\reg_file|data[12][15]~q ))) ) ) ) # ( !\reg_file|data[4][15]~q  & ( !\reg_file|data[0][15]~q  & ( (\controller|rs2[3]~1_combout  & ((!\controller|rs2[2]~0_combout  & ((\reg_file|data[8][15]~q ))) # 
// (\controller|rs2[2]~0_combout  & (\reg_file|data[12][15]~q )))) ) ) )

	.dataa(!\controller|rs2[2]~0_combout ),
	.datab(!\reg_file|data[12][15]~q ),
	.datac(!\reg_file|data[8][15]~q ),
	.datad(!\controller|rs2[3]~1_combout ),
	.datae(!\reg_file|data[4][15]~q ),
	.dataf(!\reg_file|data[0][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux48~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux48~0 .extended_lut = "off";
defparam \reg_file|Mux48~0 .lut_mask = 64'h001B551BAA1BFF1B;
defparam \reg_file|Mux48~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N48
cyclonev_lcell_comb \reg_file|Mux48~3 (
// Equation(s):
// \reg_file|Mux48~3_combout  = ( \reg_file|data[7][15]~q  & ( \controller|rs2[3]~1_combout  & ( (!\controller|rs2[2]~0_combout  & ((\reg_file|data[11][15]~q ))) # (\controller|rs2[2]~0_combout  & (\reg_file|data[15][15]~q )) ) ) ) # ( 
// !\reg_file|data[7][15]~q  & ( \controller|rs2[3]~1_combout  & ( (!\controller|rs2[2]~0_combout  & ((\reg_file|data[11][15]~q ))) # (\controller|rs2[2]~0_combout  & (\reg_file|data[15][15]~q )) ) ) ) # ( \reg_file|data[7][15]~q  & ( 
// !\controller|rs2[3]~1_combout  & ( (\controller|rs2[2]~0_combout ) # (\reg_file|data[3][15]~q ) ) ) ) # ( !\reg_file|data[7][15]~q  & ( !\controller|rs2[3]~1_combout  & ( (\reg_file|data[3][15]~q  & !\controller|rs2[2]~0_combout ) ) ) )

	.dataa(!\reg_file|data[15][15]~q ),
	.datab(!\reg_file|data[3][15]~q ),
	.datac(!\reg_file|data[11][15]~q ),
	.datad(!\controller|rs2[2]~0_combout ),
	.datae(!\reg_file|data[7][15]~q ),
	.dataf(!\controller|rs2[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux48~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux48~3 .extended_lut = "off";
defparam \reg_file|Mux48~3 .lut_mask = 64'h330033FF0F550F55;
defparam \reg_file|Mux48~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y23_N26
dffeas \reg_file|data[14][15] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[15]~38_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[14][31]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[14][15]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[14][15] .is_wysiwyg = "true";
defparam \reg_file|data[14][15] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N12
cyclonev_lcell_comb \reg_file|Mux48~2 (
// Equation(s):
// \reg_file|Mux48~2_combout  = ( \controller|rs2[3]~1_combout  & ( \reg_file|data[6][15]~q  & ( (!\controller|rs2[2]~0_combout  & ((\reg_file|data[10][15]~q ))) # (\controller|rs2[2]~0_combout  & (\reg_file|data[14][15]~q )) ) ) ) # ( 
// !\controller|rs2[3]~1_combout  & ( \reg_file|data[6][15]~q  & ( (\reg_file|data[2][15]~q ) # (\controller|rs2[2]~0_combout ) ) ) ) # ( \controller|rs2[3]~1_combout  & ( !\reg_file|data[6][15]~q  & ( (!\controller|rs2[2]~0_combout  & 
// ((\reg_file|data[10][15]~q ))) # (\controller|rs2[2]~0_combout  & (\reg_file|data[14][15]~q )) ) ) ) # ( !\controller|rs2[3]~1_combout  & ( !\reg_file|data[6][15]~q  & ( (!\controller|rs2[2]~0_combout  & \reg_file|data[2][15]~q ) ) ) )

	.dataa(!\controller|rs2[2]~0_combout ),
	.datab(!\reg_file|data[14][15]~q ),
	.datac(!\reg_file|data[10][15]~q ),
	.datad(!\reg_file|data[2][15]~q ),
	.datae(!\controller|rs2[3]~1_combout ),
	.dataf(!\reg_file|data[6][15]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux48~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux48~2 .extended_lut = "off";
defparam \reg_file|Mux48~2 .lut_mask = 64'h00AA1B1B55FF1B1B;
defparam \reg_file|Mux48~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y23_N54
cyclonev_lcell_comb \reg_file|Mux48~4 (
// Equation(s):
// \reg_file|Mux48~4_combout  = ( \reg_file|Mux48~2_combout  & ( \controller|rs2[0]~2_combout  & ( (\controller|rs2[1]~3_combout ) # (\reg_file|Mux48~0_combout ) ) ) ) # ( !\reg_file|Mux48~2_combout  & ( \controller|rs2[0]~2_combout  & ( 
// (\reg_file|Mux48~0_combout  & !\controller|rs2[1]~3_combout ) ) ) ) # ( \reg_file|Mux48~2_combout  & ( !\controller|rs2[0]~2_combout  & ( (!\controller|rs2[1]~3_combout  & (\reg_file|Mux48~1_combout )) # (\controller|rs2[1]~3_combout  & 
// ((\reg_file|Mux48~3_combout ))) ) ) ) # ( !\reg_file|Mux48~2_combout  & ( !\controller|rs2[0]~2_combout  & ( (!\controller|rs2[1]~3_combout  & (\reg_file|Mux48~1_combout )) # (\controller|rs2[1]~3_combout  & ((\reg_file|Mux48~3_combout ))) ) ) )

	.dataa(!\reg_file|Mux48~1_combout ),
	.datab(!\reg_file|Mux48~0_combout ),
	.datac(!\controller|rs2[1]~3_combout ),
	.datad(!\reg_file|Mux48~3_combout ),
	.datae(!\reg_file|Mux48~2_combout ),
	.dataf(!\controller|rs2[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux48~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux48~4 .extended_lut = "off";
defparam \reg_file|Mux48~4 .lut_mask = 64'h505F505F30303F3F;
defparam \reg_file|Mux48~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y25_N51
cyclonev_lcell_comb \rf_wrt_data_mux|out[14]~37 (
// Equation(s):
// \rf_wrt_data_mux|out[14]~37_combout  = ( \dataMem|data_rtl_0|auto_generated|ram_block1a14  & ( \alu|Mux17~2_combout  & ( (!\rf_wrt_data_mux|out[12]~8_combout ) # ((\pc_plus_4_adder|Add0~57_sumout  & !\controller|rf_wrt_data_sel[0]~0_combout )) ) ) ) # ( 
// !\dataMem|data_rtl_0|auto_generated|ram_block1a14  & ( \alu|Mux17~2_combout  & ( (!\controller|rf_wrt_data_sel[0]~0_combout  & ((!\rf_wrt_data_mux|out[12]~8_combout ) # (\pc_plus_4_adder|Add0~57_sumout ))) ) ) ) # ( 
// \dataMem|data_rtl_0|auto_generated|ram_block1a14  & ( !\alu|Mux17~2_combout  & ( (!\rf_wrt_data_mux|out[12]~8_combout  & (((\controller|rf_wrt_data_sel[0]~0_combout ) # (\alu|Mux17~1_combout )))) # (\rf_wrt_data_mux|out[12]~8_combout  & 
// (\pc_plus_4_adder|Add0~57_sumout  & ((!\controller|rf_wrt_data_sel[0]~0_combout )))) ) ) ) # ( !\dataMem|data_rtl_0|auto_generated|ram_block1a14  & ( !\alu|Mux17~2_combout  & ( (!\controller|rf_wrt_data_sel[0]~0_combout  & 
// ((!\rf_wrt_data_mux|out[12]~8_combout  & ((\alu|Mux17~1_combout ))) # (\rf_wrt_data_mux|out[12]~8_combout  & (\pc_plus_4_adder|Add0~57_sumout )))) ) ) )

	.dataa(!\pc_plus_4_adder|Add0~57_sumout ),
	.datab(!\alu|Mux17~1_combout ),
	.datac(!\rf_wrt_data_mux|out[12]~8_combout ),
	.datad(!\controller|rf_wrt_data_sel[0]~0_combout ),
	.datae(!\dataMem|data_rtl_0|auto_generated|ram_block1a14 ),
	.dataf(!\alu|Mux17~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[14]~37_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[14]~37 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[14]~37 .lut_mask = 64'h350035F0F500F5F0;
defparam \rf_wrt_data_mux|out[14]~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y25_N50
dffeas \reg_file|data[11][14] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[14]~37_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[11][31]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[11][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[11][14] .is_wysiwyg = "true";
defparam \reg_file|data[11][14] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y24_N19
dffeas \reg_file|data[10][14] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[14]~37_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[10][31]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[10][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[10][14] .is_wysiwyg = "true";
defparam \reg_file|data[10][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N18
cyclonev_lcell_comb \reg_file|Mux49~2 (
// Equation(s):
// \reg_file|Mux49~2_combout  = ( \reg_file|data[10][14]~q  & ( \controller|rs2[0]~2_combout  & ( (\controller|rs2[1]~3_combout ) # (\reg_file|data[8][14]~q ) ) ) ) # ( !\reg_file|data[10][14]~q  & ( \controller|rs2[0]~2_combout  & ( (\reg_file|data[8][14]~q 
//  & !\controller|rs2[1]~3_combout ) ) ) ) # ( \reg_file|data[10][14]~q  & ( !\controller|rs2[0]~2_combout  & ( (!\controller|rs2[1]~3_combout  & ((\reg_file|data[9][14]~q ))) # (\controller|rs2[1]~3_combout  & (\reg_file|data[11][14]~q )) ) ) ) # ( 
// !\reg_file|data[10][14]~q  & ( !\controller|rs2[0]~2_combout  & ( (!\controller|rs2[1]~3_combout  & ((\reg_file|data[9][14]~q ))) # (\controller|rs2[1]~3_combout  & (\reg_file|data[11][14]~q )) ) ) )

	.dataa(!\reg_file|data[8][14]~q ),
	.datab(!\reg_file|data[11][14]~q ),
	.datac(!\reg_file|data[9][14]~q ),
	.datad(!\controller|rs2[1]~3_combout ),
	.datae(!\reg_file|data[10][14]~q ),
	.dataf(!\controller|rs2[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux49~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux49~2 .extended_lut = "off";
defparam \reg_file|Mux49~2 .lut_mask = 64'h0F330F33550055FF;
defparam \reg_file|Mux49~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N44
dffeas \reg_file|data[1][14] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[14]~37_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[1][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[1][14]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[1][14] .is_wysiwyg = "true";
defparam \reg_file|data[1][14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N45
cyclonev_lcell_comb \reg_file|Mux49~0 (
// Equation(s):
// \reg_file|Mux49~0_combout  = ( \reg_file|data[2][14]~q  & ( \reg_file|data[3][14]~q  & ( ((!\controller|rs2[0]~2_combout  & (\reg_file|data[1][14]~q )) # (\controller|rs2[0]~2_combout  & ((\reg_file|data[0][14]~q )))) # (\controller|rs2[1]~3_combout ) ) ) 
// ) # ( !\reg_file|data[2][14]~q  & ( \reg_file|data[3][14]~q  & ( (!\controller|rs2[0]~2_combout  & (((\reg_file|data[1][14]~q )) # (\controller|rs2[1]~3_combout ))) # (\controller|rs2[0]~2_combout  & (!\controller|rs2[1]~3_combout  & 
// ((\reg_file|data[0][14]~q )))) ) ) ) # ( \reg_file|data[2][14]~q  & ( !\reg_file|data[3][14]~q  & ( (!\controller|rs2[0]~2_combout  & (!\controller|rs2[1]~3_combout  & (\reg_file|data[1][14]~q ))) # (\controller|rs2[0]~2_combout  & 
// (((\reg_file|data[0][14]~q )) # (\controller|rs2[1]~3_combout ))) ) ) ) # ( !\reg_file|data[2][14]~q  & ( !\reg_file|data[3][14]~q  & ( (!\controller|rs2[1]~3_combout  & ((!\controller|rs2[0]~2_combout  & (\reg_file|data[1][14]~q )) # 
// (\controller|rs2[0]~2_combout  & ((\reg_file|data[0][14]~q ))))) ) ) )

	.dataa(!\controller|rs2[0]~2_combout ),
	.datab(!\controller|rs2[1]~3_combout ),
	.datac(!\reg_file|data[1][14]~q ),
	.datad(!\reg_file|data[0][14]~q ),
	.datae(!\reg_file|data[2][14]~q ),
	.dataf(!\reg_file|data[3][14]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux49~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux49~0 .extended_lut = "off";
defparam \reg_file|Mux49~0 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \reg_file|Mux49~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y26_N45
cyclonev_lcell_comb \reg_file|Mux49~3 (
// Equation(s):
// \reg_file|Mux49~3_combout  = ( \reg_file|data[14][14]~q  & ( \controller|rs2[0]~2_combout  & ( (\controller|rs2[1]~3_combout ) # (\reg_file|data[12][14]~q ) ) ) ) # ( !\reg_file|data[14][14]~q  & ( \controller|rs2[0]~2_combout  & ( 
// (\reg_file|data[12][14]~q  & !\controller|rs2[1]~3_combout ) ) ) ) # ( \reg_file|data[14][14]~q  & ( !\controller|rs2[0]~2_combout  & ( (!\controller|rs2[1]~3_combout  & ((\reg_file|data[13][14]~q ))) # (\controller|rs2[1]~3_combout  & 
// (\reg_file|data[15][14]~q )) ) ) ) # ( !\reg_file|data[14][14]~q  & ( !\controller|rs2[0]~2_combout  & ( (!\controller|rs2[1]~3_combout  & ((\reg_file|data[13][14]~q ))) # (\controller|rs2[1]~3_combout  & (\reg_file|data[15][14]~q )) ) ) )

	.dataa(!\reg_file|data[15][14]~q ),
	.datab(!\reg_file|data[13][14]~q ),
	.datac(!\reg_file|data[12][14]~q ),
	.datad(!\controller|rs2[1]~3_combout ),
	.datae(!\reg_file|data[14][14]~q ),
	.dataf(!\controller|rs2[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux49~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux49~3 .extended_lut = "off";
defparam \reg_file|Mux49~3 .lut_mask = 64'h335533550F000FFF;
defparam \reg_file|Mux49~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N51
cyclonev_lcell_comb \reg_file|Mux49~1 (
// Equation(s):
// \reg_file|Mux49~1_combout  = ( \reg_file|data[5][14]~q  & ( \controller|rs2[1]~3_combout  & ( (!\controller|rs2[0]~2_combout  & (\reg_file|data[7][14]~q )) # (\controller|rs2[0]~2_combout  & ((\reg_file|data[6][14]~q ))) ) ) ) # ( !\reg_file|data[5][14]~q 
//  & ( \controller|rs2[1]~3_combout  & ( (!\controller|rs2[0]~2_combout  & (\reg_file|data[7][14]~q )) # (\controller|rs2[0]~2_combout  & ((\reg_file|data[6][14]~q ))) ) ) ) # ( \reg_file|data[5][14]~q  & ( !\controller|rs2[1]~3_combout  & ( 
// (!\controller|rs2[0]~2_combout ) # (\reg_file|data[4][14]~q ) ) ) ) # ( !\reg_file|data[5][14]~q  & ( !\controller|rs2[1]~3_combout  & ( (\controller|rs2[0]~2_combout  & \reg_file|data[4][14]~q ) ) ) )

	.dataa(!\controller|rs2[0]~2_combout ),
	.datab(!\reg_file|data[7][14]~q ),
	.datac(!\reg_file|data[4][14]~q ),
	.datad(!\reg_file|data[6][14]~q ),
	.datae(!\reg_file|data[5][14]~q ),
	.dataf(!\controller|rs2[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux49~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux49~1 .extended_lut = "off";
defparam \reg_file|Mux49~1 .lut_mask = 64'h0505AFAF22772277;
defparam \reg_file|Mux49~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N21
cyclonev_lcell_comb \reg_file|Mux49~4 (
// Equation(s):
// \reg_file|Mux49~4_combout  = ( \reg_file|Mux49~3_combout  & ( \reg_file|Mux49~1_combout  & ( ((!\controller|rs2[3]~1_combout  & ((\reg_file|Mux49~0_combout ))) # (\controller|rs2[3]~1_combout  & (\reg_file|Mux49~2_combout ))) # 
// (\controller|rs2[2]~0_combout ) ) ) ) # ( !\reg_file|Mux49~3_combout  & ( \reg_file|Mux49~1_combout  & ( (!\controller|rs2[3]~1_combout  & (((\reg_file|Mux49~0_combout )) # (\controller|rs2[2]~0_combout ))) # (\controller|rs2[3]~1_combout  & 
// (!\controller|rs2[2]~0_combout  & (\reg_file|Mux49~2_combout ))) ) ) ) # ( \reg_file|Mux49~3_combout  & ( !\reg_file|Mux49~1_combout  & ( (!\controller|rs2[3]~1_combout  & (!\controller|rs2[2]~0_combout  & ((\reg_file|Mux49~0_combout )))) # 
// (\controller|rs2[3]~1_combout  & (((\reg_file|Mux49~2_combout )) # (\controller|rs2[2]~0_combout ))) ) ) ) # ( !\reg_file|Mux49~3_combout  & ( !\reg_file|Mux49~1_combout  & ( (!\controller|rs2[2]~0_combout  & ((!\controller|rs2[3]~1_combout  & 
// ((\reg_file|Mux49~0_combout ))) # (\controller|rs2[3]~1_combout  & (\reg_file|Mux49~2_combout )))) ) ) )

	.dataa(!\controller|rs2[3]~1_combout ),
	.datab(!\controller|rs2[2]~0_combout ),
	.datac(!\reg_file|Mux49~2_combout ),
	.datad(!\reg_file|Mux49~0_combout ),
	.datae(!\reg_file|Mux49~3_combout ),
	.dataf(!\reg_file|Mux49~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux49~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux49~4 .extended_lut = "off";
defparam \reg_file|Mux49~4 .lut_mask = 64'h048C159D26AE37BF;
defparam \reg_file|Mux49~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N51
cyclonev_lcell_comb \rf_wrt_data_mux|out[17]~39 (
// Equation(s):
// \rf_wrt_data_mux|out[17]~39_combout  = ( \dataMem|data_rtl_0|auto_generated|ram_block1a17  & ( (!\controller|rf_wrt_data_sel[0]~0_combout  & ((!\rf_wrt_data_mux|out[12]~8_combout  & ((\alu|Mux14~2_combout ))) # (\rf_wrt_data_mux|out[12]~8_combout  & 
// (\pc_plus_4_adder|Add0~65_sumout )))) # (\controller|rf_wrt_data_sel[0]~0_combout  & (((!\rf_wrt_data_mux|out[12]~8_combout )))) ) ) # ( !\dataMem|data_rtl_0|auto_generated|ram_block1a17  & ( (!\controller|rf_wrt_data_sel[0]~0_combout  & 
// ((!\rf_wrt_data_mux|out[12]~8_combout  & ((\alu|Mux14~2_combout ))) # (\rf_wrt_data_mux|out[12]~8_combout  & (\pc_plus_4_adder|Add0~65_sumout )))) ) )

	.dataa(!\pc_plus_4_adder|Add0~65_sumout ),
	.datab(!\alu|Mux14~2_combout ),
	.datac(!\controller|rf_wrt_data_sel[0]~0_combout ),
	.datad(!\rf_wrt_data_mux|out[12]~8_combout ),
	.datae(!\dataMem|data_rtl_0|auto_generated|ram_block1a17 ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[17]~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[17]~39 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[17]~39 .lut_mask = 64'h30503F5030503F50;
defparam \rf_wrt_data_mux|out[17]~39 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N5
dffeas \reg_file|data[5][17] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[17]~39_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[5][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[5][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[5][17] .is_wysiwyg = "true";
defparam \reg_file|data[5][17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N51
cyclonev_lcell_comb \reg_file|Mux14~1 (
// Equation(s):
// \reg_file|Mux14~1_combout  = ( \reg_file|data[4][17]~q  & ( \reg_file|data[6][17]~q  & ( (!\controller|rs1[0]~1_combout ) # ((!\controller|rs1[1]~2_combout  & ((\reg_file|data[5][17]~q ))) # (\controller|rs1[1]~2_combout  & (\reg_file|data[7][17]~q ))) ) 
// ) ) # ( !\reg_file|data[4][17]~q  & ( \reg_file|data[6][17]~q  & ( (!\controller|rs1[0]~1_combout  & (((\controller|rs1[1]~2_combout )))) # (\controller|rs1[0]~1_combout  & ((!\controller|rs1[1]~2_combout  & ((\reg_file|data[5][17]~q ))) # 
// (\controller|rs1[1]~2_combout  & (\reg_file|data[7][17]~q )))) ) ) ) # ( \reg_file|data[4][17]~q  & ( !\reg_file|data[6][17]~q  & ( (!\controller|rs1[0]~1_combout  & (((!\controller|rs1[1]~2_combout )))) # (\controller|rs1[0]~1_combout  & 
// ((!\controller|rs1[1]~2_combout  & ((\reg_file|data[5][17]~q ))) # (\controller|rs1[1]~2_combout  & (\reg_file|data[7][17]~q )))) ) ) ) # ( !\reg_file|data[4][17]~q  & ( !\reg_file|data[6][17]~q  & ( (\controller|rs1[0]~1_combout  & 
// ((!\controller|rs1[1]~2_combout  & ((\reg_file|data[5][17]~q ))) # (\controller|rs1[1]~2_combout  & (\reg_file|data[7][17]~q )))) ) ) )

	.dataa(!\reg_file|data[7][17]~q ),
	.datab(!\reg_file|data[5][17]~q ),
	.datac(!\controller|rs1[0]~1_combout ),
	.datad(!\controller|rs1[1]~2_combout ),
	.datae(!\reg_file|data[4][17]~q ),
	.dataf(!\reg_file|data[6][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux14~1 .extended_lut = "off";
defparam \reg_file|Mux14~1 .lut_mask = 64'h0305F30503F5F3F5;
defparam \reg_file|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N9
cyclonev_lcell_comb \reg_file|Mux14~3 (
// Equation(s):
// \reg_file|Mux14~3_combout  = ( \reg_file|data[15][17]~q  & ( \reg_file|data[12][17]~q  & ( (!\controller|rs1[1]~2_combout  & (((!\controller|rs1[0]~1_combout ) # (\reg_file|data[13][17]~q )))) # (\controller|rs1[1]~2_combout  & 
// (((\controller|rs1[0]~1_combout )) # (\reg_file|data[14][17]~q ))) ) ) ) # ( !\reg_file|data[15][17]~q  & ( \reg_file|data[12][17]~q  & ( (!\controller|rs1[1]~2_combout  & (((!\controller|rs1[0]~1_combout ) # (\reg_file|data[13][17]~q )))) # 
// (\controller|rs1[1]~2_combout  & (\reg_file|data[14][17]~q  & ((!\controller|rs1[0]~1_combout )))) ) ) ) # ( \reg_file|data[15][17]~q  & ( !\reg_file|data[12][17]~q  & ( (!\controller|rs1[1]~2_combout  & (((\reg_file|data[13][17]~q  & 
// \controller|rs1[0]~1_combout )))) # (\controller|rs1[1]~2_combout  & (((\controller|rs1[0]~1_combout )) # (\reg_file|data[14][17]~q ))) ) ) ) # ( !\reg_file|data[15][17]~q  & ( !\reg_file|data[12][17]~q  & ( (!\controller|rs1[1]~2_combout  & 
// (((\reg_file|data[13][17]~q  & \controller|rs1[0]~1_combout )))) # (\controller|rs1[1]~2_combout  & (\reg_file|data[14][17]~q  & ((!\controller|rs1[0]~1_combout )))) ) ) )

	.dataa(!\reg_file|data[14][17]~q ),
	.datab(!\controller|rs1[1]~2_combout ),
	.datac(!\reg_file|data[13][17]~q ),
	.datad(!\controller|rs1[0]~1_combout ),
	.datae(!\reg_file|data[15][17]~q ),
	.dataf(!\reg_file|data[12][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux14~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux14~3 .extended_lut = "off";
defparam \reg_file|Mux14~3 .lut_mask = 64'h110C113FDD0CDD3F;
defparam \reg_file|Mux14~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y25_N2
dffeas \reg_file|data[11][17] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[17]~39_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[11][31]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[11][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[11][17] .is_wysiwyg = "true";
defparam \reg_file|data[11][17] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y17_N5
dffeas \reg_file|data[8][17] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[17]~39_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[8][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[8][17]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[8][17] .is_wysiwyg = "true";
defparam \reg_file|data[8][17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N48
cyclonev_lcell_comb \reg_file|Mux14~2 (
// Equation(s):
// \reg_file|Mux14~2_combout  = ( \reg_file|data[11][17]~q  & ( \reg_file|data[8][17]~q  & ( (!\controller|rs1[1]~2_combout  & (((!\controller|rs1[0]~1_combout )) # (\reg_file|data[9][17]~q ))) # (\controller|rs1[1]~2_combout  & (((\reg_file|data[10][17]~q ) 
// # (\controller|rs1[0]~1_combout )))) ) ) ) # ( !\reg_file|data[11][17]~q  & ( \reg_file|data[8][17]~q  & ( (!\controller|rs1[1]~2_combout  & (((!\controller|rs1[0]~1_combout )) # (\reg_file|data[9][17]~q ))) # (\controller|rs1[1]~2_combout  & 
// (((!\controller|rs1[0]~1_combout  & \reg_file|data[10][17]~q )))) ) ) ) # ( \reg_file|data[11][17]~q  & ( !\reg_file|data[8][17]~q  & ( (!\controller|rs1[1]~2_combout  & (\reg_file|data[9][17]~q  & (\controller|rs1[0]~1_combout ))) # 
// (\controller|rs1[1]~2_combout  & (((\reg_file|data[10][17]~q ) # (\controller|rs1[0]~1_combout )))) ) ) ) # ( !\reg_file|data[11][17]~q  & ( !\reg_file|data[8][17]~q  & ( (!\controller|rs1[1]~2_combout  & (\reg_file|data[9][17]~q  & 
// (\controller|rs1[0]~1_combout ))) # (\controller|rs1[1]~2_combout  & (((!\controller|rs1[0]~1_combout  & \reg_file|data[10][17]~q )))) ) ) )

	.dataa(!\reg_file|data[9][17]~q ),
	.datab(!\controller|rs1[1]~2_combout ),
	.datac(!\controller|rs1[0]~1_combout ),
	.datad(!\reg_file|data[10][17]~q ),
	.datae(!\reg_file|data[11][17]~q ),
	.dataf(!\reg_file|data[8][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux14~2 .extended_lut = "off";
defparam \reg_file|Mux14~2 .lut_mask = 64'h04340737C4F4C7F7;
defparam \reg_file|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N30
cyclonev_lcell_comb \reg_file|Mux14~0 (
// Equation(s):
// \reg_file|Mux14~0_combout  = ( \reg_file|data[3][17]~q  & ( \reg_file|data[2][17]~q  & ( ((!\controller|rs1[0]~1_combout  & ((\reg_file|data[0][17]~q ))) # (\controller|rs1[0]~1_combout  & (\reg_file|data[1][17]~q ))) # (\controller|rs1[1]~2_combout ) ) ) 
// ) # ( !\reg_file|data[3][17]~q  & ( \reg_file|data[2][17]~q  & ( (!\controller|rs1[0]~1_combout  & (((\controller|rs1[1]~2_combout ) # (\reg_file|data[0][17]~q )))) # (\controller|rs1[0]~1_combout  & (\reg_file|data[1][17]~q  & 
// ((!\controller|rs1[1]~2_combout )))) ) ) ) # ( \reg_file|data[3][17]~q  & ( !\reg_file|data[2][17]~q  & ( (!\controller|rs1[0]~1_combout  & (((\reg_file|data[0][17]~q  & !\controller|rs1[1]~2_combout )))) # (\controller|rs1[0]~1_combout  & 
// (((\controller|rs1[1]~2_combout )) # (\reg_file|data[1][17]~q ))) ) ) ) # ( !\reg_file|data[3][17]~q  & ( !\reg_file|data[2][17]~q  & ( (!\controller|rs1[1]~2_combout  & ((!\controller|rs1[0]~1_combout  & ((\reg_file|data[0][17]~q ))) # 
// (\controller|rs1[0]~1_combout  & (\reg_file|data[1][17]~q )))) ) ) )

	.dataa(!\reg_file|data[1][17]~q ),
	.datab(!\controller|rs1[0]~1_combout ),
	.datac(!\reg_file|data[0][17]~q ),
	.datad(!\controller|rs1[1]~2_combout ),
	.datae(!\reg_file|data[3][17]~q ),
	.dataf(!\reg_file|data[2][17]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux14~0 .extended_lut = "off";
defparam \reg_file|Mux14~0 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \reg_file|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N15
cyclonev_lcell_comb \reg_file|Mux14~4 (
// Equation(s):
// \reg_file|Mux14~4_combout  = ( \reg_file|Mux14~2_combout  & ( \reg_file|Mux14~0_combout  & ( (!\controller|rs1[2]~3_combout ) # ((!\controller|rs1[3]~4_combout  & (\reg_file|Mux14~1_combout )) # (\controller|rs1[3]~4_combout  & ((\reg_file|Mux14~3_combout 
// )))) ) ) ) # ( !\reg_file|Mux14~2_combout  & ( \reg_file|Mux14~0_combout  & ( (!\controller|rs1[2]~3_combout  & (((!\controller|rs1[3]~4_combout )))) # (\controller|rs1[2]~3_combout  & ((!\controller|rs1[3]~4_combout  & (\reg_file|Mux14~1_combout )) # 
// (\controller|rs1[3]~4_combout  & ((\reg_file|Mux14~3_combout ))))) ) ) ) # ( \reg_file|Mux14~2_combout  & ( !\reg_file|Mux14~0_combout  & ( (!\controller|rs1[2]~3_combout  & (((\controller|rs1[3]~4_combout )))) # (\controller|rs1[2]~3_combout  & 
// ((!\controller|rs1[3]~4_combout  & (\reg_file|Mux14~1_combout )) # (\controller|rs1[3]~4_combout  & ((\reg_file|Mux14~3_combout ))))) ) ) ) # ( !\reg_file|Mux14~2_combout  & ( !\reg_file|Mux14~0_combout  & ( (\controller|rs1[2]~3_combout  & 
// ((!\controller|rs1[3]~4_combout  & (\reg_file|Mux14~1_combout )) # (\controller|rs1[3]~4_combout  & ((\reg_file|Mux14~3_combout ))))) ) ) )

	.dataa(!\controller|rs1[2]~3_combout ),
	.datab(!\reg_file|Mux14~1_combout ),
	.datac(!\reg_file|Mux14~3_combout ),
	.datad(!\controller|rs1[3]~4_combout ),
	.datae(!\reg_file|Mux14~2_combout ),
	.dataf(!\reg_file|Mux14~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux14~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux14~4 .extended_lut = "off";
defparam \reg_file|Mux14~4 .lut_mask = 64'h110511AFBB05BBAF;
defparam \reg_file|Mux14~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N30
cyclonev_lcell_comb \alu|Mux14~0 (
// Equation(s):
// \alu|Mux14~0_combout  = ( \reg_file|Mux14~4_combout  & ( \controller|WideOr3~2_combout  & ( (\controller|WideOr2~2_combout ) # (\alu|Add1~81_sumout ) ) ) ) # ( !\reg_file|Mux14~4_combout  & ( \controller|WideOr3~2_combout  & ( 
// (!\controller|WideOr2~2_combout  & (\alu|Add1~81_sumout )) # (\controller|WideOr2~2_combout  & ((!\alu_in2_mux|out[17]~11_combout ))) ) ) ) # ( \reg_file|Mux14~4_combout  & ( !\controller|WideOr3~2_combout  & ( (!\controller|WideOr2~2_combout  & 
// (\alu|Add0~77_sumout )) # (\controller|WideOr2~2_combout  & ((!\alu_in2_mux|out[17]~11_combout ))) ) ) ) # ( !\reg_file|Mux14~4_combout  & ( !\controller|WideOr3~2_combout  & ( (\alu|Add0~77_sumout  & !\controller|WideOr2~2_combout ) ) ) )

	.dataa(!\alu|Add0~77_sumout ),
	.datab(!\alu|Add1~81_sumout ),
	.datac(!\controller|WideOr2~2_combout ),
	.datad(!\alu_in2_mux|out[17]~11_combout ),
	.datae(!\reg_file|Mux14~4_combout ),
	.dataf(!\controller|WideOr3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux14~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux14~0 .extended_lut = "off";
defparam \alu|Mux14~0 .lut_mask = 64'h50505F503F303F3F;
defparam \alu|Mux14~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N12
cyclonev_lcell_comb \alu|Mux14~1 (
// Equation(s):
// \alu|Mux14~1_combout  = ( \reg_file|Mux14~4_combout  & ( \controller|WideOr3~2_combout  & ( !\alu_in2_mux|out[17]~11_combout  $ (!\controller|WideOr2~2_combout ) ) ) ) # ( !\reg_file|Mux14~4_combout  & ( \controller|WideOr3~2_combout  & ( 
// (!\controller|WideOr2~2_combout ) # (\alu_in2_mux|out[17]~11_combout ) ) ) ) # ( \reg_file|Mux14~4_combout  & ( !\controller|WideOr3~2_combout  & ( (\alu_in2_mux|out[17]~11_combout  & !\controller|WideOr2~2_combout ) ) ) ) # ( !\reg_file|Mux14~4_combout  
// & ( !\controller|WideOr3~2_combout  & ( !\alu_in2_mux|out[17]~11_combout  $ (\controller|WideOr2~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\alu_in2_mux|out[17]~11_combout ),
	.datac(!\controller|WideOr2~2_combout ),
	.datad(gnd),
	.datae(!\reg_file|Mux14~4_combout ),
	.dataf(!\controller|WideOr3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux14~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux14~1 .extended_lut = "off";
defparam \alu|Mux14~1 .lut_mask = 64'hC3C33030F3F33C3C;
defparam \alu|Mux14~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N42
cyclonev_lcell_comb \alu|Mux14~2 (
// Equation(s):
// \alu|Mux14~2_combout  = ( \alu|Mux12~1_combout  & ( \alu|Mux12~0_combout  & ( \alu_in2_mux|out[1]~23_combout  ) ) ) # ( !\alu|Mux12~1_combout  & ( \alu|Mux12~0_combout  & ( \alu|Mux14~1_combout  ) ) ) # ( \alu|Mux12~1_combout  & ( !\alu|Mux12~0_combout  & 
// ( \alu|Mux14~0_combout  ) ) )

	.dataa(gnd),
	.datab(!\alu|Mux14~0_combout ),
	.datac(!\alu_in2_mux|out[1]~23_combout ),
	.datad(!\alu|Mux14~1_combout ),
	.datae(!\alu|Mux12~1_combout ),
	.dataf(!\alu|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux14~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux14~2 .extended_lut = "off";
defparam \alu|Mux14~2 .lut_mask = 64'h0000333300FF0F0F;
defparam \alu|Mux14~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N45
cyclonev_lcell_comb \pc_plus_4_adder|Add0~65 (
// Equation(s):
// \pc_plus_4_adder|Add0~65_sumout  = SUM(( \pc|dataOut [17] ) + ( GND ) + ( \pc_plus_4_adder|Add0~70  ))
// \pc_plus_4_adder|Add0~66  = CARRY(( \pc|dataOut [17] ) + ( GND ) + ( \pc_plus_4_adder|Add0~70  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [17]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_plus_4_adder|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_adder|Add0~65_sumout ),
	.cout(\pc_plus_4_adder|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_adder|Add0~65 .extended_lut = "off";
defparam \pc_plus_4_adder|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_plus_4_adder|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N45
cyclonev_lcell_comb \pc_plus_4_plus_imm_adder|Add0~65 (
// Equation(s):
// \pc_plus_4_plus_imm_adder|Add0~65_sumout  = SUM(( \pc_plus_4_adder|Add0~65_sumout  ) + ( (((\instMem|data~111_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [11])) # (\pc|dataOut [12]) ) + ( \pc_plus_4_plus_imm_adder|Add0~70  ))
// \pc_plus_4_plus_imm_adder|Add0~66  = CARRY(( \pc_plus_4_adder|Add0~65_sumout  ) + ( (((\instMem|data~111_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [11])) # (\pc|dataOut [12]) ) + ( \pc_plus_4_plus_imm_adder|Add0~70  ))

	.dataa(!\pc|dataOut [12]),
	.datab(!\pc|dataOut [11]),
	.datac(!\pc|dataOut [10]),
	.datad(!\pc_plus_4_adder|Add0~65_sumout ),
	.datae(gnd),
	.dataf(!\instMem|data~111_combout ),
	.datag(gnd),
	.cin(\pc_plus_4_plus_imm_adder|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_plus_imm_adder|Add0~65_sumout ),
	.cout(\pc_plus_4_plus_imm_adder|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_plus_imm_adder|Add0~65 .extended_lut = "off";
defparam \pc_plus_4_plus_imm_adder|Add0~65 .lut_mask = 64'h00008000000000FF;
defparam \pc_plus_4_plus_imm_adder|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y22_N24
cyclonev_lcell_comb \pc_mux|out[17]~21 (
// Equation(s):
// \pc_mux|out[17]~21_combout  = ( \pc_mux|Equal0~0_combout  & ( \pc_mux|Equal0~1_combout  & ( \pc_plus_4_adder|Add0~65_sumout  ) ) ) # ( !\pc_mux|Equal0~0_combout  & ( \pc_mux|Equal0~1_combout  & ( \pc_plus_4_plus_imm_adder|Add0~65_sumout  ) ) ) # ( 
// \pc_mux|Equal0~0_combout  & ( !\pc_mux|Equal0~1_combout  & ( \pc_plus_4_adder|Add0~65_sumout  ) ) ) # ( !\pc_mux|Equal0~0_combout  & ( !\pc_mux|Equal0~1_combout  & ( \alu|Mux14~2_combout  ) ) )

	.dataa(!\pc_plus_4_adder|Add0~65_sumout ),
	.datab(!\alu|Mux14~2_combout ),
	.datac(!\pc_plus_4_plus_imm_adder|Add0~65_sumout ),
	.datad(gnd),
	.datae(!\pc_mux|Equal0~0_combout ),
	.dataf(!\pc_mux|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[17]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[17]~21 .extended_lut = "off";
defparam \pc_mux|out[17]~21 .lut_mask = 64'h333355550F0F5555;
defparam \pc_mux|out[17]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y22_N25
dffeas \pc|dataOut[17] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\pc_mux|out[17]~21_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pc|dataOut[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [17]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[17] .is_wysiwyg = "true";
defparam \pc|dataOut[17] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N48
cyclonev_lcell_comb \pc_plus_4_adder|Add0~73 (
// Equation(s):
// \pc_plus_4_adder|Add0~73_sumout  = SUM(( \pc|dataOut [18] ) + ( GND ) + ( \pc_plus_4_adder|Add0~66  ))
// \pc_plus_4_adder|Add0~74  = CARRY(( \pc|dataOut [18] ) + ( GND ) + ( \pc_plus_4_adder|Add0~66  ))

	.dataa(gnd),
	.datab(!\pc|dataOut [18]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_plus_4_adder|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_adder|Add0~73_sumout ),
	.cout(\pc_plus_4_adder|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_adder|Add0~73 .extended_lut = "off";
defparam \pc_plus_4_adder|Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \pc_plus_4_adder|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N48
cyclonev_lcell_comb \pc_plus_4_plus_imm_adder|Add0~73 (
// Equation(s):
// \pc_plus_4_plus_imm_adder|Add0~73_sumout  = SUM(( \pc_plus_4_adder|Add0~73_sumout  ) + ( (((\instMem|data~111_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \pc_plus_4_plus_imm_adder|Add0~66  ))
// \pc_plus_4_plus_imm_adder|Add0~74  = CARRY(( \pc_plus_4_adder|Add0~73_sumout  ) + ( (((\instMem|data~111_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \pc_plus_4_plus_imm_adder|Add0~66  ))

	.dataa(!\pc|dataOut [12]),
	.datab(!\pc|dataOut [10]),
	.datac(!\pc|dataOut [11]),
	.datad(!\pc_plus_4_adder|Add0~73_sumout ),
	.datae(gnd),
	.dataf(!\instMem|data~111_combout ),
	.datag(gnd),
	.cin(\pc_plus_4_plus_imm_adder|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_plus_imm_adder|Add0~73_sumout ),
	.cout(\pc_plus_4_plus_imm_adder|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_plus_imm_adder|Add0~73 .extended_lut = "off";
defparam \pc_plus_4_plus_imm_adder|Add0~73 .lut_mask = 64'h00008000000000FF;
defparam \pc_plus_4_plus_imm_adder|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y24_N15
cyclonev_lcell_comb \alu_in2_mux|out[18]~32 (
// Equation(s):
// \alu_in2_mux|out[18]~32_combout  = ( \reg_file|Mux45~4_combout  & ( (!\alu_in2_mux|out[0]~0_combout  & !\alu_in2_mux|out[29]~1_combout ) ) ) # ( !\reg_file|Mux45~4_combout  & ( !\alu_in2_mux|out[29]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_in2_mux|out[0]~0_combout ),
	.datad(!\alu_in2_mux|out[29]~1_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux45~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_in2_mux|out[18]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_in2_mux|out[18]~32 .extended_lut = "off";
defparam \alu_in2_mux|out[18]~32 .lut_mask = 64'hFF00FF00F000F000;
defparam \alu_in2_mux|out[18]~32 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N18
cyclonev_lcell_comb \alu|Mux13~1 (
// Equation(s):
// \alu|Mux13~1_combout  = ( \controller|WideOr2~2_combout  & ( \controller|WideOr3~2_combout  & ( !\alu_in2_mux|out[18]~32_combout  $ (!\reg_file|Mux13~4_combout ) ) ) ) # ( !\controller|WideOr2~2_combout  & ( \controller|WideOr3~2_combout  & ( 
// (!\reg_file|Mux13~4_combout ) # (\alu_in2_mux|out[18]~32_combout ) ) ) ) # ( \controller|WideOr2~2_combout  & ( !\controller|WideOr3~2_combout  & ( (\alu_in2_mux|out[18]~32_combout  & !\reg_file|Mux13~4_combout ) ) ) ) # ( !\controller|WideOr2~2_combout  
// & ( !\controller|WideOr3~2_combout  & ( !\alu_in2_mux|out[18]~32_combout  $ (\reg_file|Mux13~4_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_in2_mux|out[18]~32_combout ),
	.datad(!\reg_file|Mux13~4_combout ),
	.datae(!\controller|WideOr2~2_combout ),
	.dataf(!\controller|WideOr3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux13~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux13~1 .extended_lut = "off";
defparam \alu|Mux13~1 .lut_mask = 64'hF00F0F00FF0F0FF0;
defparam \alu|Mux13~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N48
cyclonev_lcell_comb \alu|Mux13~2 (
// Equation(s):
// \alu|Mux13~2_combout  = ( \alu|Mux12~1_combout  & ( \alu|Mux12~0_combout  & ( \alu_in2_mux|out[2]~5_combout  ) ) ) # ( !\alu|Mux12~1_combout  & ( \alu|Mux12~0_combout  & ( \alu|Mux13~1_combout  ) ) ) # ( \alu|Mux12~1_combout  & ( !\alu|Mux12~0_combout  & 
// ( \alu|Mux13~0_combout  ) ) )

	.dataa(!\alu|Mux13~0_combout ),
	.datab(gnd),
	.datac(!\alu_in2_mux|out[2]~5_combout ),
	.datad(!\alu|Mux13~1_combout ),
	.datae(!\alu|Mux12~1_combout ),
	.dataf(!\alu|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux13~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux13~2 .extended_lut = "off";
defparam \alu|Mux13~2 .lut_mask = 64'h0000555500FF0F0F;
defparam \alu|Mux13~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y22_N12
cyclonev_lcell_comb \pc_mux|out[18]~23 (
// Equation(s):
// \pc_mux|out[18]~23_combout  = ( \pc_mux|Equal0~1_combout  & ( \alu|Mux13~2_combout  & ( (!\pc_mux|Equal0~0_combout  & ((\pc_plus_4_plus_imm_adder|Add0~73_sumout ))) # (\pc_mux|Equal0~0_combout  & (\pc_plus_4_adder|Add0~73_sumout )) ) ) ) # ( 
// !\pc_mux|Equal0~1_combout  & ( \alu|Mux13~2_combout  & ( (!\pc_mux|Equal0~0_combout ) # (\pc_plus_4_adder|Add0~73_sumout ) ) ) ) # ( \pc_mux|Equal0~1_combout  & ( !\alu|Mux13~2_combout  & ( (!\pc_mux|Equal0~0_combout  & 
// ((\pc_plus_4_plus_imm_adder|Add0~73_sumout ))) # (\pc_mux|Equal0~0_combout  & (\pc_plus_4_adder|Add0~73_sumout )) ) ) ) # ( !\pc_mux|Equal0~1_combout  & ( !\alu|Mux13~2_combout  & ( (\pc_plus_4_adder|Add0~73_sumout  & \pc_mux|Equal0~0_combout ) ) ) )

	.dataa(!\pc_plus_4_adder|Add0~73_sumout ),
	.datab(gnd),
	.datac(!\pc_mux|Equal0~0_combout ),
	.datad(!\pc_plus_4_plus_imm_adder|Add0~73_sumout ),
	.datae(!\pc_mux|Equal0~1_combout ),
	.dataf(!\alu|Mux13~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[18]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[18]~23 .extended_lut = "off";
defparam \pc_mux|out[18]~23 .lut_mask = 64'h050505F5F5F505F5;
defparam \pc_mux|out[18]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y22_N14
dffeas \pc|dataOut[18] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\pc_mux|out[18]~23_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pc|dataOut[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [18]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[18] .is_wysiwyg = "true";
defparam \pc|dataOut[18] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N51
cyclonev_lcell_comb \pc_plus_4_adder|Add0~77 (
// Equation(s):
// \pc_plus_4_adder|Add0~77_sumout  = SUM(( \pc|dataOut [19] ) + ( GND ) + ( \pc_plus_4_adder|Add0~74  ))
// \pc_plus_4_adder|Add0~78  = CARRY(( \pc|dataOut [19] ) + ( GND ) + ( \pc_plus_4_adder|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [19]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_plus_4_adder|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_adder|Add0~77_sumout ),
	.cout(\pc_plus_4_adder|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_adder|Add0~77 .extended_lut = "off";
defparam \pc_plus_4_adder|Add0~77 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_plus_4_adder|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y22_N51
cyclonev_lcell_comb \pc_plus_4_plus_imm_adder|Add0~77 (
// Equation(s):
// \pc_plus_4_plus_imm_adder|Add0~77_sumout  = SUM(( (((\instMem|data~111_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \pc_plus_4_adder|Add0~77_sumout  ) + ( \pc_plus_4_plus_imm_adder|Add0~74  ))
// \pc_plus_4_plus_imm_adder|Add0~78  = CARRY(( (((\instMem|data~111_combout ) # (\pc|dataOut [11])) # (\pc|dataOut [10])) # (\pc|dataOut [12]) ) + ( \pc_plus_4_adder|Add0~77_sumout  ) + ( \pc_plus_4_plus_imm_adder|Add0~74  ))

	.dataa(!\pc|dataOut [12]),
	.datab(!\pc|dataOut [10]),
	.datac(!\pc|dataOut [11]),
	.datad(!\instMem|data~111_combout ),
	.datae(gnd),
	.dataf(!\pc_plus_4_adder|Add0~77_sumout ),
	.datag(gnd),
	.cin(\pc_plus_4_plus_imm_adder|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_plus_imm_adder|Add0~77_sumout ),
	.cout(\pc_plus_4_plus_imm_adder|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_plus_imm_adder|Add0~77 .extended_lut = "off";
defparam \pc_plus_4_plus_imm_adder|Add0~77 .lut_mask = 64'h0000FF0000007FFF;
defparam \pc_plus_4_plus_imm_adder|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y24_N0
cyclonev_lcell_comb \pc_mux|out[19]~24 (
// Equation(s):
// \pc_mux|out[19]~24_combout  = ( \pc_mux|Equal0~1_combout  & ( (!\pc_mux|Equal0~0_combout  & (\pc_plus_4_plus_imm_adder|Add0~77_sumout )) # (\pc_mux|Equal0~0_combout  & ((\pc_plus_4_adder|Add0~77_sumout ))) ) ) # ( !\pc_mux|Equal0~1_combout  & ( 
// (!\pc_mux|Equal0~0_combout  & (\alu|Mux12~4_combout )) # (\pc_mux|Equal0~0_combout  & ((\pc_plus_4_adder|Add0~77_sumout ))) ) )

	.dataa(!\alu|Mux12~4_combout ),
	.datab(!\pc_plus_4_plus_imm_adder|Add0~77_sumout ),
	.datac(!\pc_mux|Equal0~0_combout ),
	.datad(!\pc_plus_4_adder|Add0~77_sumout ),
	.datae(gnd),
	.dataf(!\pc_mux|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[19]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[19]~24 .extended_lut = "off";
defparam \pc_mux|out[19]~24 .lut_mask = 64'h505F505F303F303F;
defparam \pc_mux|out[19]~24 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y24_N1
dffeas \pc|dataOut[19] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\pc_mux|out[19]~24_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pc|dataOut[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [19]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[19] .is_wysiwyg = "true";
defparam \pc|dataOut[19] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N54
cyclonev_lcell_comb \pc_plus_4_adder|Add0~81 (
// Equation(s):
// \pc_plus_4_adder|Add0~81_sumout  = SUM(( \pc|dataOut [20] ) + ( GND ) + ( \pc_plus_4_adder|Add0~78  ))
// \pc_plus_4_adder|Add0~82  = CARRY(( \pc|dataOut [20] ) + ( GND ) + ( \pc_plus_4_adder|Add0~78  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [20]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_plus_4_adder|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_adder|Add0~81_sumout ),
	.cout(\pc_plus_4_adder|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_adder|Add0~81 .extended_lut = "off";
defparam \pc_plus_4_adder|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_plus_4_adder|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N36
cyclonev_lcell_comb \pc_mux|out[20]~25 (
// Equation(s):
// \pc_mux|out[20]~25_combout  = ( \alu|Mux11~2_combout  & ( (!\pc_mux|Equal0~0_combout  & (((!\pc_mux|Equal0~1_combout )) # (\pc_plus_4_plus_imm_adder|Add0~81_sumout ))) # (\pc_mux|Equal0~0_combout  & (((\pc_plus_4_adder|Add0~81_sumout )))) ) ) # ( 
// !\alu|Mux11~2_combout  & ( (!\pc_mux|Equal0~0_combout  & (\pc_plus_4_plus_imm_adder|Add0~81_sumout  & ((\pc_mux|Equal0~1_combout )))) # (\pc_mux|Equal0~0_combout  & (((\pc_plus_4_adder|Add0~81_sumout )))) ) )

	.dataa(!\pc_plus_4_plus_imm_adder|Add0~81_sumout ),
	.datab(!\pc_mux|Equal0~0_combout ),
	.datac(!\pc_plus_4_adder|Add0~81_sumout ),
	.datad(!\pc_mux|Equal0~1_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux11~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[20]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[20]~25 .extended_lut = "off";
defparam \pc_mux|out[20]~25 .lut_mask = 64'h03470347CF47CF47;
defparam \pc_mux|out[20]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y22_N37
dffeas \pc|dataOut[20] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\pc_mux|out[20]~25_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pc|dataOut[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [20]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[20] .is_wysiwyg = "true";
defparam \pc|dataOut[20] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N0
cyclonev_lcell_comb \pc_plus_4_adder|Add0~93 (
// Equation(s):
// \pc_plus_4_adder|Add0~93_sumout  = SUM(( \pc|dataOut [22] ) + ( GND ) + ( \pc_plus_4_adder|Add0~86  ))
// \pc_plus_4_adder|Add0~94  = CARRY(( \pc|dataOut [22] ) + ( GND ) + ( \pc_plus_4_adder|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [22]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_plus_4_adder|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_adder|Add0~93_sumout ),
	.cout(\pc_plus_4_adder|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_adder|Add0~93 .extended_lut = "off";
defparam \pc_plus_4_adder|Add0~93 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_plus_4_adder|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N30
cyclonev_lcell_comb \pc_plus_4_plus_imm_adder|Add0~93 (
// Equation(s):
// \pc_plus_4_plus_imm_adder|Add0~93_sumout  = SUM(( \pc_plus_4_adder|Add0~93_sumout  ) + ( (((\instMem|data~111_combout ) # (\pc|dataOut [12])) # (\pc|dataOut [10])) # (\pc|dataOut [11]) ) + ( \pc_plus_4_plus_imm_adder|Add0~86  ))
// \pc_plus_4_plus_imm_adder|Add0~94  = CARRY(( \pc_plus_4_adder|Add0~93_sumout  ) + ( (((\instMem|data~111_combout ) # (\pc|dataOut [12])) # (\pc|dataOut [10])) # (\pc|dataOut [11]) ) + ( \pc_plus_4_plus_imm_adder|Add0~86  ))

	.dataa(!\pc|dataOut [11]),
	.datab(!\pc|dataOut [10]),
	.datac(!\pc|dataOut [12]),
	.datad(!\pc_plus_4_adder|Add0~93_sumout ),
	.datae(gnd),
	.dataf(!\instMem|data~111_combout ),
	.datag(gnd),
	.cin(\pc_plus_4_plus_imm_adder|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_plus_imm_adder|Add0~93_sumout ),
	.cout(\pc_plus_4_plus_imm_adder|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_plus_imm_adder|Add0~93 .extended_lut = "off";
defparam \pc_plus_4_plus_imm_adder|Add0~93 .lut_mask = 64'h00008000000000FF;
defparam \pc_plus_4_plus_imm_adder|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N21
cyclonev_lcell_comb \pc_mux|out[22]~29 (
// Equation(s):
// \pc_mux|out[22]~29_combout  = ( \pc_plus_4_plus_imm_adder|Add0~93_sumout  & ( \controller|WideOr4~1_combout  & ( !\controller|pc_sel[1]~0_combout  ) ) ) # ( \pc_plus_4_plus_imm_adder|Add0~93_sumout  & ( !\controller|WideOr4~1_combout  & ( 
// (\pc_plus_4_adder|Add0~93_sumout  & !\controller|pc_sel[1]~0_combout ) ) ) ) # ( !\pc_plus_4_plus_imm_adder|Add0~93_sumout  & ( !\controller|WideOr4~1_combout  & ( (\pc_plus_4_adder|Add0~93_sumout  & !\controller|pc_sel[1]~0_combout ) ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_plus_4_adder|Add0~93_sumout ),
	.datad(!\controller|pc_sel[1]~0_combout ),
	.datae(!\pc_plus_4_plus_imm_adder|Add0~93_sumout ),
	.dataf(!\controller|WideOr4~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[22]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[22]~29 .extended_lut = "off";
defparam \pc_mux|out[22]~29 .lut_mask = 64'h0F000F000000FF00;
defparam \pc_mux|out[22]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X14_Y17_N15
cyclonev_lcell_comb \pc_mux|out[22]~30 (
// Equation(s):
// \pc_mux|out[22]~30_combout  = ( \pc_mux|out[22]~29_combout  & ( \controller|pc_sel[1]~0_combout  ) ) # ( !\pc_mux|out[22]~29_combout  & ( \controller|pc_sel[1]~0_combout  & ( ((\alu|Mux9~0_combout  & \alu|Mux2~1_combout )) # (\alu|Mux9~2_combout ) ) ) ) # 
// ( \pc_mux|out[22]~29_combout  & ( !\controller|pc_sel[1]~0_combout  ) )

	.dataa(!\alu|Mux9~0_combout ),
	.datab(gnd),
	.datac(!\alu|Mux9~2_combout ),
	.datad(!\alu|Mux2~1_combout ),
	.datae(!\pc_mux|out[22]~29_combout ),
	.dataf(!\controller|pc_sel[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[22]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[22]~30 .extended_lut = "off";
defparam \pc_mux|out[22]~30 .lut_mask = 64'h0000FFFF0F5FFFFF;
defparam \pc_mux|out[22]~30 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X14_Y17_N16
dffeas \pc|dataOut[22] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\pc_mux|out[22]~30_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pc|dataOut[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [22]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[22] .is_wysiwyg = "true";
defparam \pc|dataOut[22] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N6
cyclonev_lcell_comb \pc_plus_4_adder|Add0~101 (
// Equation(s):
// \pc_plus_4_adder|Add0~101_sumout  = SUM(( \pc|dataOut [24] ) + ( GND ) + ( \pc_plus_4_adder|Add0~90  ))
// \pc_plus_4_adder|Add0~102  = CARRY(( \pc|dataOut [24] ) + ( GND ) + ( \pc_plus_4_adder|Add0~90  ))

	.dataa(gnd),
	.datab(!\pc|dataOut [24]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_plus_4_adder|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_adder|Add0~101_sumout ),
	.cout(\pc_plus_4_adder|Add0~102 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_adder|Add0~101 .extended_lut = "off";
defparam \pc_plus_4_adder|Add0~101 .lut_mask = 64'h0000FFFF00003333;
defparam \pc_plus_4_adder|Add0~101 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N9
cyclonev_lcell_comb \alu|Mux7~0 (
// Equation(s):
// \alu|Mux7~0_combout  = ( \controller|WideOr2~2_combout  & ( \reg_file|Mux7~4_combout  & ( (!\alu_in2_mux|out[24]~31_combout ) # (\controller|WideOr3~2_combout ) ) ) ) # ( !\controller|WideOr2~2_combout  & ( \reg_file|Mux7~4_combout  & ( 
// (!\controller|WideOr3~2_combout  & (\alu|Add0~109_sumout )) # (\controller|WideOr3~2_combout  & ((\alu|Add1~113_sumout ))) ) ) ) # ( \controller|WideOr2~2_combout  & ( !\reg_file|Mux7~4_combout  & ( (!\alu_in2_mux|out[24]~31_combout  & 
// \controller|WideOr3~2_combout ) ) ) ) # ( !\controller|WideOr2~2_combout  & ( !\reg_file|Mux7~4_combout  & ( (!\controller|WideOr3~2_combout  & (\alu|Add0~109_sumout )) # (\controller|WideOr3~2_combout  & ((\alu|Add1~113_sumout ))) ) ) )

	.dataa(!\alu|Add0~109_sumout ),
	.datab(!\alu|Add1~113_sumout ),
	.datac(!\alu_in2_mux|out[24]~31_combout ),
	.datad(!\controller|WideOr3~2_combout ),
	.datae(!\controller|WideOr2~2_combout ),
	.dataf(!\reg_file|Mux7~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux7~0 .extended_lut = "off";
defparam \alu|Mux7~0 .lut_mask = 64'h553300F05533F0FF;
defparam \alu|Mux7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N48
cyclonev_lcell_comb \rf_wrt_data_mux|out[24]~61 (
// Equation(s):
// \rf_wrt_data_mux|out[24]~61_combout  = ( !\rf_wrt_data_mux|out[12]~8_combout  & ( (!\controller|rf_wrt_data_sel[0]~0_combout  & ((((\alu|Mux2~1_combout  & \alu|Mux7~0_combout ))) # (\alu|Mux7~2_combout ))) # (\controller|rf_wrt_data_sel[0]~0_combout  & 
// (((\dataMem|data_rtl_0|auto_generated|ram_block1a24 )))) ) ) # ( \rf_wrt_data_mux|out[12]~8_combout  & ( ((!\controller|rf_wrt_data_sel[0]~0_combout  & (\pc_plus_4_adder|Add0~101_sumout ))) ) )

	.dataa(!\alu|Mux7~2_combout ),
	.datab(!\controller|rf_wrt_data_sel[0]~0_combout ),
	.datac(!\pc_plus_4_adder|Add0~101_sumout ),
	.datad(!\alu|Mux2~1_combout ),
	.datae(!\rf_wrt_data_mux|out[12]~8_combout ),
	.dataf(!\alu|Mux7~0_combout ),
	.datag(!\dataMem|data_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[24]~61_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[24]~61 .extended_lut = "on";
defparam \rf_wrt_data_mux|out[24]~61 .lut_mask = 64'h47470C0C47CF0C0C;
defparam \rf_wrt_data_mux|out[24]~61 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N6
cyclonev_lcell_comb \reg_file|data[13][24]~feeder (
// Equation(s):
// \reg_file|data[13][24]~feeder_combout  = ( \rf_wrt_data_mux|out[24]~61_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[24]~61_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[13][24]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[13][24]~feeder .extended_lut = "off";
defparam \reg_file|data[13][24]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[13][24]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y17_N8
dffeas \reg_file|data[13][24] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[13][24]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[13][31]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[13][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[13][24] .is_wysiwyg = "true";
defparam \reg_file|data[13][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y19_N26
dffeas \reg_file|data[5][24] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[24]~61_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[5][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[5][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[5][24] .is_wysiwyg = "true";
defparam \reg_file|data[5][24] .power_up = "low";
// synopsys translate_on

// Location: FF_X21_Y19_N50
dffeas \reg_file|data[9][24] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[24]~61_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[9][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[9][24]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[9][24] .is_wysiwyg = "true";
defparam \reg_file|data[9][24] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N12
cyclonev_lcell_comb \reg_file|Mux7~1 (
// Equation(s):
// \reg_file|Mux7~1_combout  = ( \reg_file|data[1][24]~q  & ( \reg_file|data[9][24]~q  & ( (!\controller|rs1[2]~3_combout ) # ((!\controller|rs1[3]~4_combout  & ((\reg_file|data[5][24]~q ))) # (\controller|rs1[3]~4_combout  & (\reg_file|data[13][24]~q ))) ) 
// ) ) # ( !\reg_file|data[1][24]~q  & ( \reg_file|data[9][24]~q  & ( (!\controller|rs1[3]~4_combout  & (\controller|rs1[2]~3_combout  & ((\reg_file|data[5][24]~q )))) # (\controller|rs1[3]~4_combout  & ((!\controller|rs1[2]~3_combout ) # 
// ((\reg_file|data[13][24]~q )))) ) ) ) # ( \reg_file|data[1][24]~q  & ( !\reg_file|data[9][24]~q  & ( (!\controller|rs1[3]~4_combout  & ((!\controller|rs1[2]~3_combout ) # ((\reg_file|data[5][24]~q )))) # (\controller|rs1[3]~4_combout  & 
// (\controller|rs1[2]~3_combout  & (\reg_file|data[13][24]~q ))) ) ) ) # ( !\reg_file|data[1][24]~q  & ( !\reg_file|data[9][24]~q  & ( (\controller|rs1[2]~3_combout  & ((!\controller|rs1[3]~4_combout  & ((\reg_file|data[5][24]~q ))) # 
// (\controller|rs1[3]~4_combout  & (\reg_file|data[13][24]~q )))) ) ) )

	.dataa(!\controller|rs1[3]~4_combout ),
	.datab(!\controller|rs1[2]~3_combout ),
	.datac(!\reg_file|data[13][24]~q ),
	.datad(!\reg_file|data[5][24]~q ),
	.datae(!\reg_file|data[1][24]~q ),
	.dataf(!\reg_file|data[9][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux7~1 .extended_lut = "off";
defparam \reg_file|Mux7~1 .lut_mask = 64'h012389AB4567CDEF;
defparam \reg_file|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N42
cyclonev_lcell_comb \reg_file|Mux7~2 (
// Equation(s):
// \reg_file|Mux7~2_combout  = ( \reg_file|data[14][24]~q  & ( \reg_file|data[6][24]~q  & ( ((!\controller|rs1[3]~4_combout  & (\reg_file|data[2][24]~q )) # (\controller|rs1[3]~4_combout  & ((\reg_file|data[10][24]~q )))) # (\controller|rs1[2]~3_combout ) ) 
// ) ) # ( !\reg_file|data[14][24]~q  & ( \reg_file|data[6][24]~q  & ( (!\controller|rs1[2]~3_combout  & ((!\controller|rs1[3]~4_combout  & (\reg_file|data[2][24]~q )) # (\controller|rs1[3]~4_combout  & ((\reg_file|data[10][24]~q ))))) # 
// (\controller|rs1[2]~3_combout  & (((!\controller|rs1[3]~4_combout )))) ) ) ) # ( \reg_file|data[14][24]~q  & ( !\reg_file|data[6][24]~q  & ( (!\controller|rs1[2]~3_combout  & ((!\controller|rs1[3]~4_combout  & (\reg_file|data[2][24]~q )) # 
// (\controller|rs1[3]~4_combout  & ((\reg_file|data[10][24]~q ))))) # (\controller|rs1[2]~3_combout  & (((\controller|rs1[3]~4_combout )))) ) ) ) # ( !\reg_file|data[14][24]~q  & ( !\reg_file|data[6][24]~q  & ( (!\controller|rs1[2]~3_combout  & 
// ((!\controller|rs1[3]~4_combout  & (\reg_file|data[2][24]~q )) # (\controller|rs1[3]~4_combout  & ((\reg_file|data[10][24]~q ))))) ) ) )

	.dataa(!\reg_file|data[2][24]~q ),
	.datab(!\controller|rs1[2]~3_combout ),
	.datac(!\controller|rs1[3]~4_combout ),
	.datad(!\reg_file|data[10][24]~q ),
	.datae(!\reg_file|data[14][24]~q ),
	.dataf(!\reg_file|data[6][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux7~2 .extended_lut = "off";
defparam \reg_file|Mux7~2 .lut_mask = 64'h404C434F707C737F;
defparam \reg_file|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N51
cyclonev_lcell_comb \reg_file|Mux7~3 (
// Equation(s):
// \reg_file|Mux7~3_combout  = ( \reg_file|data[11][24]~q  & ( \reg_file|data[15][24]~q  & ( ((!\controller|rs1[2]~3_combout  & (\reg_file|data[3][24]~q )) # (\controller|rs1[2]~3_combout  & ((\reg_file|data[7][24]~q )))) # (\controller|rs1[3]~4_combout ) ) 
// ) ) # ( !\reg_file|data[11][24]~q  & ( \reg_file|data[15][24]~q  & ( (!\controller|rs1[2]~3_combout  & (\reg_file|data[3][24]~q  & ((!\controller|rs1[3]~4_combout )))) # (\controller|rs1[2]~3_combout  & (((\controller|rs1[3]~4_combout ) # 
// (\reg_file|data[7][24]~q )))) ) ) ) # ( \reg_file|data[11][24]~q  & ( !\reg_file|data[15][24]~q  & ( (!\controller|rs1[2]~3_combout  & (((\controller|rs1[3]~4_combout )) # (\reg_file|data[3][24]~q ))) # (\controller|rs1[2]~3_combout  & 
// (((\reg_file|data[7][24]~q  & !\controller|rs1[3]~4_combout )))) ) ) ) # ( !\reg_file|data[11][24]~q  & ( !\reg_file|data[15][24]~q  & ( (!\controller|rs1[3]~4_combout  & ((!\controller|rs1[2]~3_combout  & (\reg_file|data[3][24]~q )) # 
// (\controller|rs1[2]~3_combout  & ((\reg_file|data[7][24]~q ))))) ) ) )

	.dataa(!\reg_file|data[3][24]~q ),
	.datab(!\controller|rs1[2]~3_combout ),
	.datac(!\reg_file|data[7][24]~q ),
	.datad(!\controller|rs1[3]~4_combout ),
	.datae(!\reg_file|data[11][24]~q ),
	.dataf(!\reg_file|data[15][24]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux7~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux7~3 .extended_lut = "off";
defparam \reg_file|Mux7~3 .lut_mask = 64'h470047CC473347FF;
defparam \reg_file|Mux7~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N6
cyclonev_lcell_comb \reg_file|Mux7~4 (
// Equation(s):
// \reg_file|Mux7~4_combout  = ( \reg_file|Mux7~2_combout  & ( \reg_file|Mux7~3_combout  & ( ((!\controller|rs1[0]~1_combout  & (\reg_file|Mux7~0_combout )) # (\controller|rs1[0]~1_combout  & ((\reg_file|Mux7~1_combout )))) # (\controller|rs1[1]~2_combout ) 
// ) ) ) # ( !\reg_file|Mux7~2_combout  & ( \reg_file|Mux7~3_combout  & ( (!\controller|rs1[1]~2_combout  & ((!\controller|rs1[0]~1_combout  & (\reg_file|Mux7~0_combout )) # (\controller|rs1[0]~1_combout  & ((\reg_file|Mux7~1_combout ))))) # 
// (\controller|rs1[1]~2_combout  & (((\controller|rs1[0]~1_combout )))) ) ) ) # ( \reg_file|Mux7~2_combout  & ( !\reg_file|Mux7~3_combout  & ( (!\controller|rs1[1]~2_combout  & ((!\controller|rs1[0]~1_combout  & (\reg_file|Mux7~0_combout )) # 
// (\controller|rs1[0]~1_combout  & ((\reg_file|Mux7~1_combout ))))) # (\controller|rs1[1]~2_combout  & (((!\controller|rs1[0]~1_combout )))) ) ) ) # ( !\reg_file|Mux7~2_combout  & ( !\reg_file|Mux7~3_combout  & ( (!\controller|rs1[1]~2_combout  & 
// ((!\controller|rs1[0]~1_combout  & (\reg_file|Mux7~0_combout )) # (\controller|rs1[0]~1_combout  & ((\reg_file|Mux7~1_combout ))))) ) ) )

	.dataa(!\reg_file|Mux7~0_combout ),
	.datab(!\reg_file|Mux7~1_combout ),
	.datac(!\controller|rs1[1]~2_combout ),
	.datad(!\controller|rs1[0]~1_combout ),
	.datae(!\reg_file|Mux7~2_combout ),
	.dataf(!\reg_file|Mux7~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux7~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux7~4 .extended_lut = "off";
defparam \reg_file|Mux7~4 .lut_mask = 64'h50305F30503F5F3F;
defparam \reg_file|Mux7~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N27
cyclonev_lcell_comb \alu|Mux7~1 (
// Equation(s):
// \alu|Mux7~1_combout  = ( \controller|WideOr2~2_combout  & ( (!\alu_in2_mux|out[24]~31_combout  & (\reg_file|Mux7~4_combout  & \controller|WideOr3~2_combout )) # (\alu_in2_mux|out[24]~31_combout  & (!\reg_file|Mux7~4_combout )) ) ) # ( 
// !\controller|WideOr2~2_combout  & ( (!\alu_in2_mux|out[24]~31_combout  & (!\reg_file|Mux7~4_combout )) # (\alu_in2_mux|out[24]~31_combout  & ((\controller|WideOr3~2_combout ) # (\reg_file|Mux7~4_combout ))) ) )

	.dataa(!\alu_in2_mux|out[24]~31_combout ),
	.datab(gnd),
	.datac(!\reg_file|Mux7~4_combout ),
	.datad(!\controller|WideOr3~2_combout ),
	.datae(gnd),
	.dataf(!\controller|WideOr2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux7~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux7~1 .extended_lut = "off";
defparam \alu|Mux7~1 .lut_mask = 64'hA5F5A5F5505A505A;
defparam \alu|Mux7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y17_N24
cyclonev_lcell_comb \alu|Mux7~2 (
// Equation(s):
// \alu|Mux7~2_combout  = ( \alu|Mux7~1_combout  & ( (\alu|Mux12~0_combout  & ((!\alu|Mux12~1_combout ) # (\alu_in2_mux|out[8]~17_combout ))) ) ) # ( !\alu|Mux7~1_combout  & ( (\alu|Mux12~1_combout  & (\alu_in2_mux|out[8]~17_combout  & \alu|Mux12~0_combout 
// )) ) )

	.dataa(gnd),
	.datab(!\alu|Mux12~1_combout ),
	.datac(!\alu_in2_mux|out[8]~17_combout ),
	.datad(!\alu|Mux12~0_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux7~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux7~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux7~2 .extended_lut = "off";
defparam \alu|Mux7~2 .lut_mask = 64'h0003000300CF00CF;
defparam \alu|Mux7~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N42
cyclonev_lcell_comb \pc_mux|out[24]~34 (
// Equation(s):
// \pc_mux|out[24]~34_combout  = ( \alu|Mux2~1_combout  & ( \alu|Mux7~0_combout  & ( (\controller|pc_sel[1]~0_combout ) # (\pc_mux|out[24]~33_combout ) ) ) ) # ( !\alu|Mux2~1_combout  & ( \alu|Mux7~0_combout  & ( ((\alu|Mux7~2_combout  & 
// \controller|pc_sel[1]~0_combout )) # (\pc_mux|out[24]~33_combout ) ) ) ) # ( \alu|Mux2~1_combout  & ( !\alu|Mux7~0_combout  & ( ((\alu|Mux7~2_combout  & \controller|pc_sel[1]~0_combout )) # (\pc_mux|out[24]~33_combout ) ) ) ) # ( !\alu|Mux2~1_combout  & ( 
// !\alu|Mux7~0_combout  & ( ((\alu|Mux7~2_combout  & \controller|pc_sel[1]~0_combout )) # (\pc_mux|out[24]~33_combout ) ) ) )

	.dataa(!\pc_mux|out[24]~33_combout ),
	.datab(gnd),
	.datac(!\alu|Mux7~2_combout ),
	.datad(!\controller|pc_sel[1]~0_combout ),
	.datae(!\alu|Mux2~1_combout ),
	.dataf(!\alu|Mux7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[24]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[24]~34 .extended_lut = "off";
defparam \pc_mux|out[24]~34 .lut_mask = 64'h555F555F555F55FF;
defparam \pc_mux|out[24]~34 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N43
dffeas \pc|dataOut[24] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\pc_mux|out[24]~34_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pc|dataOut[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [24]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[24] .is_wysiwyg = "true";
defparam \pc|dataOut[24] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N9
cyclonev_lcell_comb \pc_plus_4_adder|Add0~105 (
// Equation(s):
// \pc_plus_4_adder|Add0~105_sumout  = SUM(( \pc|dataOut [25] ) + ( GND ) + ( \pc_plus_4_adder|Add0~102  ))
// \pc_plus_4_adder|Add0~106  = CARRY(( \pc|dataOut [25] ) + ( GND ) + ( \pc_plus_4_adder|Add0~102  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [25]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_plus_4_adder|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_adder|Add0~105_sumout ),
	.cout(\pc_plus_4_adder|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_adder|Add0~105 .extended_lut = "off";
defparam \pc_plus_4_adder|Add0~105 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_plus_4_adder|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N39
cyclonev_lcell_comb \pc_plus_4_plus_imm_adder|Add0~105 (
// Equation(s):
// \pc_plus_4_plus_imm_adder|Add0~105_sumout  = SUM(( \pc_plus_4_adder|Add0~105_sumout  ) + ( (((\instMem|data~111_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [12])) # (\pc|dataOut [11]) ) + ( \pc_plus_4_plus_imm_adder|Add0~102  ))
// \pc_plus_4_plus_imm_adder|Add0~106  = CARRY(( \pc_plus_4_adder|Add0~105_sumout  ) + ( (((\instMem|data~111_combout ) # (\pc|dataOut [10])) # (\pc|dataOut [12])) # (\pc|dataOut [11]) ) + ( \pc_plus_4_plus_imm_adder|Add0~102  ))

	.dataa(!\pc|dataOut [11]),
	.datab(!\pc|dataOut [12]),
	.datac(!\pc|dataOut [10]),
	.datad(!\pc_plus_4_adder|Add0~105_sumout ),
	.datae(gnd),
	.dataf(!\instMem|data~111_combout ),
	.datag(gnd),
	.cin(\pc_plus_4_plus_imm_adder|Add0~102 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_plus_imm_adder|Add0~105_sumout ),
	.cout(\pc_plus_4_plus_imm_adder|Add0~106 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_plus_imm_adder|Add0~105 .extended_lut = "off";
defparam \pc_plus_4_plus_imm_adder|Add0~105 .lut_mask = 64'h00008000000000FF;
defparam \pc_plus_4_plus_imm_adder|Add0~105 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y20_N6
cyclonev_lcell_comb \pc_mux|out[25]~35 (
// Equation(s):
// \pc_mux|out[25]~35_combout  = ( \pc_mux|Equal0~0_combout  & ( \pc_plus_4_adder|Add0~105_sumout  ) ) # ( !\pc_mux|Equal0~0_combout  & ( (\pc_mux|Equal0~1_combout  & \pc_plus_4_plus_imm_adder|Add0~105_sumout ) ) )

	.dataa(gnd),
	.datab(!\pc_mux|Equal0~1_combout ),
	.datac(!\pc_plus_4_plus_imm_adder|Add0~105_sumout ),
	.datad(!\pc_plus_4_adder|Add0~105_sumout ),
	.datae(gnd),
	.dataf(!\pc_mux|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[25]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[25]~35 .extended_lut = "off";
defparam \pc_mux|out[25]~35 .lut_mask = 64'h0303030300FF00FF;
defparam \pc_mux|out[25]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N6
cyclonev_lcell_comb \pc_mux|out[25]~36 (
// Equation(s):
// \pc_mux|out[25]~36_combout  = ( \alu|Mux6~0_combout  & ( ((\controller|pc_sel[1]~0_combout  & ((\alu|Mux2~1_combout ) # (\alu|Mux6~2_combout )))) # (\pc_mux|out[25]~35_combout ) ) ) # ( !\alu|Mux6~0_combout  & ( ((\controller|pc_sel[1]~0_combout  & 
// \alu|Mux6~2_combout )) # (\pc_mux|out[25]~35_combout ) ) )

	.dataa(!\controller|pc_sel[1]~0_combout ),
	.datab(!\pc_mux|out[25]~35_combout ),
	.datac(!\alu|Mux6~2_combout ),
	.datad(!\alu|Mux2~1_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[25]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[25]~36 .extended_lut = "off";
defparam \pc_mux|out[25]~36 .lut_mask = 64'h3737373737773777;
defparam \pc_mux|out[25]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N7
dffeas \pc|dataOut[25] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\pc_mux|out[25]~36_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pc|dataOut[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [25]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[25] .is_wysiwyg = "true";
defparam \pc|dataOut[25] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N12
cyclonev_lcell_comb \pc_plus_4_adder|Add0~109 (
// Equation(s):
// \pc_plus_4_adder|Add0~109_sumout  = SUM(( \pc|dataOut [26] ) + ( GND ) + ( \pc_plus_4_adder|Add0~106  ))
// \pc_plus_4_adder|Add0~110  = CARRY(( \pc|dataOut [26] ) + ( GND ) + ( \pc_plus_4_adder|Add0~106  ))

	.dataa(gnd),
	.datab(!\pc|dataOut [26]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_plus_4_adder|Add0~106 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_adder|Add0~109_sumout ),
	.cout(\pc_plus_4_adder|Add0~110 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_adder|Add0~109 .extended_lut = "off";
defparam \pc_plus_4_adder|Add0~109 .lut_mask = 64'h0000FFFF00003333;
defparam \pc_plus_4_adder|Add0~109 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N51
cyclonev_lcell_comb \rf_wrt_data_mux|out[26]~53 (
// Equation(s):
// \rf_wrt_data_mux|out[26]~53_combout  = ( !\rf_wrt_data_mux|out[12]~8_combout  & ( (!\controller|rf_wrt_data_sel[0]~0_combout  & (((\alu|Mux2~1_combout  & ((\alu|Mux5~0_combout )))) # (\alu|Mux5~2_combout ))) # (\controller|rf_wrt_data_sel[0]~0_combout  & 
// ((((\dataMem|data_rtl_0|auto_generated|ram_block1a26 ))))) ) ) # ( \rf_wrt_data_mux|out[12]~8_combout  & ( (((\pc_plus_4_adder|Add0~109_sumout  & (!\controller|rf_wrt_data_sel[0]~0_combout )))) ) )

	.dataa(!\alu|Mux2~1_combout ),
	.datab(!\alu|Mux5~2_combout ),
	.datac(!\pc_plus_4_adder|Add0~109_sumout ),
	.datad(!\controller|rf_wrt_data_sel[0]~0_combout ),
	.datae(!\rf_wrt_data_mux|out[12]~8_combout ),
	.dataf(!\alu|Mux5~0_combout ),
	.datag(!\dataMem|data_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[26]~53_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[26]~53 .extended_lut = "on";
defparam \rf_wrt_data_mux|out[26]~53 .lut_mask = 64'h330F0F00770F0F00;
defparam \rf_wrt_data_mux|out[26]~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N14
dffeas \reg_file|data[4][26] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[26]~53_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[4][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[4][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[4][26] .is_wysiwyg = "true";
defparam \reg_file|data[4][26] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y20_N26
dffeas \reg_file|data[7][26] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[26]~53_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[7][31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[7][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[7][26] .is_wysiwyg = "true";
defparam \reg_file|data[7][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N6
cyclonev_lcell_comb \reg_file|Mux37~1 (
// Equation(s):
// \reg_file|Mux37~1_combout  = ( \reg_file|data[7][26]~q  & ( \reg_file|data[5][26]~q  & ( (!\controller|rs2[0]~2_combout ) # ((!\controller|rs2[1]~3_combout  & (\reg_file|data[4][26]~q )) # (\controller|rs2[1]~3_combout  & ((\reg_file|data[6][26]~q )))) ) 
// ) ) # ( !\reg_file|data[7][26]~q  & ( \reg_file|data[5][26]~q  & ( (!\controller|rs2[0]~2_combout  & (((!\controller|rs2[1]~3_combout )))) # (\controller|rs2[0]~2_combout  & ((!\controller|rs2[1]~3_combout  & (\reg_file|data[4][26]~q )) # 
// (\controller|rs2[1]~3_combout  & ((\reg_file|data[6][26]~q ))))) ) ) ) # ( \reg_file|data[7][26]~q  & ( !\reg_file|data[5][26]~q  & ( (!\controller|rs2[0]~2_combout  & (((\controller|rs2[1]~3_combout )))) # (\controller|rs2[0]~2_combout  & 
// ((!\controller|rs2[1]~3_combout  & (\reg_file|data[4][26]~q )) # (\controller|rs2[1]~3_combout  & ((\reg_file|data[6][26]~q ))))) ) ) ) # ( !\reg_file|data[7][26]~q  & ( !\reg_file|data[5][26]~q  & ( (\controller|rs2[0]~2_combout  & 
// ((!\controller|rs2[1]~3_combout  & (\reg_file|data[4][26]~q )) # (\controller|rs2[1]~3_combout  & ((\reg_file|data[6][26]~q ))))) ) ) )

	.dataa(!\controller|rs2[0]~2_combout ),
	.datab(!\reg_file|data[4][26]~q ),
	.datac(!\reg_file|data[6][26]~q ),
	.datad(!\controller|rs2[1]~3_combout ),
	.datae(!\reg_file|data[7][26]~q ),
	.dataf(!\reg_file|data[5][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux37~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux37~1 .extended_lut = "off";
defparam \reg_file|Mux37~1 .lut_mask = 64'h110511AFBB05BBAF;
defparam \reg_file|Mux37~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y17_N58
dffeas \reg_file|data[14][26] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[26]~53_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[14][31]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[14][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[14][26] .is_wysiwyg = "true";
defparam \reg_file|data[14][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N57
cyclonev_lcell_comb \reg_file|Mux37~3 (
// Equation(s):
// \reg_file|Mux37~3_combout  = ( \reg_file|data[14][26]~q  & ( \reg_file|data[12][26]~q  & ( ((!\controller|rs2[1]~3_combout  & (\reg_file|data[13][26]~q )) # (\controller|rs2[1]~3_combout  & ((\reg_file|data[15][26]~q )))) # (\controller|rs2[0]~2_combout ) 
// ) ) ) # ( !\reg_file|data[14][26]~q  & ( \reg_file|data[12][26]~q  & ( (!\controller|rs2[1]~3_combout  & (((\reg_file|data[13][26]~q )) # (\controller|rs2[0]~2_combout ))) # (\controller|rs2[1]~3_combout  & (!\controller|rs2[0]~2_combout  & 
// ((\reg_file|data[15][26]~q )))) ) ) ) # ( \reg_file|data[14][26]~q  & ( !\reg_file|data[12][26]~q  & ( (!\controller|rs2[1]~3_combout  & (!\controller|rs2[0]~2_combout  & (\reg_file|data[13][26]~q ))) # (\controller|rs2[1]~3_combout  & 
// (((\reg_file|data[15][26]~q )) # (\controller|rs2[0]~2_combout ))) ) ) ) # ( !\reg_file|data[14][26]~q  & ( !\reg_file|data[12][26]~q  & ( (!\controller|rs2[0]~2_combout  & ((!\controller|rs2[1]~3_combout  & (\reg_file|data[13][26]~q )) # 
// (\controller|rs2[1]~3_combout  & ((\reg_file|data[15][26]~q ))))) ) ) )

	.dataa(!\controller|rs2[1]~3_combout ),
	.datab(!\controller|rs2[0]~2_combout ),
	.datac(!\reg_file|data[13][26]~q ),
	.datad(!\reg_file|data[15][26]~q ),
	.datae(!\reg_file|data[14][26]~q ),
	.dataf(!\reg_file|data[12][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux37~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux37~3 .extended_lut = "off";
defparam \reg_file|Mux37~3 .lut_mask = 64'h084C195D2A6E3B7F;
defparam \reg_file|Mux37~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N27
cyclonev_lcell_comb \reg_file|Mux37~2 (
// Equation(s):
// \reg_file|Mux37~2_combout  = ( \reg_file|data[10][26]~q  & ( \reg_file|data[9][26]~q  & ( (!\controller|rs2[1]~3_combout  & ((!\controller|rs2[0]~2_combout ) # ((\reg_file|data[8][26]~q )))) # (\controller|rs2[1]~3_combout  & (((\reg_file|data[11][26]~q 
// )) # (\controller|rs2[0]~2_combout ))) ) ) ) # ( !\reg_file|data[10][26]~q  & ( \reg_file|data[9][26]~q  & ( (!\controller|rs2[1]~3_combout  & ((!\controller|rs2[0]~2_combout ) # ((\reg_file|data[8][26]~q )))) # (\controller|rs2[1]~3_combout  & 
// (!\controller|rs2[0]~2_combout  & (\reg_file|data[11][26]~q ))) ) ) ) # ( \reg_file|data[10][26]~q  & ( !\reg_file|data[9][26]~q  & ( (!\controller|rs2[1]~3_combout  & (\controller|rs2[0]~2_combout  & ((\reg_file|data[8][26]~q )))) # 
// (\controller|rs2[1]~3_combout  & (((\reg_file|data[11][26]~q )) # (\controller|rs2[0]~2_combout ))) ) ) ) # ( !\reg_file|data[10][26]~q  & ( !\reg_file|data[9][26]~q  & ( (!\controller|rs2[1]~3_combout  & (\controller|rs2[0]~2_combout  & 
// ((\reg_file|data[8][26]~q )))) # (\controller|rs2[1]~3_combout  & (!\controller|rs2[0]~2_combout  & (\reg_file|data[11][26]~q ))) ) ) )

	.dataa(!\controller|rs2[1]~3_combout ),
	.datab(!\controller|rs2[0]~2_combout ),
	.datac(!\reg_file|data[11][26]~q ),
	.datad(!\reg_file|data[8][26]~q ),
	.datae(!\reg_file|data[10][26]~q ),
	.dataf(!\reg_file|data[9][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux37~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux37~2 .extended_lut = "off";
defparam \reg_file|Mux37~2 .lut_mask = 64'h042615378CAE9DBF;
defparam \reg_file|Mux37~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y17_N50
dffeas \reg_file|data[0][26] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[26]~53_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[0][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[0][26]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[0][26] .is_wysiwyg = "true";
defparam \reg_file|data[0][26] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y17_N27
cyclonev_lcell_comb \reg_file|Mux37~0 (
// Equation(s):
// \reg_file|Mux37~0_combout  = ( \reg_file|data[2][26]~q  & ( \reg_file|data[3][26]~q  & ( ((!\controller|rs2[0]~2_combout  & (\reg_file|data[1][26]~q )) # (\controller|rs2[0]~2_combout  & ((\reg_file|data[0][26]~q )))) # (\controller|rs2[1]~3_combout ) ) ) 
// ) # ( !\reg_file|data[2][26]~q  & ( \reg_file|data[3][26]~q  & ( (!\controller|rs2[1]~3_combout  & ((!\controller|rs2[0]~2_combout  & (\reg_file|data[1][26]~q )) # (\controller|rs2[0]~2_combout  & ((\reg_file|data[0][26]~q ))))) # 
// (\controller|rs2[1]~3_combout  & (!\controller|rs2[0]~2_combout )) ) ) ) # ( \reg_file|data[2][26]~q  & ( !\reg_file|data[3][26]~q  & ( (!\controller|rs2[1]~3_combout  & ((!\controller|rs2[0]~2_combout  & (\reg_file|data[1][26]~q )) # 
// (\controller|rs2[0]~2_combout  & ((\reg_file|data[0][26]~q ))))) # (\controller|rs2[1]~3_combout  & (\controller|rs2[0]~2_combout )) ) ) ) # ( !\reg_file|data[2][26]~q  & ( !\reg_file|data[3][26]~q  & ( (!\controller|rs2[1]~3_combout  & 
// ((!\controller|rs2[0]~2_combout  & (\reg_file|data[1][26]~q )) # (\controller|rs2[0]~2_combout  & ((\reg_file|data[0][26]~q ))))) ) ) )

	.dataa(!\controller|rs2[1]~3_combout ),
	.datab(!\controller|rs2[0]~2_combout ),
	.datac(!\reg_file|data[1][26]~q ),
	.datad(!\reg_file|data[0][26]~q ),
	.datae(!\reg_file|data[2][26]~q ),
	.dataf(!\reg_file|data[3][26]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux37~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux37~0 .extended_lut = "off";
defparam \reg_file|Mux37~0 .lut_mask = 64'h082A193B4C6E5D7F;
defparam \reg_file|Mux37~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N24
cyclonev_lcell_comb \reg_file|Mux37~4 (
// Equation(s):
// \reg_file|Mux37~4_combout  = ( \reg_file|Mux37~2_combout  & ( \reg_file|Mux37~0_combout  & ( (!\controller|rs2[2]~0_combout ) # ((!\controller|rs2[3]~1_combout  & (\reg_file|Mux37~1_combout )) # (\controller|rs2[3]~1_combout  & ((\reg_file|Mux37~3_combout 
// )))) ) ) ) # ( !\reg_file|Mux37~2_combout  & ( \reg_file|Mux37~0_combout  & ( (!\controller|rs2[2]~0_combout  & (!\controller|rs2[3]~1_combout )) # (\controller|rs2[2]~0_combout  & ((!\controller|rs2[3]~1_combout  & (\reg_file|Mux37~1_combout )) # 
// (\controller|rs2[3]~1_combout  & ((\reg_file|Mux37~3_combout ))))) ) ) ) # ( \reg_file|Mux37~2_combout  & ( !\reg_file|Mux37~0_combout  & ( (!\controller|rs2[2]~0_combout  & (\controller|rs2[3]~1_combout )) # (\controller|rs2[2]~0_combout  & 
// ((!\controller|rs2[3]~1_combout  & (\reg_file|Mux37~1_combout )) # (\controller|rs2[3]~1_combout  & ((\reg_file|Mux37~3_combout ))))) ) ) ) # ( !\reg_file|Mux37~2_combout  & ( !\reg_file|Mux37~0_combout  & ( (\controller|rs2[2]~0_combout  & 
// ((!\controller|rs2[3]~1_combout  & (\reg_file|Mux37~1_combout )) # (\controller|rs2[3]~1_combout  & ((\reg_file|Mux37~3_combout ))))) ) ) )

	.dataa(!\controller|rs2[2]~0_combout ),
	.datab(!\controller|rs2[3]~1_combout ),
	.datac(!\reg_file|Mux37~1_combout ),
	.datad(!\reg_file|Mux37~3_combout ),
	.datae(!\reg_file|Mux37~2_combout ),
	.dataf(!\reg_file|Mux37~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux37~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux37~4 .extended_lut = "off";
defparam \reg_file|Mux37~4 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_file|Mux37~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N9
cyclonev_lcell_comb \alu_in2_mux|out[26]~28 (
// Equation(s):
// \alu_in2_mux|out[26]~28_combout  = ( !\alu_in2_mux|out[29]~1_combout  & ( (!\reg_file|Mux37~4_combout ) # (!\alu_in2_mux|out[0]~0_combout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|Mux37~4_combout ),
	.datad(!\alu_in2_mux|out[0]~0_combout ),
	.datae(gnd),
	.dataf(!\alu_in2_mux|out[29]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_in2_mux|out[26]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_in2_mux|out[26]~28 .extended_lut = "off";
defparam \alu_in2_mux|out[26]~28 .lut_mask = 64'hFFF0FFF000000000;
defparam \alu_in2_mux|out[26]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N33
cyclonev_lcell_comb \alu|Add1~121 (
// Equation(s):
// \alu|Add1~121_sumout  = SUM(( \reg_file|Mux5~4_combout  ) + ( (!\controller|WideOr5~4_combout  & ((!\controller|pc_sel[1]~0_combout  & ((!\reg_file|Mux37~4_combout ))) # (\controller|pc_sel[1]~0_combout  & (!\instMem|data~33_combout )))) # 
// (\controller|WideOr5~4_combout  & ((!\instMem|data~33_combout ) # ((\controller|pc_sel[1]~0_combout )))) ) + ( \alu|Add1~118  ))
// \alu|Add1~122  = CARRY(( \reg_file|Mux5~4_combout  ) + ( (!\controller|WideOr5~4_combout  & ((!\controller|pc_sel[1]~0_combout  & ((!\reg_file|Mux37~4_combout ))) # (\controller|pc_sel[1]~0_combout  & (!\instMem|data~33_combout )))) # 
// (\controller|WideOr5~4_combout  & ((!\instMem|data~33_combout ) # ((\controller|pc_sel[1]~0_combout )))) ) + ( \alu|Add1~118  ))

	.dataa(!\instMem|data~33_combout ),
	.datab(!\controller|WideOr5~4_combout ),
	.datac(!\controller|pc_sel[1]~0_combout ),
	.datad(!\reg_file|Mux5~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux37~4_combout ),
	.datag(gnd),
	.cin(\alu|Add1~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~121_sumout ),
	.cout(\alu|Add1~122 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~121 .extended_lut = "off";
defparam \alu|Add1~121 .lut_mask = 64'h000014D4000000FF;
defparam \alu|Add1~121 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N18
cyclonev_lcell_comb \alu|Add0~117 (
// Equation(s):
// \alu|Add0~117_sumout  = SUM(( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & ((\reg_file|Mux37~4_combout ))) # (\controller|WideOr5~4_combout  & (\instMem|data~33_combout )))) # (\controller|pc_sel[1]~0_combout  & 
// (!\controller|WideOr5~4_combout  & (\instMem|data~33_combout ))) ) + ( \reg_file|Mux5~4_combout  ) + ( \alu|Add0~114  ))
// \alu|Add0~118  = CARRY(( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & ((\reg_file|Mux37~4_combout ))) # (\controller|WideOr5~4_combout  & (\instMem|data~33_combout )))) # (\controller|pc_sel[1]~0_combout  & 
// (!\controller|WideOr5~4_combout  & (\instMem|data~33_combout ))) ) + ( \reg_file|Mux5~4_combout  ) + ( \alu|Add0~114  ))

	.dataa(!\controller|pc_sel[1]~0_combout ),
	.datab(!\controller|WideOr5~4_combout ),
	.datac(!\instMem|data~33_combout ),
	.datad(!\reg_file|Mux37~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux5~4_combout ),
	.datag(gnd),
	.cin(\alu|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~117_sumout ),
	.cout(\alu|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~117 .extended_lut = "off";
defparam \alu|Add0~117 .lut_mask = 64'h0000FF000000068E;
defparam \alu|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N30
cyclonev_lcell_comb \alu|Mux5~0 (
// Equation(s):
// \alu|Mux5~0_combout  = ( \controller|WideOr3~2_combout  & ( \controller|WideOr2~2_combout  & ( (!\alu_in2_mux|out[26]~28_combout ) # (\reg_file|Mux5~4_combout ) ) ) ) # ( !\controller|WideOr3~2_combout  & ( \controller|WideOr2~2_combout  & ( 
// (\reg_file|Mux5~4_combout  & !\alu_in2_mux|out[26]~28_combout ) ) ) ) # ( \controller|WideOr3~2_combout  & ( !\controller|WideOr2~2_combout  & ( \alu|Add1~121_sumout  ) ) ) # ( !\controller|WideOr3~2_combout  & ( !\controller|WideOr2~2_combout  & ( 
// \alu|Add0~117_sumout  ) ) )

	.dataa(!\reg_file|Mux5~4_combout ),
	.datab(!\alu_in2_mux|out[26]~28_combout ),
	.datac(!\alu|Add1~121_sumout ),
	.datad(!\alu|Add0~117_sumout ),
	.datae(!\controller|WideOr3~2_combout ),
	.dataf(!\controller|WideOr2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux5~0 .extended_lut = "off";
defparam \alu|Mux5~0 .lut_mask = 64'h00FF0F0F4444DDDD;
defparam \alu|Mux5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N30
cyclonev_lcell_comb \pc_mux|out[26]~38 (
// Equation(s):
// \pc_mux|out[26]~38_combout  = ( \alu|Mux5~2_combout  & ( \alu|Mux2~1_combout  & ( (\controller|pc_sel[1]~0_combout ) # (\pc_mux|out[26]~37_combout ) ) ) ) # ( !\alu|Mux5~2_combout  & ( \alu|Mux2~1_combout  & ( ((\alu|Mux5~0_combout  & 
// \controller|pc_sel[1]~0_combout )) # (\pc_mux|out[26]~37_combout ) ) ) ) # ( \alu|Mux5~2_combout  & ( !\alu|Mux2~1_combout  & ( (\controller|pc_sel[1]~0_combout ) # (\pc_mux|out[26]~37_combout ) ) ) ) # ( !\alu|Mux5~2_combout  & ( !\alu|Mux2~1_combout  & 
// ( \pc_mux|out[26]~37_combout  ) ) )

	.dataa(!\pc_mux|out[26]~37_combout ),
	.datab(!\alu|Mux5~0_combout ),
	.datac(!\controller|pc_sel[1]~0_combout ),
	.datad(gnd),
	.datae(!\alu|Mux5~2_combout ),
	.dataf(!\alu|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[26]~38_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[26]~38 .extended_lut = "off";
defparam \pc_mux|out[26]~38 .lut_mask = 64'h55555F5F57575F5F;
defparam \pc_mux|out[26]~38 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N32
dffeas \pc|dataOut[26] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\pc_mux|out[26]~38_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pc|dataOut[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [26]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[26] .is_wysiwyg = "true";
defparam \pc|dataOut[26] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N15
cyclonev_lcell_comb \pc_plus_4_adder|Add0~113 (
// Equation(s):
// \pc_plus_4_adder|Add0~113_sumout  = SUM(( \pc|dataOut [27] ) + ( GND ) + ( \pc_plus_4_adder|Add0~110  ))
// \pc_plus_4_adder|Add0~114  = CARRY(( \pc|dataOut [27] ) + ( GND ) + ( \pc_plus_4_adder|Add0~110  ))

	.dataa(!\pc|dataOut [27]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_plus_4_adder|Add0~110 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_adder|Add0~113_sumout ),
	.cout(\pc_plus_4_adder|Add0~114 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_adder|Add0~113 .extended_lut = "off";
defparam \pc_plus_4_adder|Add0~113 .lut_mask = 64'h0000FFFF00005555;
defparam \pc_plus_4_adder|Add0~113 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N21
cyclonev_lcell_comb \alu|Add0~121 (
// Equation(s):
// \alu|Add0~121_sumout  = SUM(( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & ((\reg_file|Mux36~4_combout ))) # (\controller|WideOr5~4_combout  & (\instMem|data~33_combout )))) # (\controller|pc_sel[1]~0_combout  & 
// (!\controller|WideOr5~4_combout  & (\instMem|data~33_combout ))) ) + ( \reg_file|Mux4~4_combout  ) + ( \alu|Add0~118  ))
// \alu|Add0~122  = CARRY(( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & ((\reg_file|Mux36~4_combout ))) # (\controller|WideOr5~4_combout  & (\instMem|data~33_combout )))) # (\controller|pc_sel[1]~0_combout  & 
// (!\controller|WideOr5~4_combout  & (\instMem|data~33_combout ))) ) + ( \reg_file|Mux4~4_combout  ) + ( \alu|Add0~118  ))

	.dataa(!\controller|pc_sel[1]~0_combout ),
	.datab(!\controller|WideOr5~4_combout ),
	.datac(!\instMem|data~33_combout ),
	.datad(!\reg_file|Mux36~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux4~4_combout ),
	.datag(gnd),
	.cin(\alu|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~121_sumout ),
	.cout(\alu|Add0~122 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~121 .extended_lut = "off";
defparam \alu|Add0~121 .lut_mask = 64'h0000FF000000068E;
defparam \alu|Add0~121 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N30
cyclonev_lcell_comb \alu|Mux4~0 (
// Equation(s):
// \alu|Mux4~0_combout  = ( \reg_file|Mux4~4_combout  & ( \controller|WideOr3~2_combout  & ( (\controller|WideOr2~2_combout ) # (\alu|Add1~125_sumout ) ) ) ) # ( !\reg_file|Mux4~4_combout  & ( \controller|WideOr3~2_combout  & ( 
// (!\controller|WideOr2~2_combout  & (\alu|Add1~125_sumout )) # (\controller|WideOr2~2_combout  & ((!\alu_in2_mux|out[27]~29_combout ))) ) ) ) # ( \reg_file|Mux4~4_combout  & ( !\controller|WideOr3~2_combout  & ( (!\controller|WideOr2~2_combout  & 
// (\alu|Add0~121_sumout )) # (\controller|WideOr2~2_combout  & ((!\alu_in2_mux|out[27]~29_combout ))) ) ) ) # ( !\reg_file|Mux4~4_combout  & ( !\controller|WideOr3~2_combout  & ( (\alu|Add0~121_sumout  & !\controller|WideOr2~2_combout ) ) ) )

	.dataa(!\alu|Add1~125_sumout ),
	.datab(!\alu|Add0~121_sumout ),
	.datac(!\alu_in2_mux|out[27]~29_combout ),
	.datad(!\controller|WideOr2~2_combout ),
	.datae(!\reg_file|Mux4~4_combout ),
	.dataf(!\controller|WideOr3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux4~0 .extended_lut = "off";
defparam \alu|Mux4~0 .lut_mask = 64'h330033F055F055FF;
defparam \alu|Mux4~0 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y19_N0
cyclonev_ram_block \dataMem|data_rtl_0|auto_generated|ram_block1a27 (
	.portawe(\dataMem|key_reg[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_divider|c0~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({gnd,gnd,gnd,\reg_file|Mux33~4_combout ,\reg_file|Mux36~4_combout }),
	.portaaddr({\alu|Mux19~6_combout ,\alu|Mux20~3_combout ,\alu|Mux21~3_combout ,\alu|Mux22~3_combout ,\alu|Mux23~3_combout ,\alu|Mux24~2_combout ,\alu|Mux25~2_combout ,\alu|Mux26~2_combout ,\alu|Mux27~2_combout ,\alu|Mux28~2_combout ,\alu|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem|data_rtl_0|auto_generated|ram_block1a27_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .data_interleave_offset_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .data_interleave_width_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .init_file = "Test2.mif";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .init_file_layout = "port_a";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .logical_ram_name = "DataMemory:dataMem|altsyncram:data_rtl_0|altsyncram_7mc1:auto_generated|ALTSYNCRAM";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .operation_mode = "single_port";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .port_a_address_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .port_a_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .port_a_byte_enable_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .port_a_data_out_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .port_a_data_width = 5;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .port_a_first_address = 0;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .port_a_first_bit_number = 27;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .port_a_last_address = 2047;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_depth = 2048;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .port_a_logical_ram_width = 32;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .port_b_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .port_b_data_width = 5;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .ram_block_type = "M20K";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .mem_init4 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .mem_init3 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .mem_init2 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .mem_init1 = "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a27 .mem_init0 = "000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000C00100020080000C400084210040000601004200042100400006000C0200C02008020080200C0200C0200C0200C02008020080200C0200C0200C0200C02008020080200C0200C4210802000030084210C4218C42108421004000060108420080218C4200040188621084210840";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N54
cyclonev_lcell_comb \rf_wrt_data_mux|out[27]~49 (
// Equation(s):
// \rf_wrt_data_mux|out[27]~49_combout  = ( !\rf_wrt_data_mux|out[12]~8_combout  & ( (!\controller|rf_wrt_data_sel[0]~0_combout  & (((\alu|Mux2~1_combout  & ((\alu|Mux4~0_combout )))) # (\alu|Mux4~2_combout ))) # (\controller|rf_wrt_data_sel[0]~0_combout  & 
// ((((\dataMem|data_rtl_0|auto_generated|ram_block1a27~portadataout ))))) ) ) # ( \rf_wrt_data_mux|out[12]~8_combout  & ( (((\pc_plus_4_adder|Add0~113_sumout  & ((!\controller|rf_wrt_data_sel[0]~0_combout ))))) ) )

	.dataa(!\alu|Mux2~1_combout ),
	.datab(!\alu|Mux4~2_combout ),
	.datac(!\pc_plus_4_adder|Add0~113_sumout ),
	.datad(!\alu|Mux4~0_combout ),
	.datae(!\rf_wrt_data_mux|out[12]~8_combout ),
	.dataf(!\controller|rf_wrt_data_sel[0]~0_combout ),
	.datag(!\dataMem|data_rtl_0|auto_generated|ram_block1a27~portadataout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[27]~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[27]~49 .extended_lut = "on";
defparam \rf_wrt_data_mux|out[27]~49 .lut_mask = 64'h33770F0F0F0F0000;
defparam \rf_wrt_data_mux|out[27]~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N33
cyclonev_lcell_comb \reg_file|data[5][27]~feeder (
// Equation(s):
// \reg_file|data[5][27]~feeder_combout  = ( \rf_wrt_data_mux|out[27]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[27]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[5][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[5][27]~feeder .extended_lut = "off";
defparam \reg_file|data[5][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[5][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N35
dffeas \reg_file|data[5][27] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[5][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[5][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[5][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[5][27] .is_wysiwyg = "true";
defparam \reg_file|data[5][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y18_N8
dffeas \reg_file|data[1][27] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[27]~49_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[1][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[1][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[1][27] .is_wysiwyg = "true";
defparam \reg_file|data[1][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y17_N26
dffeas \reg_file|data[13][27] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[27]~49_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[13][31]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[13][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[13][27] .is_wysiwyg = "true";
defparam \reg_file|data[13][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N24
cyclonev_lcell_comb \reg_file|Mux36~1 (
// Equation(s):
// \reg_file|Mux36~1_combout  = ( \reg_file|data[13][27]~q  & ( \controller|rs2[3]~1_combout  & ( (\controller|rs2[2]~0_combout ) # (\reg_file|data[9][27]~q ) ) ) ) # ( !\reg_file|data[13][27]~q  & ( \controller|rs2[3]~1_combout  & ( (\reg_file|data[9][27]~q 
//  & !\controller|rs2[2]~0_combout ) ) ) ) # ( \reg_file|data[13][27]~q  & ( !\controller|rs2[3]~1_combout  & ( (!\controller|rs2[2]~0_combout  & ((\reg_file|data[1][27]~q ))) # (\controller|rs2[2]~0_combout  & (\reg_file|data[5][27]~q )) ) ) ) # ( 
// !\reg_file|data[13][27]~q  & ( !\controller|rs2[3]~1_combout  & ( (!\controller|rs2[2]~0_combout  & ((\reg_file|data[1][27]~q ))) # (\controller|rs2[2]~0_combout  & (\reg_file|data[5][27]~q )) ) ) )

	.dataa(!\reg_file|data[9][27]~q ),
	.datab(!\reg_file|data[5][27]~q ),
	.datac(!\controller|rs2[2]~0_combout ),
	.datad(!\reg_file|data[1][27]~q ),
	.datae(!\reg_file|data[13][27]~q ),
	.dataf(!\controller|rs2[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux36~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux36~1 .extended_lut = "off";
defparam \reg_file|Mux36~1 .lut_mask = 64'h03F303F350505F5F;
defparam \reg_file|Mux36~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y18_N47
dffeas \reg_file|data[0][27] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[27]~49_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[0][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[0][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[0][27] .is_wysiwyg = "true";
defparam \reg_file|data[0][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N18
cyclonev_lcell_comb \reg_file|Mux36~0 (
// Equation(s):
// \reg_file|Mux36~0_combout  = ( \reg_file|data[12][27]~q  & ( \controller|rs2[2]~0_combout  & ( (\controller|rs2[3]~1_combout ) # (\reg_file|data[4][27]~q ) ) ) ) # ( !\reg_file|data[12][27]~q  & ( \controller|rs2[2]~0_combout  & ( (\reg_file|data[4][27]~q 
//  & !\controller|rs2[3]~1_combout ) ) ) ) # ( \reg_file|data[12][27]~q  & ( !\controller|rs2[2]~0_combout  & ( (!\controller|rs2[3]~1_combout  & (\reg_file|data[0][27]~q )) # (\controller|rs2[3]~1_combout  & ((\reg_file|data[8][27]~q ))) ) ) ) # ( 
// !\reg_file|data[12][27]~q  & ( !\controller|rs2[2]~0_combout  & ( (!\controller|rs2[3]~1_combout  & (\reg_file|data[0][27]~q )) # (\controller|rs2[3]~1_combout  & ((\reg_file|data[8][27]~q ))) ) ) )

	.dataa(!\reg_file|data[4][27]~q ),
	.datab(!\controller|rs2[3]~1_combout ),
	.datac(!\reg_file|data[0][27]~q ),
	.datad(!\reg_file|data[8][27]~q ),
	.datae(!\reg_file|data[12][27]~q ),
	.dataf(!\controller|rs2[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux36~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux36~0 .extended_lut = "off";
defparam \reg_file|Mux36~0 .lut_mask = 64'h0C3F0C3F44447777;
defparam \reg_file|Mux36~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y26_N9
cyclonev_lcell_comb \reg_file|data[7][27]~feeder (
// Equation(s):
// \reg_file|data[7][27]~feeder_combout  = ( \rf_wrt_data_mux|out[27]~49_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[27]~49_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[7][27]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[7][27]~feeder .extended_lut = "off";
defparam \reg_file|data[7][27]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[7][27]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y26_N11
dffeas \reg_file|data[7][27] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[7][27]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[7][31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[7][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[7][27] .is_wysiwyg = "true";
defparam \reg_file|data[7][27] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y21_N35
dffeas \reg_file|data[3][27] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[27]~49_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[3][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[3][27]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[3][27] .is_wysiwyg = "true";
defparam \reg_file|data[3][27] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y17_N51
cyclonev_lcell_comb \reg_file|Mux36~3 (
// Equation(s):
// \reg_file|Mux36~3_combout  = ( \reg_file|data[7][27]~q  & ( \reg_file|data[3][27]~q  & ( (!\controller|rs2[3]~1_combout ) # ((!\controller|rs2[2]~0_combout  & (\reg_file|data[11][27]~q )) # (\controller|rs2[2]~0_combout  & ((\reg_file|data[15][27]~q )))) 
// ) ) ) # ( !\reg_file|data[7][27]~q  & ( \reg_file|data[3][27]~q  & ( (!\controller|rs2[3]~1_combout  & (!\controller|rs2[2]~0_combout )) # (\controller|rs2[3]~1_combout  & ((!\controller|rs2[2]~0_combout  & (\reg_file|data[11][27]~q )) # 
// (\controller|rs2[2]~0_combout  & ((\reg_file|data[15][27]~q ))))) ) ) ) # ( \reg_file|data[7][27]~q  & ( !\reg_file|data[3][27]~q  & ( (!\controller|rs2[3]~1_combout  & (\controller|rs2[2]~0_combout )) # (\controller|rs2[3]~1_combout  & 
// ((!\controller|rs2[2]~0_combout  & (\reg_file|data[11][27]~q )) # (\controller|rs2[2]~0_combout  & ((\reg_file|data[15][27]~q ))))) ) ) ) # ( !\reg_file|data[7][27]~q  & ( !\reg_file|data[3][27]~q  & ( (\controller|rs2[3]~1_combout  & 
// ((!\controller|rs2[2]~0_combout  & (\reg_file|data[11][27]~q )) # (\controller|rs2[2]~0_combout  & ((\reg_file|data[15][27]~q ))))) ) ) )

	.dataa(!\controller|rs2[3]~1_combout ),
	.datab(!\controller|rs2[2]~0_combout ),
	.datac(!\reg_file|data[11][27]~q ),
	.datad(!\reg_file|data[15][27]~q ),
	.datae(!\reg_file|data[7][27]~q ),
	.dataf(!\reg_file|data[3][27]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux36~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux36~3 .extended_lut = "off";
defparam \reg_file|Mux36~3 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_file|Mux36~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N57
cyclonev_lcell_comb \reg_file|Mux36~4 (
// Equation(s):
// \reg_file|Mux36~4_combout  = ( \controller|rs2[0]~2_combout  & ( \reg_file|Mux36~3_combout  & ( (!\controller|rs2[1]~3_combout  & ((\reg_file|Mux36~0_combout ))) # (\controller|rs2[1]~3_combout  & (\reg_file|Mux36~2_combout )) ) ) ) # ( 
// !\controller|rs2[0]~2_combout  & ( \reg_file|Mux36~3_combout  & ( (\controller|rs2[1]~3_combout ) # (\reg_file|Mux36~1_combout ) ) ) ) # ( \controller|rs2[0]~2_combout  & ( !\reg_file|Mux36~3_combout  & ( (!\controller|rs2[1]~3_combout  & 
// ((\reg_file|Mux36~0_combout ))) # (\controller|rs2[1]~3_combout  & (\reg_file|Mux36~2_combout )) ) ) ) # ( !\controller|rs2[0]~2_combout  & ( !\reg_file|Mux36~3_combout  & ( (\reg_file|Mux36~1_combout  & !\controller|rs2[1]~3_combout ) ) ) )

	.dataa(!\reg_file|Mux36~2_combout ),
	.datab(!\reg_file|Mux36~1_combout ),
	.datac(!\reg_file|Mux36~0_combout ),
	.datad(!\controller|rs2[1]~3_combout ),
	.datae(!\controller|rs2[0]~2_combout ),
	.dataf(!\reg_file|Mux36~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux36~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux36~4 .extended_lut = "off";
defparam \reg_file|Mux36~4 .lut_mask = 64'h33000F5533FF0F55;
defparam \reg_file|Mux36~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N24
cyclonev_lcell_comb \alu|Add0~53 (
// Equation(s):
// \alu|Add0~53_sumout  = SUM(( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & ((\reg_file|Mux35~4_combout ))) # (\controller|WideOr5~4_combout  & (\instMem|data~33_combout )))) # (\controller|pc_sel[1]~0_combout  & 
// (\instMem|data~33_combout  & (!\controller|WideOr5~4_combout ))) ) + ( \reg_file|Mux3~4_combout  ) + ( \alu|Add0~122  ))
// \alu|Add0~54  = CARRY(( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & ((\reg_file|Mux35~4_combout ))) # (\controller|WideOr5~4_combout  & (\instMem|data~33_combout )))) # (\controller|pc_sel[1]~0_combout  & 
// (\instMem|data~33_combout  & (!\controller|WideOr5~4_combout ))) ) + ( \reg_file|Mux3~4_combout  ) + ( \alu|Add0~122  ))

	.dataa(!\controller|pc_sel[1]~0_combout ),
	.datab(!\instMem|data~33_combout ),
	.datac(!\controller|WideOr5~4_combout ),
	.datad(!\reg_file|Mux35~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux3~4_combout ),
	.datag(gnd),
	.cin(\alu|Add0~122 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~53_sumout ),
	.cout(\alu|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~53 .extended_lut = "off";
defparam \alu|Add0~53 .lut_mask = 64'h0000FF00000012B2;
defparam \alu|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N54
cyclonev_lcell_comb \alu|Mux3~0 (
// Equation(s):
// \alu|Mux3~0_combout  = ( \reg_file|Mux3~4_combout  & ( \alu_in2_mux|out[28]~30_combout  & ( (!\controller|WideOr3~2_combout  & (((\alu|Add0~53_sumout  & !\controller|WideOr2~2_combout )))) # (\controller|WideOr3~2_combout  & 
// (((\controller|WideOr2~2_combout )) # (\alu|Add1~53_sumout ))) ) ) ) # ( !\reg_file|Mux3~4_combout  & ( \alu_in2_mux|out[28]~30_combout  & ( (!\controller|WideOr2~2_combout  & ((!\controller|WideOr3~2_combout  & ((\alu|Add0~53_sumout ))) # 
// (\controller|WideOr3~2_combout  & (\alu|Add1~53_sumout )))) ) ) ) # ( \reg_file|Mux3~4_combout  & ( !\alu_in2_mux|out[28]~30_combout  & ( ((!\controller|WideOr3~2_combout  & ((\alu|Add0~53_sumout ))) # (\controller|WideOr3~2_combout  & 
// (\alu|Add1~53_sumout ))) # (\controller|WideOr2~2_combout ) ) ) ) # ( !\reg_file|Mux3~4_combout  & ( !\alu_in2_mux|out[28]~30_combout  & ( (!\controller|WideOr3~2_combout  & (((\alu|Add0~53_sumout  & !\controller|WideOr2~2_combout )))) # 
// (\controller|WideOr3~2_combout  & (((\controller|WideOr2~2_combout )) # (\alu|Add1~53_sumout ))) ) ) )

	.dataa(!\alu|Add1~53_sumout ),
	.datab(!\alu|Add0~53_sumout ),
	.datac(!\controller|WideOr3~2_combout ),
	.datad(!\controller|WideOr2~2_combout ),
	.datae(!\reg_file|Mux3~4_combout ),
	.dataf(!\alu_in2_mux|out[28]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux3~0 .extended_lut = "off";
defparam \alu|Mux3~0 .lut_mask = 64'h350F35FF3500350F;
defparam \alu|Mux3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N0
cyclonev_lcell_comb \rf_wrt_data_mux|out[28]~65 (
// Equation(s):
// \rf_wrt_data_mux|out[28]~65_combout  = ( !\rf_wrt_data_mux|out[12]~8_combout  & ( (!\controller|rf_wrt_data_sel[0]~0_combout  & ((((\alu|Mux2~1_combout  & \alu|Mux3~0_combout )) # (\alu|Mux3~2_combout )))) # (\controller|rf_wrt_data_sel[0]~0_combout  & 
// ((((\dataMem|data_rtl_0|auto_generated|ram_block1a28 ))))) ) ) # ( \rf_wrt_data_mux|out[12]~8_combout  & ( (((\pc_plus_4_adder|Add0~97_sumout  & (!\controller|rf_wrt_data_sel[0]~0_combout )))) ) )

	.dataa(!\alu|Mux2~1_combout ),
	.datab(!\alu|Mux3~0_combout ),
	.datac(!\pc_plus_4_adder|Add0~97_sumout ),
	.datad(!\controller|rf_wrt_data_sel[0]~0_combout ),
	.datae(!\rf_wrt_data_mux|out[12]~8_combout ),
	.dataf(!\alu|Mux3~2_combout ),
	.datag(!\dataMem|data_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[28]~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[28]~65 .extended_lut = "on";
defparam \rf_wrt_data_mux|out[28]~65 .lut_mask = 64'h110F0F00FF0F0F00;
defparam \rf_wrt_data_mux|out[28]~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y19_N44
dffeas \reg_file|data[0][28] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[28]~65_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[0][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[0][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[0][28] .is_wysiwyg = "true";
defparam \reg_file|data[0][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y19_N12
cyclonev_lcell_comb \reg_file|Mux35~0 (
// Equation(s):
// \reg_file|Mux35~0_combout  = ( \reg_file|data[2][28]~q  & ( \controller|rs2[1]~3_combout  & ( (\controller|rs2[0]~2_combout ) # (\reg_file|data[3][28]~q ) ) ) ) # ( !\reg_file|data[2][28]~q  & ( \controller|rs2[1]~3_combout  & ( (\reg_file|data[3][28]~q  
// & !\controller|rs2[0]~2_combout ) ) ) ) # ( \reg_file|data[2][28]~q  & ( !\controller|rs2[1]~3_combout  & ( (!\controller|rs2[0]~2_combout  & (\reg_file|data[1][28]~q )) # (\controller|rs2[0]~2_combout  & ((\reg_file|data[0][28]~q ))) ) ) ) # ( 
// !\reg_file|data[2][28]~q  & ( !\controller|rs2[1]~3_combout  & ( (!\controller|rs2[0]~2_combout  & (\reg_file|data[1][28]~q )) # (\controller|rs2[0]~2_combout  & ((\reg_file|data[0][28]~q ))) ) ) )

	.dataa(!\reg_file|data[1][28]~q ),
	.datab(!\reg_file|data[3][28]~q ),
	.datac(!\controller|rs2[0]~2_combout ),
	.datad(!\reg_file|data[0][28]~q ),
	.datae(!\reg_file|data[2][28]~q ),
	.dataf(!\controller|rs2[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux35~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux35~0 .extended_lut = "off";
defparam \reg_file|Mux35~0 .lut_mask = 64'h505F505F30303F3F;
defparam \reg_file|Mux35~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N2
dffeas \reg_file|data[15][28] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\rf_wrt_data_mux|out[28]~65_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[15][31]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[15][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[15][28] .is_wysiwyg = "true";
defparam \reg_file|data[15][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y19_N36
cyclonev_lcell_comb \reg_file|Mux35~3 (
// Equation(s):
// \reg_file|Mux35~3_combout  = ( \reg_file|data[14][28]~q  & ( \reg_file|data[15][28]~q  & ( ((!\controller|rs2[0]~2_combout  & (\reg_file|data[13][28]~q )) # (\controller|rs2[0]~2_combout  & ((\reg_file|data[12][28]~q )))) # (\controller|rs2[1]~3_combout ) 
// ) ) ) # ( !\reg_file|data[14][28]~q  & ( \reg_file|data[15][28]~q  & ( (!\controller|rs2[0]~2_combout  & (((\controller|rs2[1]~3_combout )) # (\reg_file|data[13][28]~q ))) # (\controller|rs2[0]~2_combout  & (((\reg_file|data[12][28]~q  & 
// !\controller|rs2[1]~3_combout )))) ) ) ) # ( \reg_file|data[14][28]~q  & ( !\reg_file|data[15][28]~q  & ( (!\controller|rs2[0]~2_combout  & (\reg_file|data[13][28]~q  & ((!\controller|rs2[1]~3_combout )))) # (\controller|rs2[0]~2_combout  & 
// (((\controller|rs2[1]~3_combout ) # (\reg_file|data[12][28]~q )))) ) ) ) # ( !\reg_file|data[14][28]~q  & ( !\reg_file|data[15][28]~q  & ( (!\controller|rs2[1]~3_combout  & ((!\controller|rs2[0]~2_combout  & (\reg_file|data[13][28]~q )) # 
// (\controller|rs2[0]~2_combout  & ((\reg_file|data[12][28]~q ))))) ) ) )

	.dataa(!\reg_file|data[13][28]~q ),
	.datab(!\reg_file|data[12][28]~q ),
	.datac(!\controller|rs2[0]~2_combout ),
	.datad(!\controller|rs2[1]~3_combout ),
	.datae(!\reg_file|data[14][28]~q ),
	.dataf(!\reg_file|data[15][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux35~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux35~3 .extended_lut = "off";
defparam \reg_file|Mux35~3 .lut_mask = 64'h5300530F53F053FF;
defparam \reg_file|Mux35~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y19_N47
dffeas \reg_file|data[4][28] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[28]~65_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[4][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[4][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[4][28] .is_wysiwyg = "true";
defparam \reg_file|data[4][28] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y19_N42
cyclonev_lcell_comb \reg_file|Mux35~1 (
// Equation(s):
// \reg_file|Mux35~1_combout  = ( \controller|rs2[0]~2_combout  & ( \reg_file|data[7][28]~q  & ( (!\controller|rs2[1]~3_combout  & (\reg_file|data[4][28]~q )) # (\controller|rs2[1]~3_combout  & ((\reg_file|data[6][28]~q ))) ) ) ) # ( 
// !\controller|rs2[0]~2_combout  & ( \reg_file|data[7][28]~q  & ( (\controller|rs2[1]~3_combout ) # (\reg_file|data[5][28]~q ) ) ) ) # ( \controller|rs2[0]~2_combout  & ( !\reg_file|data[7][28]~q  & ( (!\controller|rs2[1]~3_combout  & 
// (\reg_file|data[4][28]~q )) # (\controller|rs2[1]~3_combout  & ((\reg_file|data[6][28]~q ))) ) ) ) # ( !\controller|rs2[0]~2_combout  & ( !\reg_file|data[7][28]~q  & ( (\reg_file|data[5][28]~q  & !\controller|rs2[1]~3_combout ) ) ) )

	.dataa(!\reg_file|data[5][28]~q ),
	.datab(!\reg_file|data[4][28]~q ),
	.datac(!\reg_file|data[6][28]~q ),
	.datad(!\controller|rs2[1]~3_combout ),
	.datae(!\controller|rs2[0]~2_combout ),
	.dataf(!\reg_file|data[7][28]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux35~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux35~1 .extended_lut = "off";
defparam \reg_file|Mux35~1 .lut_mask = 64'h5500330F55FF330F;
defparam \reg_file|Mux35~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y21_N58
dffeas \reg_file|data[9][28] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[28]~65_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[9][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[9][28]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[9][28] .is_wysiwyg = "true";
defparam \reg_file|data[9][28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N57
cyclonev_lcell_comb \reg_file|Mux35~2 (
// Equation(s):
// \reg_file|Mux35~2_combout  = ( \reg_file|data[9][28]~q  & ( \controller|rs2[1]~3_combout  & ( (!\controller|rs2[0]~2_combout  & (\reg_file|data[11][28]~q )) # (\controller|rs2[0]~2_combout  & ((\reg_file|data[10][28]~q ))) ) ) ) # ( 
// !\reg_file|data[9][28]~q  & ( \controller|rs2[1]~3_combout  & ( (!\controller|rs2[0]~2_combout  & (\reg_file|data[11][28]~q )) # (\controller|rs2[0]~2_combout  & ((\reg_file|data[10][28]~q ))) ) ) ) # ( \reg_file|data[9][28]~q  & ( 
// !\controller|rs2[1]~3_combout  & ( (!\controller|rs2[0]~2_combout ) # (\reg_file|data[8][28]~q ) ) ) ) # ( !\reg_file|data[9][28]~q  & ( !\controller|rs2[1]~3_combout  & ( (\reg_file|data[8][28]~q  & \controller|rs2[0]~2_combout ) ) ) )

	.dataa(!\reg_file|data[8][28]~q ),
	.datab(!\controller|rs2[0]~2_combout ),
	.datac(!\reg_file|data[11][28]~q ),
	.datad(!\reg_file|data[10][28]~q ),
	.datae(!\reg_file|data[9][28]~q ),
	.dataf(!\controller|rs2[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux35~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux35~2 .extended_lut = "off";
defparam \reg_file|Mux35~2 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \reg_file|Mux35~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y21_N0
cyclonev_lcell_comb \reg_file|Mux35~4 (
// Equation(s):
// \reg_file|Mux35~4_combout  = ( \reg_file|Mux35~1_combout  & ( \reg_file|Mux35~2_combout  & ( (!\controller|rs2[3]~1_combout  & (((\controller|rs2[2]~0_combout )) # (\reg_file|Mux35~0_combout ))) # (\controller|rs2[3]~1_combout  & 
// (((!\controller|rs2[2]~0_combout ) # (\reg_file|Mux35~3_combout )))) ) ) ) # ( !\reg_file|Mux35~1_combout  & ( \reg_file|Mux35~2_combout  & ( (!\controller|rs2[3]~1_combout  & (\reg_file|Mux35~0_combout  & (!\controller|rs2[2]~0_combout ))) # 
// (\controller|rs2[3]~1_combout  & (((!\controller|rs2[2]~0_combout ) # (\reg_file|Mux35~3_combout )))) ) ) ) # ( \reg_file|Mux35~1_combout  & ( !\reg_file|Mux35~2_combout  & ( (!\controller|rs2[3]~1_combout  & (((\controller|rs2[2]~0_combout )) # 
// (\reg_file|Mux35~0_combout ))) # (\controller|rs2[3]~1_combout  & (((\controller|rs2[2]~0_combout  & \reg_file|Mux35~3_combout )))) ) ) ) # ( !\reg_file|Mux35~1_combout  & ( !\reg_file|Mux35~2_combout  & ( (!\controller|rs2[3]~1_combout  & 
// (\reg_file|Mux35~0_combout  & (!\controller|rs2[2]~0_combout ))) # (\controller|rs2[3]~1_combout  & (((\controller|rs2[2]~0_combout  & \reg_file|Mux35~3_combout )))) ) ) )

	.dataa(!\controller|rs2[3]~1_combout ),
	.datab(!\reg_file|Mux35~0_combout ),
	.datac(!\controller|rs2[2]~0_combout ),
	.datad(!\reg_file|Mux35~3_combout ),
	.datae(!\reg_file|Mux35~1_combout ),
	.dataf(!\reg_file|Mux35~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux35~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux35~4 .extended_lut = "off";
defparam \reg_file|Mux35~4 .lut_mask = 64'h20252A2F70757A7F;
defparam \reg_file|Mux35~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N27
cyclonev_lcell_comb \alu|Add0~1 (
// Equation(s):
// \alu|Add0~1_sumout  = SUM(( \reg_file|Mux2~4_combout  ) + ( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & ((\reg_file|Mux34~4_combout ))) # (\controller|WideOr5~4_combout  & (\instMem|data~33_combout )))) # 
// (\controller|pc_sel[1]~0_combout  & (\instMem|data~33_combout  & (!\controller|WideOr5~4_combout ))) ) + ( \alu|Add0~54  ))
// \alu|Add0~2  = CARRY(( \reg_file|Mux2~4_combout  ) + ( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & ((\reg_file|Mux34~4_combout ))) # (\controller|WideOr5~4_combout  & (\instMem|data~33_combout )))) # 
// (\controller|pc_sel[1]~0_combout  & (\instMem|data~33_combout  & (!\controller|WideOr5~4_combout ))) ) + ( \alu|Add0~54  ))

	.dataa(!\controller|pc_sel[1]~0_combout ),
	.datab(!\instMem|data~33_combout ),
	.datac(!\controller|WideOr5~4_combout ),
	.datad(!\reg_file|Mux2~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux34~4_combout ),
	.datag(gnd),
	.cin(\alu|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add0~1_sumout ),
	.cout(\alu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add0~1 .extended_lut = "off";
defparam \alu|Add0~1 .lut_mask = 64'h0000ED4D000000FF;
defparam \alu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N18
cyclonev_lcell_comb \alu|Mux1~0 (
// Equation(s):
// \alu|Mux1~0_combout  = ( \controller|WideOr2~2_combout  & ( \controller|WideOr3~2_combout  & ( (!\alu_in2_mux|out[30]~8_combout ) # (\reg_file|Mux1~4_combout ) ) ) ) # ( !\controller|WideOr2~2_combout  & ( \controller|WideOr3~2_combout  & ( 
// \alu|Add1~129_sumout  ) ) ) # ( \controller|WideOr2~2_combout  & ( !\controller|WideOr3~2_combout  & ( (\reg_file|Mux1~4_combout  & !\alu_in2_mux|out[30]~8_combout ) ) ) ) # ( !\controller|WideOr2~2_combout  & ( !\controller|WideOr3~2_combout  & ( 
// \alu|Add0~125_sumout  ) ) )

	.dataa(!\alu|Add1~129_sumout ),
	.datab(!\alu|Add0~125_sumout ),
	.datac(!\reg_file|Mux1~4_combout ),
	.datad(!\alu_in2_mux|out[30]~8_combout ),
	.datae(!\controller|WideOr2~2_combout ),
	.dataf(!\controller|WideOr3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux1~0 .extended_lut = "off";
defparam \alu|Mux1~0 .lut_mask = 64'h33330F005555FF0F;
defparam \alu|Mux1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N48
cyclonev_lcell_comb \alu|Mux1~1 (
// Equation(s):
// \alu|Mux1~1_combout  = ( \controller|WideOr2~2_combout  & ( (!\reg_file|Mux1~4_combout  & ((\alu_in2_mux|out[30]~8_combout ))) # (\reg_file|Mux1~4_combout  & (\controller|WideOr3~2_combout  & !\alu_in2_mux|out[30]~8_combout )) ) ) # ( 
// !\controller|WideOr2~2_combout  & ( (!\reg_file|Mux1~4_combout  & ((!\alu_in2_mux|out[30]~8_combout ) # (\controller|WideOr3~2_combout ))) # (\reg_file|Mux1~4_combout  & ((\alu_in2_mux|out[30]~8_combout ))) ) )

	.dataa(!\controller|WideOr3~2_combout ),
	.datab(gnd),
	.datac(!\reg_file|Mux1~4_combout ),
	.datad(!\alu_in2_mux|out[30]~8_combout ),
	.datae(gnd),
	.dataf(!\controller|WideOr2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux1~1 .extended_lut = "off";
defparam \alu|Mux1~1 .lut_mask = 64'hF05FF05F05F005F0;
defparam \alu|Mux1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N51
cyclonev_lcell_comb \alu|Mux1~2 (
// Equation(s):
// \alu|Mux1~2_combout  = ( \alu|Mux1~1_combout  & ( (\alu|Mux12~0_combout  & ((!\alu|Mux12~1_combout ) # (\alu_in2_mux|out[14]~12_combout ))) ) ) # ( !\alu|Mux1~1_combout  & ( (\alu_in2_mux|out[14]~12_combout  & (\alu|Mux12~0_combout  & \alu|Mux12~1_combout 
// )) ) )

	.dataa(gnd),
	.datab(!\alu_in2_mux|out[14]~12_combout ),
	.datac(!\alu|Mux12~0_combout ),
	.datad(!\alu|Mux12~1_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux1~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux1~2 .extended_lut = "off";
defparam \alu|Mux1~2 .lut_mask = 64'h000300030F030F03;
defparam \alu|Mux1~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N21
cyclonev_lcell_comb \pc_mux|out[30]~41 (
// Equation(s):
// \pc_mux|out[30]~41_combout  = ( \pc_mux|Equal0~1_combout  & ( \pc_mux|Equal0~0_combout  & ( \pc_plus_4_adder|Add0~117_sumout  ) ) ) # ( !\pc_mux|Equal0~1_combout  & ( \pc_mux|Equal0~0_combout  & ( \pc_plus_4_adder|Add0~117_sumout  ) ) ) # ( 
// \pc_mux|Equal0~1_combout  & ( !\pc_mux|Equal0~0_combout  & ( \pc_plus_4_plus_imm_adder|Add0~117_sumout  ) ) )

	.dataa(!\pc_plus_4_plus_imm_adder|Add0~117_sumout ),
	.datab(!\pc_plus_4_adder|Add0~117_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\pc_mux|Equal0~1_combout ),
	.dataf(!\pc_mux|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[30]~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[30]~41 .extended_lut = "off";
defparam \pc_mux|out[30]~41 .lut_mask = 64'h0000555533333333;
defparam \pc_mux|out[30]~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N18
cyclonev_lcell_comb \pc_mux|out[30]~42 (
// Equation(s):
// \pc_mux|out[30]~42_combout  = ( \pc_mux|out[30]~41_combout  & ( \alu|Mux2~1_combout  ) ) # ( !\pc_mux|out[30]~41_combout  & ( \alu|Mux2~1_combout  & ( (\controller|pc_sel[1]~0_combout  & ((\alu|Mux1~2_combout ) # (\alu|Mux1~0_combout ))) ) ) ) # ( 
// \pc_mux|out[30]~41_combout  & ( !\alu|Mux2~1_combout  ) ) # ( !\pc_mux|out[30]~41_combout  & ( !\alu|Mux2~1_combout  & ( (\controller|pc_sel[1]~0_combout  & \alu|Mux1~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\alu|Mux1~0_combout ),
	.datac(!\controller|pc_sel[1]~0_combout ),
	.datad(!\alu|Mux1~2_combout ),
	.datae(!\pc_mux|out[30]~41_combout ),
	.dataf(!\alu|Mux2~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[30]~42_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[30]~42 .extended_lut = "off";
defparam \pc_mux|out[30]~42 .lut_mask = 64'h000FFFFF030FFFFF;
defparam \pc_mux|out[30]~42 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N19
dffeas \pc|dataOut[30] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\pc_mux|out[30]~42_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pc|dataOut[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [30]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[30] .is_wysiwyg = "true";
defparam \pc|dataOut[30] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N18
cyclonev_lcell_comb \pc_plus_4_adder|Add0~97 (
// Equation(s):
// \pc_plus_4_adder|Add0~97_sumout  = SUM(( \pc|dataOut [28] ) + ( GND ) + ( \pc_plus_4_adder|Add0~114  ))
// \pc_plus_4_adder|Add0~98  = CARRY(( \pc|dataOut [28] ) + ( GND ) + ( \pc_plus_4_adder|Add0~114  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [28]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_plus_4_adder|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_adder|Add0~97_sumout ),
	.cout(\pc_plus_4_adder|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_adder|Add0~97 .extended_lut = "off";
defparam \pc_plus_4_adder|Add0~97 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_plus_4_adder|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N21
cyclonev_lcell_comb \pc_plus_4_adder|Add0~45 (
// Equation(s):
// \pc_plus_4_adder|Add0~45_sumout  = SUM(( \pc|dataOut [29] ) + ( GND ) + ( \pc_plus_4_adder|Add0~98  ))
// \pc_plus_4_adder|Add0~46  = CARRY(( \pc|dataOut [29] ) + ( GND ) + ( \pc_plus_4_adder|Add0~98  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [29]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_plus_4_adder|Add0~98 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_adder|Add0~45_sumout ),
	.cout(\pc_plus_4_adder|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_adder|Add0~45 .extended_lut = "off";
defparam \pc_plus_4_adder|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_plus_4_adder|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N24
cyclonev_lcell_comb \pc_plus_4_adder|Add0~117 (
// Equation(s):
// \pc_plus_4_adder|Add0~117_sumout  = SUM(( \pc|dataOut [30] ) + ( GND ) + ( \pc_plus_4_adder|Add0~46  ))
// \pc_plus_4_adder|Add0~118  = CARRY(( \pc|dataOut [30] ) + ( GND ) + ( \pc_plus_4_adder|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [30]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_plus_4_adder|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_adder|Add0~117_sumout ),
	.cout(\pc_plus_4_adder|Add0~118 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_adder|Add0~117 .extended_lut = "off";
defparam \pc_plus_4_adder|Add0~117 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_plus_4_adder|Add0~117 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N36
cyclonev_lcell_comb \rf_wrt_data_mux|out[30]~45 (
// Equation(s):
// \rf_wrt_data_mux|out[30]~45_combout  = ( !\rf_wrt_data_mux|out[12]~8_combout  & ( (!\controller|rf_wrt_data_sel[0]~0_combout  & (((\alu|Mux2~1_combout  & ((\alu|Mux1~0_combout )))) # (\alu|Mux1~2_combout ))) # (\controller|rf_wrt_data_sel[0]~0_combout  & 
// ((((\dataMem|data_rtl_0|auto_generated|ram_block1a30 ))))) ) ) # ( \rf_wrt_data_mux|out[12]~8_combout  & ( (((\pc_plus_4_adder|Add0~117_sumout  & (!\controller|rf_wrt_data_sel[0]~0_combout )))) ) )

	.dataa(!\alu|Mux1~2_combout ),
	.datab(!\alu|Mux2~1_combout ),
	.datac(!\pc_plus_4_adder|Add0~117_sumout ),
	.datad(!\controller|rf_wrt_data_sel[0]~0_combout ),
	.datae(!\rf_wrt_data_mux|out[12]~8_combout ),
	.dataf(!\alu|Mux1~0_combout ),
	.datag(!\dataMem|data_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[30]~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[30]~45 .extended_lut = "on";
defparam \rf_wrt_data_mux|out[30]~45 .lut_mask = 64'h550F0F00770F0F00;
defparam \rf_wrt_data_mux|out[30]~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N39
cyclonev_lcell_comb \reg_file|data[4][30]~feeder (
// Equation(s):
// \reg_file|data[4][30]~feeder_combout  = ( \rf_wrt_data_mux|out[30]~45_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[30]~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[4][30]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[4][30]~feeder .extended_lut = "off";
defparam \reg_file|data[4][30]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[4][30]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y18_N41
dffeas \reg_file|data[4][30] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[4][30]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[4][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[4][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[4][30] .is_wysiwyg = "true";
defparam \reg_file|data[4][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N42
cyclonev_lcell_comb \reg_file|Mux33~1 (
// Equation(s):
// \reg_file|Mux33~1_combout  = ( \controller|rs2[0]~2_combout  & ( \reg_file|data[7][30]~q  & ( (!\controller|rs2[1]~3_combout  & (\reg_file|data[4][30]~q )) # (\controller|rs2[1]~3_combout  & ((\reg_file|data[6][30]~q ))) ) ) ) # ( 
// !\controller|rs2[0]~2_combout  & ( \reg_file|data[7][30]~q  & ( (\reg_file|data[5][30]~q ) # (\controller|rs2[1]~3_combout ) ) ) ) # ( \controller|rs2[0]~2_combout  & ( !\reg_file|data[7][30]~q  & ( (!\controller|rs2[1]~3_combout  & 
// (\reg_file|data[4][30]~q )) # (\controller|rs2[1]~3_combout  & ((\reg_file|data[6][30]~q ))) ) ) ) # ( !\controller|rs2[0]~2_combout  & ( !\reg_file|data[7][30]~q  & ( (!\controller|rs2[1]~3_combout  & \reg_file|data[5][30]~q ) ) ) )

	.dataa(!\controller|rs2[1]~3_combout ),
	.datab(!\reg_file|data[4][30]~q ),
	.datac(!\reg_file|data[5][30]~q ),
	.datad(!\reg_file|data[6][30]~q ),
	.datae(!\controller|rs2[0]~2_combout ),
	.dataf(!\reg_file|data[7][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux33~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux33~1 .extended_lut = "off";
defparam \reg_file|Mux33~1 .lut_mask = 64'h0A0A22775F5F2277;
defparam \reg_file|Mux33~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N23
dffeas \reg_file|data[2][30] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[30]~45_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[2][31]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[2][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[2][30] .is_wysiwyg = "true";
defparam \reg_file|data[2][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y18_N20
dffeas \reg_file|data[1][30] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[30]~45_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[1][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[1][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[1][30] .is_wysiwyg = "true";
defparam \reg_file|data[1][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y18_N23
dffeas \reg_file|data[0][30] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[30]~45_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[0][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[0][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[0][30] .is_wysiwyg = "true";
defparam \reg_file|data[0][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N39
cyclonev_lcell_comb \reg_file|Mux33~0 (
// Equation(s):
// \reg_file|Mux33~0_combout  = ( \controller|rs2[0]~2_combout  & ( \reg_file|data[0][30]~q  & ( (!\controller|rs2[1]~3_combout ) # (\reg_file|data[2][30]~q ) ) ) ) # ( !\controller|rs2[0]~2_combout  & ( \reg_file|data[0][30]~q  & ( 
// (!\controller|rs2[1]~3_combout  & ((\reg_file|data[1][30]~q ))) # (\controller|rs2[1]~3_combout  & (\reg_file|data[3][30]~q )) ) ) ) # ( \controller|rs2[0]~2_combout  & ( !\reg_file|data[0][30]~q  & ( (\reg_file|data[2][30]~q  & 
// \controller|rs2[1]~3_combout ) ) ) ) # ( !\controller|rs2[0]~2_combout  & ( !\reg_file|data[0][30]~q  & ( (!\controller|rs2[1]~3_combout  & ((\reg_file|data[1][30]~q ))) # (\controller|rs2[1]~3_combout  & (\reg_file|data[3][30]~q )) ) ) )

	.dataa(!\reg_file|data[3][30]~q ),
	.datab(!\reg_file|data[2][30]~q ),
	.datac(!\controller|rs2[1]~3_combout ),
	.datad(!\reg_file|data[1][30]~q ),
	.datae(!\controller|rs2[0]~2_combout ),
	.dataf(!\reg_file|data[0][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux33~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux33~0 .extended_lut = "off";
defparam \reg_file|Mux33~0 .lut_mask = 64'h05F5030305F5F3F3;
defparam \reg_file|Mux33~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N38
dffeas \reg_file|data[15][30] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\rf_wrt_data_mux|out[30]~45_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[15][31]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[15][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[15][30] .is_wysiwyg = "true";
defparam \reg_file|data[15][30] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y18_N47
dffeas \reg_file|data[12][30] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[30]~45_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[12][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[12][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[12][30] .is_wysiwyg = "true";
defparam \reg_file|data[12][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N3
cyclonev_lcell_comb \reg_file|Mux33~3 (
// Equation(s):
// \reg_file|Mux33~3_combout  = ( \reg_file|data[12][30]~q  & ( \reg_file|data[13][30]~q  & ( (!\controller|rs2[1]~3_combout ) # ((!\controller|rs2[0]~2_combout  & ((\reg_file|data[15][30]~q ))) # (\controller|rs2[0]~2_combout  & (\reg_file|data[14][30]~q 
// ))) ) ) ) # ( !\reg_file|data[12][30]~q  & ( \reg_file|data[13][30]~q  & ( (!\controller|rs2[1]~3_combout  & (!\controller|rs2[0]~2_combout )) # (\controller|rs2[1]~3_combout  & ((!\controller|rs2[0]~2_combout  & ((\reg_file|data[15][30]~q ))) # 
// (\controller|rs2[0]~2_combout  & (\reg_file|data[14][30]~q )))) ) ) ) # ( \reg_file|data[12][30]~q  & ( !\reg_file|data[13][30]~q  & ( (!\controller|rs2[1]~3_combout  & (\controller|rs2[0]~2_combout )) # (\controller|rs2[1]~3_combout  & 
// ((!\controller|rs2[0]~2_combout  & ((\reg_file|data[15][30]~q ))) # (\controller|rs2[0]~2_combout  & (\reg_file|data[14][30]~q )))) ) ) ) # ( !\reg_file|data[12][30]~q  & ( !\reg_file|data[13][30]~q  & ( (\controller|rs2[1]~3_combout  & 
// ((!\controller|rs2[0]~2_combout  & ((\reg_file|data[15][30]~q ))) # (\controller|rs2[0]~2_combout  & (\reg_file|data[14][30]~q )))) ) ) )

	.dataa(!\controller|rs2[1]~3_combout ),
	.datab(!\controller|rs2[0]~2_combout ),
	.datac(!\reg_file|data[14][30]~q ),
	.datad(!\reg_file|data[15][30]~q ),
	.datae(!\reg_file|data[12][30]~q ),
	.dataf(!\reg_file|data[13][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux33~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux33~3 .extended_lut = "off";
defparam \reg_file|Mux33~3 .lut_mask = 64'h0145236789CDABEF;
defparam \reg_file|Mux33~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y18_N14
dffeas \reg_file|data[8][30] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[30]~45_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[8][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[8][30]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[8][30] .is_wysiwyg = "true";
defparam \reg_file|data[8][30] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y18_N54
cyclonev_lcell_comb \reg_file|Mux33~2 (
// Equation(s):
// \reg_file|Mux33~2_combout  = ( \controller|rs2[0]~2_combout  & ( \reg_file|data[8][30]~q  & ( (!\controller|rs2[1]~3_combout ) # (\reg_file|data[10][30]~q ) ) ) ) # ( !\controller|rs2[0]~2_combout  & ( \reg_file|data[8][30]~q  & ( 
// (!\controller|rs2[1]~3_combout  & ((\reg_file|data[9][30]~q ))) # (\controller|rs2[1]~3_combout  & (\reg_file|data[11][30]~q )) ) ) ) # ( \controller|rs2[0]~2_combout  & ( !\reg_file|data[8][30]~q  & ( (\controller|rs2[1]~3_combout  & 
// \reg_file|data[10][30]~q ) ) ) ) # ( !\controller|rs2[0]~2_combout  & ( !\reg_file|data[8][30]~q  & ( (!\controller|rs2[1]~3_combout  & ((\reg_file|data[9][30]~q ))) # (\controller|rs2[1]~3_combout  & (\reg_file|data[11][30]~q )) ) ) )

	.dataa(!\reg_file|data[11][30]~q ),
	.datab(!\controller|rs2[1]~3_combout ),
	.datac(!\reg_file|data[9][30]~q ),
	.datad(!\reg_file|data[10][30]~q ),
	.datae(!\controller|rs2[0]~2_combout ),
	.dataf(!\reg_file|data[8][30]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux33~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux33~2 .extended_lut = "off";
defparam \reg_file|Mux33~2 .lut_mask = 64'h1D1D00331D1DCCFF;
defparam \reg_file|Mux33~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N51
cyclonev_lcell_comb \reg_file|Mux33~4 (
// Equation(s):
// \reg_file|Mux33~4_combout  = ( \reg_file|Mux33~2_combout  & ( \controller|rs2[2]~0_combout  & ( (!\controller|rs2[3]~1_combout  & (\reg_file|Mux33~1_combout )) # (\controller|rs2[3]~1_combout  & ((\reg_file|Mux33~3_combout ))) ) ) ) # ( 
// !\reg_file|Mux33~2_combout  & ( \controller|rs2[2]~0_combout  & ( (!\controller|rs2[3]~1_combout  & (\reg_file|Mux33~1_combout )) # (\controller|rs2[3]~1_combout  & ((\reg_file|Mux33~3_combout ))) ) ) ) # ( \reg_file|Mux33~2_combout  & ( 
// !\controller|rs2[2]~0_combout  & ( (\reg_file|Mux33~0_combout ) # (\controller|rs2[3]~1_combout ) ) ) ) # ( !\reg_file|Mux33~2_combout  & ( !\controller|rs2[2]~0_combout  & ( (!\controller|rs2[3]~1_combout  & \reg_file|Mux33~0_combout ) ) ) )

	.dataa(!\controller|rs2[3]~1_combout ),
	.datab(!\reg_file|Mux33~1_combout ),
	.datac(!\reg_file|Mux33~0_combout ),
	.datad(!\reg_file|Mux33~3_combout ),
	.datae(!\reg_file|Mux33~2_combout ),
	.dataf(!\controller|rs2[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux33~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux33~4 .extended_lut = "off";
defparam \reg_file|Mux33~4 .lut_mask = 64'h0A0A5F5F22772277;
defparam \reg_file|Mux33~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N42
cyclonev_lcell_comb \alu|Add1~1 (
// Equation(s):
// \alu|Add1~1_sumout  = SUM(( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & ((!\reg_file|Mux34~4_combout ))) # (\controller|WideOr5~4_combout  & (!\instMem|data~33_combout )))) # (\controller|pc_sel[1]~0_combout  & 
// ((!\instMem|data~33_combout ) # ((\controller|WideOr5~4_combout )))) ) + ( \reg_file|Mux2~4_combout  ) + ( \alu|Add1~54  ))
// \alu|Add1~2  = CARRY(( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & ((!\reg_file|Mux34~4_combout ))) # (\controller|WideOr5~4_combout  & (!\instMem|data~33_combout )))) # (\controller|pc_sel[1]~0_combout  & 
// ((!\instMem|data~33_combout ) # ((\controller|WideOr5~4_combout )))) ) + ( \reg_file|Mux2~4_combout  ) + ( \alu|Add1~54  ))

	.dataa(!\instMem|data~33_combout ),
	.datab(!\controller|pc_sel[1]~0_combout ),
	.datac(!\controller|WideOr5~4_combout ),
	.datad(!\reg_file|Mux34~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux2~4_combout ),
	.datag(gnd),
	.cin(\alu|Add1~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~1_sumout ),
	.cout(\alu|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~1 .extended_lut = "off";
defparam \alu|Add1~1 .lut_mask = 64'h0000FF000000EB2B;
defparam \alu|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y21_N48
cyclonev_lcell_comb \alu|Add1~69 (
// Equation(s):
// \alu|Add1~69_sumout  = SUM(( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr5~4_combout  & ((!\reg_file|Mux32~4_combout ))) # (\controller|WideOr5~4_combout  & (!\instMem|data~33_combout )))) # (\controller|pc_sel[1]~0_combout  & 
// ((!\instMem|data~33_combout ) # ((\controller|WideOr5~4_combout )))) ) + ( \reg_file|Mux0~4_combout  ) + ( \alu|Add1~130  ))

	.dataa(!\instMem|data~33_combout ),
	.datab(!\controller|pc_sel[1]~0_combout ),
	.datac(!\controller|WideOr5~4_combout ),
	.datad(!\reg_file|Mux32~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux0~4_combout ),
	.datag(gnd),
	.cin(\alu|Add1~130 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~69_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~69 .extended_lut = "off";
defparam \alu|Add1~69 .lut_mask = 64'h0000FF000000EB2B;
defparam \alu|Add1~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N15
cyclonev_lcell_comb \alu|Mux0~0 (
// Equation(s):
// \alu|Mux0~0_combout  = ( \reg_file|Mux0~4_combout  & ( \controller|WideOr2~2_combout  & ( (!\alu_in2_mux|out[31]~9_combout ) # (\controller|WideOr3~2_combout ) ) ) ) # ( !\reg_file|Mux0~4_combout  & ( \controller|WideOr2~2_combout  & ( 
// (\controller|WideOr3~2_combout  & !\alu_in2_mux|out[31]~9_combout ) ) ) ) # ( \reg_file|Mux0~4_combout  & ( !\controller|WideOr2~2_combout  & ( (!\controller|WideOr3~2_combout  & (\alu|Add0~65_sumout )) # (\controller|WideOr3~2_combout  & 
// ((\alu|Add1~69_sumout ))) ) ) ) # ( !\reg_file|Mux0~4_combout  & ( !\controller|WideOr2~2_combout  & ( (!\controller|WideOr3~2_combout  & (\alu|Add0~65_sumout )) # (\controller|WideOr3~2_combout  & ((\alu|Add1~69_sumout ))) ) ) )

	.dataa(!\alu|Add0~65_sumout ),
	.datab(!\alu|Add1~69_sumout ),
	.datac(!\controller|WideOr3~2_combout ),
	.datad(!\alu_in2_mux|out[31]~9_combout ),
	.datae(!\reg_file|Mux0~4_combout ),
	.dataf(!\controller|WideOr2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux0~0 .extended_lut = "off";
defparam \alu|Mux0~0 .lut_mask = 64'h535353530F00FF0F;
defparam \alu|Mux0~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N27
cyclonev_lcell_comb \pc_plus_4_adder|Add0~53 (
// Equation(s):
// \pc_plus_4_adder|Add0~53_sumout  = SUM(( \pc|dataOut [31] ) + ( GND ) + ( \pc_plus_4_adder|Add0~118  ))

	.dataa(!\pc|dataOut [31]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_plus_4_adder|Add0~118 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_adder|Add0~53_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_adder|Add0~53 .extended_lut = "off";
defparam \pc_plus_4_adder|Add0~53 .lut_mask = 64'h0000FFFF00005555;
defparam \pc_plus_4_adder|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N39
cyclonev_lcell_comb \alu|Mux0~1 (
// Equation(s):
// \alu|Mux0~1_combout  = ( \controller|WideOr3~2_combout  & ( (!\alu_in2_mux|out[31]~9_combout  & (!\controller|WideOr2~2_combout  $ (\reg_file|Mux0~4_combout ))) # (\alu_in2_mux|out[31]~9_combout  & ((!\controller|WideOr2~2_combout ) # 
// (!\reg_file|Mux0~4_combout ))) ) ) # ( !\controller|WideOr3~2_combout  & ( (!\alu_in2_mux|out[31]~9_combout  & (!\controller|WideOr2~2_combout  & !\reg_file|Mux0~4_combout )) # (\alu_in2_mux|out[31]~9_combout  & (!\controller|WideOr2~2_combout  $ 
// (!\reg_file|Mux0~4_combout ))) ) )

	.dataa(!\alu_in2_mux|out[31]~9_combout ),
	.datab(gnd),
	.datac(!\controller|WideOr2~2_combout ),
	.datad(!\reg_file|Mux0~4_combout ),
	.datae(gnd),
	.dataf(!\controller|WideOr3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux0~1 .extended_lut = "off";
defparam \alu|Mux0~1 .lut_mask = 64'hA550A550F55AF55A;
defparam \alu|Mux0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N30
cyclonev_lcell_comb \alu|Mux0~2 (
// Equation(s):
// \alu|Mux0~2_combout  = ( \alu|Mux12~1_combout  & ( \alu|Mux12~0_combout  & ( \alu_in2_mux|out[15]~13_combout  ) ) ) # ( !\alu|Mux12~1_combout  & ( \alu|Mux12~0_combout  & ( \alu|Mux0~1_combout  ) ) )

	.dataa(gnd),
	.datab(!\alu|Mux0~1_combout ),
	.datac(!\alu_in2_mux|out[15]~13_combout ),
	.datad(gnd),
	.datae(!\alu|Mux12~1_combout ),
	.dataf(!\alu|Mux12~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux0~2 .extended_lut = "off";
defparam \alu|Mux0~2 .lut_mask = 64'h0000000033330F0F;
defparam \alu|Mux0~2 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y25_N0
cyclonev_ram_block \dataMem|data_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\dataMem|key_reg[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_divider|c0~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\reg_file|Mux32~4_combout ,\reg_file|Mux52~4_combout ,\reg_file|Mux53~4_combout ,\reg_file|Mux54~4_combout ,\reg_file|Mux55~4_combout }),
	.portaaddr({\alu|Mux19~6_combout ,\alu|Mux20~3_combout ,\alu|Mux21~3_combout ,\alu|Mux22~3_combout ,\alu|Mux23~3_combout ,\alu|Mux24~2_combout ,\alu|Mux25~2_combout ,\alu|Mux26~2_combout ,\alu|Mux27~2_combout ,\alu|Mux28~2_combout ,\alu|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem|data_rtl_0|auto_generated|ram_block1a8_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a8 .init_file = "Test2.mif";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "DataMemory:dataMem|altsyncram:data_rtl_0|altsyncram_7mc1:auto_generated|ALTSYNCRAM";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a8 .operation_mode = "single_port";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 5;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 2047;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 2048;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a8 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 5;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M20K";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a8 .mem_init4 = "739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE73";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a8 .mem_init3 = "9CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739C";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a8 .mem_init2 = "E739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE7";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a8 .mem_init1 = "39CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a8 .mem_init0 = "CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739CE739E0041E003C00001E004000002100000F0020078000000800000F002000400004000040000400004000040000400004000040000400004000040000400004000040000400004000041E0000007801003E108421084210002000000F002008000F000000020B70160800000000000000";
// synopsys translate_on

// Location: LABCELL_X17_Y21_N57
cyclonev_lcell_comb \rf_wrt_data_mux|out[31]~77 (
// Equation(s):
// \rf_wrt_data_mux|out[31]~77_combout  = ( !\rf_wrt_data_mux|out[12]~8_combout  & ( (!\controller|rf_wrt_data_sel[0]~0_combout  & ((((\alu|Mux0~0_combout  & \alu|Mux2~1_combout )) # (\alu|Mux0~2_combout )))) # (\controller|rf_wrt_data_sel[0]~0_combout  & 
// (((\dataMem|data_rtl_0|auto_generated|ram_block1a31 )))) ) ) # ( \rf_wrt_data_mux|out[12]~8_combout  & ( (!\controller|rf_wrt_data_sel[0]~0_combout  & (((\pc_plus_4_adder|Add0~53_sumout )))) ) )

	.dataa(!\controller|rf_wrt_data_sel[0]~0_combout ),
	.datab(!\alu|Mux0~0_combout ),
	.datac(!\pc_plus_4_adder|Add0~53_sumout ),
	.datad(!\alu|Mux2~1_combout ),
	.datae(!\rf_wrt_data_mux|out[12]~8_combout ),
	.dataf(!\alu|Mux0~2_combout ),
	.datag(!\dataMem|data_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[31]~77_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[31]~77 .extended_lut = "on";
defparam \rf_wrt_data_mux|out[31]~77 .lut_mask = 64'h05270A0AAFAF0A0A;
defparam \rf_wrt_data_mux|out[31]~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y21_N17
dffeas \reg_file|data[9][31] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[31]~77_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[9][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[9][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[9][31] .is_wysiwyg = "true";
defparam \reg_file|data[9][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y21_N50
dffeas \reg_file|data[1][31] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[31]~77_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[1][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[1][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[1][31] .is_wysiwyg = "true";
defparam \reg_file|data[1][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N48
cyclonev_lcell_comb \reg_file|Mux32~1 (
// Equation(s):
// \reg_file|Mux32~1_combout  = ( \reg_file|data[1][31]~q  & ( \reg_file|data[13][31]~q  & ( (!\controller|rs2[3]~1_combout  & (((!\controller|rs2[2]~0_combout )) # (\reg_file|data[5][31]~q ))) # (\controller|rs2[3]~1_combout  & 
// (((\controller|rs2[2]~0_combout ) # (\reg_file|data[9][31]~q )))) ) ) ) # ( !\reg_file|data[1][31]~q  & ( \reg_file|data[13][31]~q  & ( (!\controller|rs2[3]~1_combout  & (\reg_file|data[5][31]~q  & ((\controller|rs2[2]~0_combout )))) # 
// (\controller|rs2[3]~1_combout  & (((\controller|rs2[2]~0_combout ) # (\reg_file|data[9][31]~q )))) ) ) ) # ( \reg_file|data[1][31]~q  & ( !\reg_file|data[13][31]~q  & ( (!\controller|rs2[3]~1_combout  & (((!\controller|rs2[2]~0_combout )) # 
// (\reg_file|data[5][31]~q ))) # (\controller|rs2[3]~1_combout  & (((\reg_file|data[9][31]~q  & !\controller|rs2[2]~0_combout )))) ) ) ) # ( !\reg_file|data[1][31]~q  & ( !\reg_file|data[13][31]~q  & ( (!\controller|rs2[3]~1_combout  & 
// (\reg_file|data[5][31]~q  & ((\controller|rs2[2]~0_combout )))) # (\controller|rs2[3]~1_combout  & (((\reg_file|data[9][31]~q  & !\controller|rs2[2]~0_combout )))) ) ) )

	.dataa(!\reg_file|data[5][31]~q ),
	.datab(!\controller|rs2[3]~1_combout ),
	.datac(!\reg_file|data[9][31]~q ),
	.datad(!\controller|rs2[2]~0_combout ),
	.datae(!\reg_file|data[1][31]~q ),
	.dataf(!\reg_file|data[13][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux32~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux32~1 .extended_lut = "off";
defparam \reg_file|Mux32~1 .lut_mask = 64'h0344CF440377CF77;
defparam \reg_file|Mux32~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y22_N35
dffeas \reg_file|data[7][31] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[31]~77_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[7][31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[7][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[7][31] .is_wysiwyg = "true";
defparam \reg_file|data[7][31] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N54
cyclonev_lcell_comb \reg_file|Mux32~3 (
// Equation(s):
// \reg_file|Mux32~3_combout  = ( \reg_file|data[11][31]~q  & ( \controller|rs2[3]~1_combout  & ( (!\controller|rs2[2]~0_combout ) # (\reg_file|data[15][31]~q ) ) ) ) # ( !\reg_file|data[11][31]~q  & ( \controller|rs2[3]~1_combout  & ( 
// (\reg_file|data[15][31]~q  & \controller|rs2[2]~0_combout ) ) ) ) # ( \reg_file|data[11][31]~q  & ( !\controller|rs2[3]~1_combout  & ( (!\controller|rs2[2]~0_combout  & ((\reg_file|data[3][31]~q ))) # (\controller|rs2[2]~0_combout  & 
// (\reg_file|data[7][31]~q )) ) ) ) # ( !\reg_file|data[11][31]~q  & ( !\controller|rs2[3]~1_combout  & ( (!\controller|rs2[2]~0_combout  & ((\reg_file|data[3][31]~q ))) # (\controller|rs2[2]~0_combout  & (\reg_file|data[7][31]~q )) ) ) )

	.dataa(!\reg_file|data[15][31]~q ),
	.datab(!\controller|rs2[2]~0_combout ),
	.datac(!\reg_file|data[7][31]~q ),
	.datad(!\reg_file|data[3][31]~q ),
	.datae(!\reg_file|data[11][31]~q ),
	.dataf(!\controller|rs2[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux32~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux32~3 .extended_lut = "off";
defparam \reg_file|Mux32~3 .lut_mask = 64'h03CF03CF1111DDDD;
defparam \reg_file|Mux32~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y18_N23
dffeas \reg_file|data[6][31] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[31]~77_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[6][31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[6][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[6][31] .is_wysiwyg = "true";
defparam \reg_file|data[6][31] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y25_N32
dffeas \reg_file|data[10][31] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[31]~77_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[10][31]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[10][31]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[10][31] .is_wysiwyg = "true";
defparam \reg_file|data[10][31] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y25_N30
cyclonev_lcell_comb \reg_file|Mux32~2 (
// Equation(s):
// \reg_file|Mux32~2_combout  = ( \reg_file|data[10][31]~q  & ( \reg_file|data[14][31]~q  & ( ((!\controller|rs2[2]~0_combout  & (\reg_file|data[2][31]~q )) # (\controller|rs2[2]~0_combout  & ((\reg_file|data[6][31]~q )))) # (\controller|rs2[3]~1_combout ) ) 
// ) ) # ( !\reg_file|data[10][31]~q  & ( \reg_file|data[14][31]~q  & ( (!\controller|rs2[3]~1_combout  & ((!\controller|rs2[2]~0_combout  & (\reg_file|data[2][31]~q )) # (\controller|rs2[2]~0_combout  & ((\reg_file|data[6][31]~q ))))) # 
// (\controller|rs2[3]~1_combout  & (((\controller|rs2[2]~0_combout )))) ) ) ) # ( \reg_file|data[10][31]~q  & ( !\reg_file|data[14][31]~q  & ( (!\controller|rs2[3]~1_combout  & ((!\controller|rs2[2]~0_combout  & (\reg_file|data[2][31]~q )) # 
// (\controller|rs2[2]~0_combout  & ((\reg_file|data[6][31]~q ))))) # (\controller|rs2[3]~1_combout  & (((!\controller|rs2[2]~0_combout )))) ) ) ) # ( !\reg_file|data[10][31]~q  & ( !\reg_file|data[14][31]~q  & ( (!\controller|rs2[3]~1_combout  & 
// ((!\controller|rs2[2]~0_combout  & (\reg_file|data[2][31]~q )) # (\controller|rs2[2]~0_combout  & ((\reg_file|data[6][31]~q ))))) ) ) )

	.dataa(!\controller|rs2[3]~1_combout ),
	.datab(!\reg_file|data[2][31]~q ),
	.datac(!\controller|rs2[2]~0_combout ),
	.datad(!\reg_file|data[6][31]~q ),
	.datae(!\reg_file|data[10][31]~q ),
	.dataf(!\reg_file|data[14][31]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux32~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux32~2 .extended_lut = "off";
defparam \reg_file|Mux32~2 .lut_mask = 64'h202A707A252F757F;
defparam \reg_file|Mux32~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N54
cyclonev_lcell_comb \reg_file|Mux32~4 (
// Equation(s):
// \reg_file|Mux32~4_combout  = ( \reg_file|Mux32~3_combout  & ( \reg_file|Mux32~2_combout  & ( ((!\controller|rs2[0]~2_combout  & ((\reg_file|Mux32~1_combout ))) # (\controller|rs2[0]~2_combout  & (\reg_file|Mux32~0_combout ))) # 
// (\controller|rs2[1]~3_combout ) ) ) ) # ( !\reg_file|Mux32~3_combout  & ( \reg_file|Mux32~2_combout  & ( (!\controller|rs2[1]~3_combout  & ((!\controller|rs2[0]~2_combout  & ((\reg_file|Mux32~1_combout ))) # (\controller|rs2[0]~2_combout  & 
// (\reg_file|Mux32~0_combout )))) # (\controller|rs2[1]~3_combout  & (((\controller|rs2[0]~2_combout )))) ) ) ) # ( \reg_file|Mux32~3_combout  & ( !\reg_file|Mux32~2_combout  & ( (!\controller|rs2[1]~3_combout  & ((!\controller|rs2[0]~2_combout  & 
// ((\reg_file|Mux32~1_combout ))) # (\controller|rs2[0]~2_combout  & (\reg_file|Mux32~0_combout )))) # (\controller|rs2[1]~3_combout  & (((!\controller|rs2[0]~2_combout )))) ) ) ) # ( !\reg_file|Mux32~3_combout  & ( !\reg_file|Mux32~2_combout  & ( 
// (!\controller|rs2[1]~3_combout  & ((!\controller|rs2[0]~2_combout  & ((\reg_file|Mux32~1_combout ))) # (\controller|rs2[0]~2_combout  & (\reg_file|Mux32~0_combout )))) ) ) )

	.dataa(!\reg_file|Mux32~0_combout ),
	.datab(!\reg_file|Mux32~1_combout ),
	.datac(!\controller|rs2[1]~3_combout ),
	.datad(!\controller|rs2[0]~2_combout ),
	.datae(!\reg_file|Mux32~3_combout ),
	.dataf(!\reg_file|Mux32~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux32~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux32~4 .extended_lut = "off";
defparam \reg_file|Mux32~4 .lut_mask = 64'h30503F50305F3F5F;
defparam \reg_file|Mux32~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N18
cyclonev_lcell_comb \rf_wrt_data_mux|out[9]~32 (
// Equation(s):
// \rf_wrt_data_mux|out[9]~32_combout  = ( \controller|pc_sel[1]~0_combout  & ( \alu|Mux2~4_combout  & ( (\pc_plus_4_adder|Add0~29_sumout  & !\controller|rf_wrt_data_sel[0]~0_combout ) ) ) ) # ( \controller|pc_sel[1]~0_combout  & ( !\alu|Mux2~4_combout  & ( 
// (\pc_plus_4_adder|Add0~29_sumout  & !\controller|rf_wrt_data_sel[0]~0_combout ) ) ) ) # ( !\controller|pc_sel[1]~0_combout  & ( !\alu|Mux2~4_combout  & ( (\controller|rf_wrt_data_sel[0]~0_combout  & \dataMem|data_rtl_0|auto_generated|ram_block1a9 ) ) ) )

	.dataa(!\pc_plus_4_adder|Add0~29_sumout ),
	.datab(gnd),
	.datac(!\controller|rf_wrt_data_sel[0]~0_combout ),
	.datad(!\dataMem|data_rtl_0|auto_generated|ram_block1a9 ),
	.datae(!\controller|pc_sel[1]~0_combout ),
	.dataf(!\alu|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[9]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[9]~32 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[9]~32 .lut_mask = 64'h000F505000005050;
defparam \rf_wrt_data_mux|out[9]~32 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N75
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N57
cyclonev_lcell_comb \dataMem|sw_reg[9]~feeder (
// Equation(s):
// \dataMem|sw_reg[9]~feeder_combout  = ( \SW[9]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\SW[9]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem|sw_reg[9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem|sw_reg[9]~feeder .extended_lut = "off";
defparam \dataMem|sw_reg[9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \dataMem|sw_reg[9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y16_N58
dffeas \dataMem|sw_reg[9] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\dataMem|sw_reg[9]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMem|sw_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|sw_reg [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|sw_reg[9] .is_wysiwyg = "true";
defparam \dataMem|sw_reg[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N57
cyclonev_lcell_comb \rf_wrt_data_mux|out[9]~33 (
// Equation(s):
// \rf_wrt_data_mux|out[9]~33_combout  = ( \rf_wrt_data_mux|out[0]~2_combout  & ( (((\rf_wrt_data_mux|out[0]~1_combout  & \dataMem|sw_reg [9])) # (\rf_wrt_data_mux|out[9]~32_combout )) # (\alu|Mux22~3_combout ) ) ) # ( !\rf_wrt_data_mux|out[0]~2_combout  & ( 
// ((\rf_wrt_data_mux|out[0]~1_combout  & \dataMem|sw_reg [9])) # (\rf_wrt_data_mux|out[9]~32_combout ) ) )

	.dataa(!\alu|Mux22~3_combout ),
	.datab(!\rf_wrt_data_mux|out[0]~1_combout ),
	.datac(!\rf_wrt_data_mux|out[9]~32_combout ),
	.datad(!\dataMem|sw_reg [9]),
	.datae(!\rf_wrt_data_mux|out[0]~2_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[9]~33_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[9]~33 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[9]~33 .lut_mask = 64'h0F3F5F7F0F3F5F7F;
defparam \rf_wrt_data_mux|out[9]~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y25_N15
cyclonev_lcell_comb \reg_file|data[8][9]~feeder (
// Equation(s):
// \reg_file|data[8][9]~feeder_combout  = ( \rf_wrt_data_mux|out[9]~33_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[9]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[8][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[8][9]~feeder .extended_lut = "off";
defparam \reg_file|data[8][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[8][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y25_N17
dffeas \reg_file|data[8][9] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[8][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[8][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[8][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[8][9] .is_wysiwyg = "true";
defparam \reg_file|data[8][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N36
cyclonev_lcell_comb \reg_file|Mux54~2 (
// Equation(s):
// \reg_file|Mux54~2_combout  = ( \reg_file|data[11][9]~q  & ( \reg_file|data[9][9]~q  & ( (!\controller|rs2[0]~2_combout ) # ((!\controller|rs2[1]~3_combout  & ((\reg_file|data[8][9]~q ))) # (\controller|rs2[1]~3_combout  & (\reg_file|data[10][9]~q ))) ) ) 
// ) # ( !\reg_file|data[11][9]~q  & ( \reg_file|data[9][9]~q  & ( (!\controller|rs2[0]~2_combout  & (((!\controller|rs2[1]~3_combout )))) # (\controller|rs2[0]~2_combout  & ((!\controller|rs2[1]~3_combout  & ((\reg_file|data[8][9]~q ))) # 
// (\controller|rs2[1]~3_combout  & (\reg_file|data[10][9]~q )))) ) ) ) # ( \reg_file|data[11][9]~q  & ( !\reg_file|data[9][9]~q  & ( (!\controller|rs2[0]~2_combout  & (((\controller|rs2[1]~3_combout )))) # (\controller|rs2[0]~2_combout  & 
// ((!\controller|rs2[1]~3_combout  & ((\reg_file|data[8][9]~q ))) # (\controller|rs2[1]~3_combout  & (\reg_file|data[10][9]~q )))) ) ) ) # ( !\reg_file|data[11][9]~q  & ( !\reg_file|data[9][9]~q  & ( (\controller|rs2[0]~2_combout  & 
// ((!\controller|rs2[1]~3_combout  & ((\reg_file|data[8][9]~q ))) # (\controller|rs2[1]~3_combout  & (\reg_file|data[10][9]~q )))) ) ) )

	.dataa(!\reg_file|data[10][9]~q ),
	.datab(!\controller|rs2[0]~2_combout ),
	.datac(!\reg_file|data[8][9]~q ),
	.datad(!\controller|rs2[1]~3_combout ),
	.datae(!\reg_file|data[11][9]~q ),
	.dataf(!\reg_file|data[9][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux54~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux54~2 .extended_lut = "off";
defparam \reg_file|Mux54~2 .lut_mask = 64'h031103DDCF11CFDD;
defparam \reg_file|Mux54~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y22_N50
dffeas \reg_file|data[6][9] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[9]~33_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[6][31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[6][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[6][9] .is_wysiwyg = "true";
defparam \reg_file|data[6][9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N27
cyclonev_lcell_comb \reg_file|Mux54~1 (
// Equation(s):
// \reg_file|Mux54~1_combout  = ( \reg_file|data[5][9]~q  & ( \reg_file|data[4][9]~q  & ( (!\controller|rs2[1]~3_combout ) # ((!\controller|rs2[0]~2_combout  & ((\reg_file|data[7][9]~q ))) # (\controller|rs2[0]~2_combout  & (\reg_file|data[6][9]~q ))) ) ) ) 
// # ( !\reg_file|data[5][9]~q  & ( \reg_file|data[4][9]~q  & ( (!\controller|rs2[0]~2_combout  & (((\controller|rs2[1]~3_combout  & \reg_file|data[7][9]~q )))) # (\controller|rs2[0]~2_combout  & (((!\controller|rs2[1]~3_combout )) # (\reg_file|data[6][9]~q 
// ))) ) ) ) # ( \reg_file|data[5][9]~q  & ( !\reg_file|data[4][9]~q  & ( (!\controller|rs2[0]~2_combout  & (((!\controller|rs2[1]~3_combout ) # (\reg_file|data[7][9]~q )))) # (\controller|rs2[0]~2_combout  & (\reg_file|data[6][9]~q  & 
// (\controller|rs2[1]~3_combout ))) ) ) ) # ( !\reg_file|data[5][9]~q  & ( !\reg_file|data[4][9]~q  & ( (\controller|rs2[1]~3_combout  & ((!\controller|rs2[0]~2_combout  & ((\reg_file|data[7][9]~q ))) # (\controller|rs2[0]~2_combout  & 
// (\reg_file|data[6][9]~q )))) ) ) )

	.dataa(!\controller|rs2[0]~2_combout ),
	.datab(!\reg_file|data[6][9]~q ),
	.datac(!\controller|rs2[1]~3_combout ),
	.datad(!\reg_file|data[7][9]~q ),
	.datae(!\reg_file|data[5][9]~q ),
	.dataf(!\reg_file|data[4][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux54~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux54~1 .extended_lut = "off";
defparam \reg_file|Mux54~1 .lut_mask = 64'h010BA1AB515BF1FB;
defparam \reg_file|Mux54~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N20
dffeas \reg_file|data[13][9] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[9]~33_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[13][31]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[13][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[13][9] .is_wysiwyg = "true";
defparam \reg_file|data[13][9] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y22_N19
dffeas \reg_file|data[15][9] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[9]~33_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[15][31]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[15][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[15][9] .is_wysiwyg = "true";
defparam \reg_file|data[15][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y25_N33
cyclonev_lcell_comb \reg_file|data[14][9]~feeder (
// Equation(s):
// \reg_file|data[14][9]~feeder_combout  = ( \rf_wrt_data_mux|out[9]~33_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[9]~33_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[14][9]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[14][9]~feeder .extended_lut = "off";
defparam \reg_file|data[14][9]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[14][9]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y25_N35
dffeas \reg_file|data[14][9] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[14][9]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[14][31]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[14][9]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[14][9] .is_wysiwyg = "true";
defparam \reg_file|data[14][9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y25_N0
cyclonev_lcell_comb \reg_file|Mux54~3 (
// Equation(s):
// \reg_file|Mux54~3_combout  = ( \reg_file|data[15][9]~q  & ( \reg_file|data[14][9]~q  & ( ((!\controller|rs2[0]~2_combout  & ((\reg_file|data[13][9]~q ))) # (\controller|rs2[0]~2_combout  & (\reg_file|data[12][9]~q ))) # (\controller|rs2[1]~3_combout ) ) ) 
// ) # ( !\reg_file|data[15][9]~q  & ( \reg_file|data[14][9]~q  & ( (!\controller|rs2[0]~2_combout  & (((\reg_file|data[13][9]~q  & !\controller|rs2[1]~3_combout )))) # (\controller|rs2[0]~2_combout  & (((\controller|rs2[1]~3_combout )) # 
// (\reg_file|data[12][9]~q ))) ) ) ) # ( \reg_file|data[15][9]~q  & ( !\reg_file|data[14][9]~q  & ( (!\controller|rs2[0]~2_combout  & (((\controller|rs2[1]~3_combout ) # (\reg_file|data[13][9]~q )))) # (\controller|rs2[0]~2_combout  & 
// (\reg_file|data[12][9]~q  & ((!\controller|rs2[1]~3_combout )))) ) ) ) # ( !\reg_file|data[15][9]~q  & ( !\reg_file|data[14][9]~q  & ( (!\controller|rs2[1]~3_combout  & ((!\controller|rs2[0]~2_combout  & ((\reg_file|data[13][9]~q ))) # 
// (\controller|rs2[0]~2_combout  & (\reg_file|data[12][9]~q )))) ) ) )

	.dataa(!\reg_file|data[12][9]~q ),
	.datab(!\controller|rs2[0]~2_combout ),
	.datac(!\reg_file|data[13][9]~q ),
	.datad(!\controller|rs2[1]~3_combout ),
	.datae(!\reg_file|data[15][9]~q ),
	.dataf(!\reg_file|data[14][9]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux54~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux54~3 .extended_lut = "off";
defparam \reg_file|Mux54~3 .lut_mask = 64'h1D001DCC1D331DFF;
defparam \reg_file|Mux54~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N57
cyclonev_lcell_comb \reg_file|Mux54~4 (
// Equation(s):
// \reg_file|Mux54~4_combout  = ( \controller|rs2[3]~1_combout  & ( \reg_file|Mux54~3_combout  & ( (\reg_file|Mux54~2_combout ) # (\controller|rs2[2]~0_combout ) ) ) ) # ( !\controller|rs2[3]~1_combout  & ( \reg_file|Mux54~3_combout  & ( 
// (!\controller|rs2[2]~0_combout  & (\reg_file|Mux54~0_combout )) # (\controller|rs2[2]~0_combout  & ((\reg_file|Mux54~1_combout ))) ) ) ) # ( \controller|rs2[3]~1_combout  & ( !\reg_file|Mux54~3_combout  & ( (!\controller|rs2[2]~0_combout  & 
// \reg_file|Mux54~2_combout ) ) ) ) # ( !\controller|rs2[3]~1_combout  & ( !\reg_file|Mux54~3_combout  & ( (!\controller|rs2[2]~0_combout  & (\reg_file|Mux54~0_combout )) # (\controller|rs2[2]~0_combout  & ((\reg_file|Mux54~1_combout ))) ) ) )

	.dataa(!\reg_file|Mux54~0_combout ),
	.datab(!\controller|rs2[2]~0_combout ),
	.datac(!\reg_file|Mux54~2_combout ),
	.datad(!\reg_file|Mux54~1_combout ),
	.datae(!\controller|rs2[3]~1_combout ),
	.dataf(!\reg_file|Mux54~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux54~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux54~4 .extended_lut = "off";
defparam \reg_file|Mux54~4 .lut_mask = 64'h44770C0C44773F3F;
defparam \reg_file|Mux54~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y25_N24
cyclonev_lcell_comb \alu_in2_mux|out[9]~18 (
// Equation(s):
// \alu_in2_mux|out[9]~18_combout  = ( \controller|pc_sel[1]~0_combout  & ( \reg_file|Mux54~4_combout  & ( (!\controller|WideOr5~4_combout  & ((!\instMem|data~7_combout ) # (\instMem|data~101_combout ))) ) ) ) # ( !\controller|pc_sel[1]~0_combout  & ( 
// \reg_file|Mux54~4_combout  & ( (!\controller|WideOr5~4_combout ) # (\instMem|data~80_combout ) ) ) ) # ( \controller|pc_sel[1]~0_combout  & ( !\reg_file|Mux54~4_combout  & ( (!\controller|WideOr5~4_combout  & ((!\instMem|data~7_combout ) # 
// (\instMem|data~101_combout ))) ) ) ) # ( !\controller|pc_sel[1]~0_combout  & ( !\reg_file|Mux54~4_combout  & ( (\instMem|data~80_combout  & \controller|WideOr5~4_combout ) ) ) )

	.dataa(!\instMem|data~80_combout ),
	.datab(!\instMem|data~101_combout ),
	.datac(!\controller|WideOr5~4_combout ),
	.datad(!\instMem|data~7_combout ),
	.datae(!\controller|pc_sel[1]~0_combout ),
	.dataf(!\reg_file|Mux54~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_in2_mux|out[9]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_in2_mux|out[9]~18 .extended_lut = "off";
defparam \alu_in2_mux|out[9]~18 .lut_mask = 64'h0505F030F5F5F030;
defparam \alu_in2_mux|out[9]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N33
cyclonev_lcell_comb \alu|Mux22~2 (
// Equation(s):
// \alu|Mux22~2_combout  = ( \alu|Mux19~0_combout  & ( \controller|WideOr2~2_combout  & ( (\alu|Mux19~1_combout  & ((!\alu_in2_mux|out[9]~18_combout  & (!\reg_file|Mux22~4_combout )) # (\alu_in2_mux|out[9]~18_combout  & (\reg_file|Mux22~4_combout  & 
// \controller|WideOr3~2_combout )))) ) ) ) # ( !\alu|Mux19~0_combout  & ( \controller|WideOr2~2_combout  & ( (\alu|Mux19~1_combout  & (\alu_in2_mux|out[9]~18_combout  & \reg_file|Mux22~4_combout )) ) ) ) # ( \alu|Mux19~0_combout  & ( 
// !\controller|WideOr2~2_combout  & ( (\alu|Mux19~1_combout  & ((!\alu_in2_mux|out[9]~18_combout  & ((\controller|WideOr3~2_combout ) # (\reg_file|Mux22~4_combout ))) # (\alu_in2_mux|out[9]~18_combout  & (!\reg_file|Mux22~4_combout )))) ) ) ) # ( 
// !\alu|Mux19~0_combout  & ( !\controller|WideOr2~2_combout  & ( (\alu|Mux19~1_combout  & (\alu_in2_mux|out[9]~18_combout  & \reg_file|Mux22~4_combout )) ) ) )

	.dataa(!\alu|Mux19~1_combout ),
	.datab(!\alu_in2_mux|out[9]~18_combout ),
	.datac(!\reg_file|Mux22~4_combout ),
	.datad(!\controller|WideOr3~2_combout ),
	.datae(!\alu|Mux19~0_combout ),
	.dataf(!\controller|WideOr2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux22~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux22~2 .extended_lut = "off";
defparam \alu|Mux22~2 .lut_mask = 64'h0101145401014041;
defparam \alu|Mux22~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N27
cyclonev_lcell_comb \alu|Mux22~0 (
// Equation(s):
// \alu|Mux22~0_combout  = ( !\reg_file|Mux22~4_combout  & ( !\alu_in2_mux|out[9]~18_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_in2_mux|out[9]~18_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file|Mux22~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux22~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux22~0 .extended_lut = "off";
defparam \alu|Mux22~0 .lut_mask = 64'hF0F0F0F000000000;
defparam \alu|Mux22~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N12
cyclonev_lcell_comb \alu|Mux22~1 (
// Equation(s):
// \alu|Mux22~1_combout  = ( \alu|Add0~41_sumout  & ( \controller|WideOr3~2_combout  & ( (\alu|Mux29~1_combout  & ((!\controller|WideOr2~2_combout  & ((\alu|Add1~41_sumout ))) # (\controller|WideOr2~2_combout  & (!\alu|Mux22~0_combout )))) ) ) ) # ( 
// !\alu|Add0~41_sumout  & ( \controller|WideOr3~2_combout  & ( (\alu|Mux29~1_combout  & ((!\controller|WideOr2~2_combout  & ((\alu|Add1~41_sumout ))) # (\controller|WideOr2~2_combout  & (!\alu|Mux22~0_combout )))) ) ) ) # ( \alu|Add0~41_sumout  & ( 
// !\controller|WideOr3~2_combout  & ( (\alu|Mux29~1_combout  & ((!\alu|Mux22~0_combout ) # (!\controller|WideOr2~2_combout ))) ) ) ) # ( !\alu|Add0~41_sumout  & ( !\controller|WideOr3~2_combout  & ( (\alu|Mux29~1_combout  & (!\alu|Mux22~0_combout  & 
// \controller|WideOr2~2_combout )) ) ) )

	.dataa(!\alu|Mux29~1_combout ),
	.datab(!\alu|Mux22~0_combout ),
	.datac(!\alu|Add1~41_sumout ),
	.datad(!\controller|WideOr2~2_combout ),
	.datae(!\alu|Add0~41_sumout ),
	.dataf(!\controller|WideOr3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux22~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux22~1 .extended_lut = "off";
defparam \alu|Mux22~1 .lut_mask = 64'h0044554405440544;
defparam \alu|Mux22~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N3
cyclonev_lcell_comb \alu|Mux22~3 (
// Equation(s):
// \alu|Mux22~3_combout  = ( \alu|Mux22~1_combout  ) # ( !\alu|Mux22~1_combout  & ( \alu|Mux22~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu|Mux22~2_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux22~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux22~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux22~3 .extended_lut = "off";
defparam \alu|Mux22~3 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \alu|Mux22~3 .shared_arith = "off";
// synopsys translate_on

// Location: M10K_X22_Y24_N0
cyclonev_ram_block \dataMem|data_rtl_0|auto_generated|ram_block1a3 (
	.portawe(\dataMem|key_reg[3]~0_combout ),
	.portare(vcc),
	.portaaddrstall(gnd),
	.portbwe(gnd),
	.portbre(vcc),
	.portbaddrstall(gnd),
	.clk0(!\clk_divider|c0~CLKENA0_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.ena2(vcc),
	.ena3(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.nerror(vcc),
	.portadatain({\reg_file|Mux56~4_combout ,\reg_file|Mux57~4_combout ,\reg_file|Mux58~4_combout ,\reg_file|Mux59~4_combout ,\reg_file|Mux60~4_combout }),
	.portaaddr({\alu|Mux19~6_combout ,\alu|Mux20~3_combout ,\alu|Mux21~3_combout ,\alu|Mux22~3_combout ,\alu|Mux23~3_combout ,\alu|Mux24~2_combout ,\alu|Mux25~2_combout ,\alu|Mux26~2_combout ,\alu|Mux27~2_combout ,\alu|Mux28~2_combout ,\alu|Mux29~3_combout }),
	.portabyteenamasks(1'b1),
	.portbdatain(5'b00000),
	.portbaddr(11'b00000000000),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(\dataMem|data_rtl_0|auto_generated|ram_block1a3_PORTADATAOUT_bus ),
	.portbdataout(),
	.eccstatus(),
	.dftout());
// synopsys translate_off
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a3 .data_interleave_offset_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a3 .data_interleave_width_in_bits = 1;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a3 .init_file = "Test2.mif";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a3 .init_file_layout = "port_a";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a3 .logical_ram_name = "DataMemory:dataMem|altsyncram:data_rtl_0|altsyncram_7mc1:auto_generated|ALTSYNCRAM";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a3 .operation_mode = "single_port";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a3 .port_a_address_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a3 .port_a_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a3 .port_a_byte_enable_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clear = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a3 .port_a_data_out_clock = "none";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a3 .port_a_data_width = 5;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a3 .port_a_first_address = 0;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a3 .port_a_first_bit_number = 3;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a3 .port_a_last_address = 2047;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_depth = 2048;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a3 .port_a_logical_ram_width = 32;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a3 .port_a_read_during_write_mode = "new_data_no_nbe_read";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a3 .port_b_address_width = 11;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a3 .port_b_data_width = 5;
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a3 .ram_block_type = "M20K";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a3 .mem_init4 = "AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a3 .mem_init3 = "6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a3 .mem_init2 = "5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5A";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a3 .mem_init1 = "D6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6";
defparam \dataMem|data_rtl_0|auto_generated|ram_block1a3 .mem_init0 = "B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD6B5AD7E0003E017C02003E000000050009801F00000F80000001C3001F000000000000000080000800010000100001800018000200002000028000280003000030000380003800040000402C448000F800007C000000000000D10000001F000000001F000000001DA82A0000000000000001";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N39
cyclonev_lcell_comb \rf_wrt_data_mux|out[6]~26 (
// Equation(s):
// \rf_wrt_data_mux|out[6]~26_combout  = ( \alu|Mux2~4_combout  & ( (!\controller|rf_wrt_data_sel[0]~0_combout  & (\pc_plus_4_adder|Add0~9_sumout  & \controller|pc_sel[1]~0_combout )) ) ) # ( !\alu|Mux2~4_combout  & ( 
// (!\controller|rf_wrt_data_sel[0]~0_combout  & (\pc_plus_4_adder|Add0~9_sumout  & ((\controller|pc_sel[1]~0_combout )))) # (\controller|rf_wrt_data_sel[0]~0_combout  & (((\dataMem|data_rtl_0|auto_generated|ram_block1a6  & !\controller|pc_sel[1]~0_combout 
// )))) ) )

	.dataa(!\controller|rf_wrt_data_sel[0]~0_combout ),
	.datab(!\pc_plus_4_adder|Add0~9_sumout ),
	.datac(!\dataMem|data_rtl_0|auto_generated|ram_block1a6 ),
	.datad(!\controller|pc_sel[1]~0_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[6]~26_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[6]~26 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[6]~26 .lut_mask = 64'h0522052200220022;
defparam \rf_wrt_data_mux|out[6]~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N45
cyclonev_lcell_comb \rf_wrt_data_mux|out[6]~27 (
// Equation(s):
// \rf_wrt_data_mux|out[6]~27_combout  = ( \rf_wrt_data_mux|out[6]~26_combout  ) # ( !\rf_wrt_data_mux|out[6]~26_combout  & ( (!\rf_wrt_data_mux|out[0]~1_combout  & (((\rf_wrt_data_mux|out[0]~2_combout  & \alu|Mux25~2_combout )))) # 
// (\rf_wrt_data_mux|out[0]~1_combout  & (((\rf_wrt_data_mux|out[0]~2_combout  & \alu|Mux25~2_combout )) # (\dataMem|sw_reg [6]))) ) )

	.dataa(!\rf_wrt_data_mux|out[0]~1_combout ),
	.datab(!\dataMem|sw_reg [6]),
	.datac(!\rf_wrt_data_mux|out[0]~2_combout ),
	.datad(!\alu|Mux25~2_combout ),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[6]~26_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[6]~27_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[6]~27 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[6]~27 .lut_mask = 64'h111F111FFFFFFFFF;
defparam \rf_wrt_data_mux|out[6]~27 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y21_N53
dffeas \reg_file|data[6][6] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[6]~27_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[6][31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[6][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[6][6] .is_wysiwyg = "true";
defparam \reg_file|data[6][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N45
cyclonev_lcell_comb \reg_file|Mux57~2 (
// Equation(s):
// \reg_file|Mux57~2_combout  = ( \reg_file|data[10][6]~q  & ( \reg_file|data[2][6]~q  & ( (!\controller|rs2[2]~0_combout ) # ((!\controller|rs2[3]~1_combout  & (\reg_file|data[6][6]~q )) # (\controller|rs2[3]~1_combout  & ((\reg_file|data[14][6]~q )))) ) ) 
// ) # ( !\reg_file|data[10][6]~q  & ( \reg_file|data[2][6]~q  & ( (!\controller|rs2[2]~0_combout  & (!\controller|rs2[3]~1_combout )) # (\controller|rs2[2]~0_combout  & ((!\controller|rs2[3]~1_combout  & (\reg_file|data[6][6]~q )) # 
// (\controller|rs2[3]~1_combout  & ((\reg_file|data[14][6]~q ))))) ) ) ) # ( \reg_file|data[10][6]~q  & ( !\reg_file|data[2][6]~q  & ( (!\controller|rs2[2]~0_combout  & (\controller|rs2[3]~1_combout )) # (\controller|rs2[2]~0_combout  & 
// ((!\controller|rs2[3]~1_combout  & (\reg_file|data[6][6]~q )) # (\controller|rs2[3]~1_combout  & ((\reg_file|data[14][6]~q ))))) ) ) ) # ( !\reg_file|data[10][6]~q  & ( !\reg_file|data[2][6]~q  & ( (\controller|rs2[2]~0_combout  & 
// ((!\controller|rs2[3]~1_combout  & (\reg_file|data[6][6]~q )) # (\controller|rs2[3]~1_combout  & ((\reg_file|data[14][6]~q ))))) ) ) )

	.dataa(!\controller|rs2[2]~0_combout ),
	.datab(!\controller|rs2[3]~1_combout ),
	.datac(!\reg_file|data[6][6]~q ),
	.datad(!\reg_file|data[14][6]~q ),
	.datae(!\reg_file|data[10][6]~q ),
	.dataf(!\reg_file|data[2][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux57~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux57~2 .extended_lut = "off";
defparam \reg_file|Mux57~2 .lut_mask = 64'h041526378C9DAEBF;
defparam \reg_file|Mux57~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y23_N37
dffeas \reg_file|data[13][6] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[6]~27_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[13][31]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[13][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[13][6] .is_wysiwyg = "true";
defparam \reg_file|data[13][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y21_N0
cyclonev_lcell_comb \reg_file|data[5][6]~feeder (
// Equation(s):
// \reg_file|data[5][6]~feeder_combout  = ( \rf_wrt_data_mux|out[6]~27_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[6]~27_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[5][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[5][6]~feeder .extended_lut = "off";
defparam \reg_file|data[5][6]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[5][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N2
dffeas \reg_file|data[5][6] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[5][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[5][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[5][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[5][6] .is_wysiwyg = "true";
defparam \reg_file|data[5][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N24
cyclonev_lcell_comb \reg_file|data[9][6]~feeder (
// Equation(s):
// \reg_file|data[9][6]~feeder_combout  = \rf_wrt_data_mux|out[6]~27_combout 

	.dataa(gnd),
	.datab(!\rf_wrt_data_mux|out[6]~27_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[9][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[9][6]~feeder .extended_lut = "off";
defparam \reg_file|data[9][6]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file|data[9][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y25_N26
dffeas \reg_file|data[9][6] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[9][6]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[9][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[9][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[9][6] .is_wysiwyg = "true";
defparam \reg_file|data[9][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y25_N42
cyclonev_lcell_comb \reg_file|Mux57~1 (
// Equation(s):
// \reg_file|Mux57~1_combout  = ( \reg_file|data[9][6]~q  & ( \controller|rs2[3]~1_combout  & ( (!\controller|rs2[2]~0_combout ) # (\reg_file|data[13][6]~q ) ) ) ) # ( !\reg_file|data[9][6]~q  & ( \controller|rs2[3]~1_combout  & ( (\reg_file|data[13][6]~q  & 
// \controller|rs2[2]~0_combout ) ) ) ) # ( \reg_file|data[9][6]~q  & ( !\controller|rs2[3]~1_combout  & ( (!\controller|rs2[2]~0_combout  & (\reg_file|data[1][6]~q )) # (\controller|rs2[2]~0_combout  & ((\reg_file|data[5][6]~q ))) ) ) ) # ( 
// !\reg_file|data[9][6]~q  & ( !\controller|rs2[3]~1_combout  & ( (!\controller|rs2[2]~0_combout  & (\reg_file|data[1][6]~q )) # (\controller|rs2[2]~0_combout  & ((\reg_file|data[5][6]~q ))) ) ) )

	.dataa(!\reg_file|data[1][6]~q ),
	.datab(!\reg_file|data[13][6]~q ),
	.datac(!\reg_file|data[5][6]~q ),
	.datad(!\controller|rs2[2]~0_combout ),
	.datae(!\reg_file|data[9][6]~q ),
	.dataf(!\controller|rs2[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux57~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux57~1 .extended_lut = "off";
defparam \reg_file|Mux57~1 .lut_mask = 64'h550F550F0033FF33;
defparam \reg_file|Mux57~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N39
cyclonev_lcell_comb \reg_file|Mux57~0 (
// Equation(s):
// \reg_file|Mux57~0_combout  = ( \reg_file|data[0][6]~q  & ( \reg_file|data[4][6]~q  & ( (!\controller|rs2[3]~1_combout ) # ((!\controller|rs2[2]~0_combout  & ((\reg_file|data[8][6]~q ))) # (\controller|rs2[2]~0_combout  & (\reg_file|data[12][6]~q ))) ) ) ) 
// # ( !\reg_file|data[0][6]~q  & ( \reg_file|data[4][6]~q  & ( (!\controller|rs2[2]~0_combout  & (\controller|rs2[3]~1_combout  & ((\reg_file|data[8][6]~q )))) # (\controller|rs2[2]~0_combout  & ((!\controller|rs2[3]~1_combout ) # ((\reg_file|data[12][6]~q 
// )))) ) ) ) # ( \reg_file|data[0][6]~q  & ( !\reg_file|data[4][6]~q  & ( (!\controller|rs2[2]~0_combout  & ((!\controller|rs2[3]~1_combout ) # ((\reg_file|data[8][6]~q )))) # (\controller|rs2[2]~0_combout  & (\controller|rs2[3]~1_combout  & 
// (\reg_file|data[12][6]~q ))) ) ) ) # ( !\reg_file|data[0][6]~q  & ( !\reg_file|data[4][6]~q  & ( (\controller|rs2[3]~1_combout  & ((!\controller|rs2[2]~0_combout  & ((\reg_file|data[8][6]~q ))) # (\controller|rs2[2]~0_combout  & (\reg_file|data[12][6]~q 
// )))) ) ) )

	.dataa(!\controller|rs2[2]~0_combout ),
	.datab(!\controller|rs2[3]~1_combout ),
	.datac(!\reg_file|data[12][6]~q ),
	.datad(!\reg_file|data[8][6]~q ),
	.datae(!\reg_file|data[0][6]~q ),
	.dataf(!\reg_file|data[4][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux57~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux57~0 .extended_lut = "off";
defparam \reg_file|Mux57~0 .lut_mask = 64'h012389AB4567CDEF;
defparam \reg_file|Mux57~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N51
cyclonev_lcell_comb \reg_file|Mux57~4 (
// Equation(s):
// \reg_file|Mux57~4_combout  = ( \controller|rs2[0]~2_combout  & ( \reg_file|Mux57~0_combout  & ( (!\controller|rs2[1]~3_combout ) # (\reg_file|Mux57~2_combout ) ) ) ) # ( !\controller|rs2[0]~2_combout  & ( \reg_file|Mux57~0_combout  & ( 
// (!\controller|rs2[1]~3_combout  & ((\reg_file|Mux57~1_combout ))) # (\controller|rs2[1]~3_combout  & (\reg_file|Mux57~3_combout )) ) ) ) # ( \controller|rs2[0]~2_combout  & ( !\reg_file|Mux57~0_combout  & ( (\controller|rs2[1]~3_combout  & 
// \reg_file|Mux57~2_combout ) ) ) ) # ( !\controller|rs2[0]~2_combout  & ( !\reg_file|Mux57~0_combout  & ( (!\controller|rs2[1]~3_combout  & ((\reg_file|Mux57~1_combout ))) # (\controller|rs2[1]~3_combout  & (\reg_file|Mux57~3_combout )) ) ) )

	.dataa(!\reg_file|Mux57~3_combout ),
	.datab(!\controller|rs2[1]~3_combout ),
	.datac(!\reg_file|Mux57~2_combout ),
	.datad(!\reg_file|Mux57~1_combout ),
	.datae(!\controller|rs2[0]~2_combout ),
	.dataf(!\reg_file|Mux57~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux57~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux57~4 .extended_lut = "off";
defparam \reg_file|Mux57~4 .lut_mask = 64'h11DD030311DDCFCF;
defparam \reg_file|Mux57~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N36
cyclonev_lcell_comb \alu_in2_mux|out[6]~19 (
// Equation(s):
// \alu_in2_mux|out[6]~19_combout  = ( \controller|WideOr5~4_combout  & ( \reg_file|Mux57~4_combout  & ( (\instMem|data~129_combout  & (!\controller|pc_sel[1]~0_combout  & \instMem|data~7_combout )) ) ) ) # ( !\controller|WideOr5~4_combout  & ( 
// \reg_file|Mux57~4_combout  & ( (!\controller|pc_sel[1]~0_combout ) # ((\instMem|data~120_combout  & \instMem|data~7_combout )) ) ) ) # ( \controller|WideOr5~4_combout  & ( !\reg_file|Mux57~4_combout  & ( (\instMem|data~129_combout  & 
// (!\controller|pc_sel[1]~0_combout  & \instMem|data~7_combout )) ) ) ) # ( !\controller|WideOr5~4_combout  & ( !\reg_file|Mux57~4_combout  & ( (\instMem|data~120_combout  & (\controller|pc_sel[1]~0_combout  & \instMem|data~7_combout )) ) ) )

	.dataa(!\instMem|data~120_combout ),
	.datab(!\instMem|data~129_combout ),
	.datac(!\controller|pc_sel[1]~0_combout ),
	.datad(!\instMem|data~7_combout ),
	.datae(!\controller|WideOr5~4_combout ),
	.dataf(!\reg_file|Mux57~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_in2_mux|out[6]~19_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_in2_mux|out[6]~19 .extended_lut = "off";
defparam \alu_in2_mux|out[6]~19 .lut_mask = 64'h00050030F0F50030;
defparam \alu_in2_mux|out[6]~19 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N24
cyclonev_lcell_comb \alu|Mux25~1 (
// Equation(s):
// \alu|Mux25~1_combout  = ( \alu_in2_mux|out[6]~19_combout  & ( \controller|WideOr3~2_combout  & ( !\reg_file|Mux25~4_combout  $ (((!\alu|Mux19~0_combout ) # (\controller|WideOr2~2_combout ))) ) ) ) # ( !\alu_in2_mux|out[6]~19_combout  & ( 
// \controller|WideOr3~2_combout  & ( (\alu|Mux19~0_combout  & ((!\reg_file|Mux25~4_combout ) # (!\controller|WideOr2~2_combout ))) ) ) ) # ( \alu_in2_mux|out[6]~19_combout  & ( !\controller|WideOr3~2_combout  & ( (!\reg_file|Mux25~4_combout  & 
// (!\controller|WideOr2~2_combout  & \alu|Mux19~0_combout )) # (\reg_file|Mux25~4_combout  & ((!\alu|Mux19~0_combout ))) ) ) ) # ( !\alu_in2_mux|out[6]~19_combout  & ( !\controller|WideOr3~2_combout  & ( (\alu|Mux19~0_combout  & (!\reg_file|Mux25~4_combout  
// $ (!\controller|WideOr2~2_combout ))) ) ) )

	.dataa(!\reg_file|Mux25~4_combout ),
	.datab(!\controller|WideOr2~2_combout ),
	.datac(!\alu|Mux19~0_combout ),
	.datad(gnd),
	.datae(!\alu_in2_mux|out[6]~19_combout ),
	.dataf(!\controller|WideOr3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux25~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux25~1 .extended_lut = "off";
defparam \alu|Mux25~1 .lut_mask = 64'h060658580E0E5959;
defparam \alu|Mux25~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N54
cyclonev_lcell_comb \alu|Mux25~0 (
// Equation(s):
// \alu|Mux25~0_combout  = ( \alu|Add0~21_sumout  & ( \controller|WideOr3~2_combout  & ( (!\controller|WideOr2~2_combout  & (!\alu|Add1~21_sumout )) # (\controller|WideOr2~2_combout  & (((!\reg_file|Mux25~4_combout  & !\alu_in2_mux|out[6]~19_combout )))) ) ) 
// ) # ( !\alu|Add0~21_sumout  & ( \controller|WideOr3~2_combout  & ( (!\controller|WideOr2~2_combout  & (!\alu|Add1~21_sumout )) # (\controller|WideOr2~2_combout  & (((!\reg_file|Mux25~4_combout  & !\alu_in2_mux|out[6]~19_combout )))) ) ) ) # ( 
// \alu|Add0~21_sumout  & ( !\controller|WideOr3~2_combout  & ( (!\reg_file|Mux25~4_combout  & (!\alu_in2_mux|out[6]~19_combout  & \controller|WideOr2~2_combout )) ) ) ) # ( !\alu|Add0~21_sumout  & ( !\controller|WideOr3~2_combout  & ( 
// (!\controller|WideOr2~2_combout ) # ((!\reg_file|Mux25~4_combout  & !\alu_in2_mux|out[6]~19_combout )) ) ) )

	.dataa(!\alu|Add1~21_sumout ),
	.datab(!\reg_file|Mux25~4_combout ),
	.datac(!\alu_in2_mux|out[6]~19_combout ),
	.datad(!\controller|WideOr2~2_combout ),
	.datae(!\alu|Add0~21_sumout ),
	.dataf(!\controller|WideOr3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux25~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux25~0 .extended_lut = "off";
defparam \alu|Mux25~0 .lut_mask = 64'hFFC000C0AAC0AAC0;
defparam \alu|Mux25~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y22_N36
cyclonev_lcell_comb \alu|Mux25~2 (
// Equation(s):
// \alu|Mux25~2_combout  = ( \alu|Mux25~0_combout  & ( (\alu|Mux19~1_combout  & \alu|Mux25~1_combout ) ) ) # ( !\alu|Mux25~0_combout  & ( ((\alu|Mux19~1_combout  & \alu|Mux25~1_combout )) # (\alu|Mux29~1_combout ) ) )

	.dataa(gnd),
	.datab(!\alu|Mux19~1_combout ),
	.datac(!\alu|Mux29~1_combout ),
	.datad(!\alu|Mux25~1_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux25~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux25~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux25~2 .extended_lut = "off";
defparam \alu|Mux25~2 .lut_mask = 64'h0F3F0F3F00330033;
defparam \alu|Mux25~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N54
cyclonev_lcell_comb \rf_wrt_data_mux|out[5]~24 (
// Equation(s):
// \rf_wrt_data_mux|out[5]~24_combout  = ( \alu|Mux2~4_combout  & ( (!\controller|rf_wrt_data_sel[0]~0_combout  & (\pc_plus_4_adder|Add0~21_sumout  & \controller|pc_sel[1]~0_combout )) ) ) # ( !\alu|Mux2~4_combout  & ( 
// (!\controller|rf_wrt_data_sel[0]~0_combout  & (\pc_plus_4_adder|Add0~21_sumout  & ((\controller|pc_sel[1]~0_combout )))) # (\controller|rf_wrt_data_sel[0]~0_combout  & (((\dataMem|data_rtl_0|auto_generated|ram_block1a5  & !\controller|pc_sel[1]~0_combout 
// )))) ) )

	.dataa(!\controller|rf_wrt_data_sel[0]~0_combout ),
	.datab(!\pc_plus_4_adder|Add0~21_sumout ),
	.datac(!\dataMem|data_rtl_0|auto_generated|ram_block1a5 ),
	.datad(!\controller|pc_sel[1]~0_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[5]~24_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[5]~24 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[5]~24 .lut_mask = 64'h0522052200220022;
defparam \rf_wrt_data_mux|out[5]~24 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N48
cyclonev_lcell_comb \rf_wrt_data_mux|out[5]~25 (
// Equation(s):
// \rf_wrt_data_mux|out[5]~25_combout  = ( \rf_wrt_data_mux|out[5]~24_combout  & ( \alu|Mux26~2_combout  ) ) # ( !\rf_wrt_data_mux|out[5]~24_combout  & ( \alu|Mux26~2_combout  & ( ((\rf_wrt_data_mux|out[0]~1_combout  & \dataMem|sw_reg [5])) # 
// (\rf_wrt_data_mux|out[0]~2_combout ) ) ) ) # ( \rf_wrt_data_mux|out[5]~24_combout  & ( !\alu|Mux26~2_combout  ) ) # ( !\rf_wrt_data_mux|out[5]~24_combout  & ( !\alu|Mux26~2_combout  & ( (\rf_wrt_data_mux|out[0]~1_combout  & \dataMem|sw_reg [5]) ) ) )

	.dataa(!\rf_wrt_data_mux|out[0]~1_combout ),
	.datab(!\dataMem|sw_reg [5]),
	.datac(gnd),
	.datad(!\rf_wrt_data_mux|out[0]~2_combout ),
	.datae(!\rf_wrt_data_mux|out[5]~24_combout ),
	.dataf(!\alu|Mux26~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[5]~25_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[5]~25 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[5]~25 .lut_mask = 64'h1111FFFF11FFFFFF;
defparam \rf_wrt_data_mux|out[5]~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N35
dffeas \reg_file|data[1][5] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[5]~25_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[1][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[1][5] .is_wysiwyg = "true";
defparam \reg_file|data[1][5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N45
cyclonev_lcell_comb \reg_file|Mux58~0 (
// Equation(s):
// \reg_file|Mux58~0_combout  = ( \controller|rs2[0]~2_combout  & ( \reg_file|data[0][5]~q  & ( (!\controller|rs2[1]~3_combout ) # (\reg_file|data[2][5]~q ) ) ) ) # ( !\controller|rs2[0]~2_combout  & ( \reg_file|data[0][5]~q  & ( 
// (!\controller|rs2[1]~3_combout  & (\reg_file|data[1][5]~q )) # (\controller|rs2[1]~3_combout  & ((\reg_file|data[3][5]~q ))) ) ) ) # ( \controller|rs2[0]~2_combout  & ( !\reg_file|data[0][5]~q  & ( (\reg_file|data[2][5]~q  & \controller|rs2[1]~3_combout ) 
// ) ) ) # ( !\controller|rs2[0]~2_combout  & ( !\reg_file|data[0][5]~q  & ( (!\controller|rs2[1]~3_combout  & (\reg_file|data[1][5]~q )) # (\controller|rs2[1]~3_combout  & ((\reg_file|data[3][5]~q ))) ) ) )

	.dataa(!\reg_file|data[2][5]~q ),
	.datab(!\controller|rs2[1]~3_combout ),
	.datac(!\reg_file|data[1][5]~q ),
	.datad(!\reg_file|data[3][5]~q ),
	.datae(!\controller|rs2[0]~2_combout ),
	.dataf(!\reg_file|data[0][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux58~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux58~0 .extended_lut = "off";
defparam \reg_file|Mux58~0 .lut_mask = 64'h0C3F11110C3FDDDD;
defparam \reg_file|Mux58~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N54
cyclonev_lcell_comb \reg_file|Mux58~2 (
// Equation(s):
// \reg_file|Mux58~2_combout  = ( \reg_file|data[11][5]~q  & ( \controller|rs2[0]~2_combout  & ( (!\controller|rs2[1]~3_combout  & (\reg_file|data[8][5]~q )) # (\controller|rs2[1]~3_combout  & ((\reg_file|data[10][5]~q ))) ) ) ) # ( !\reg_file|data[11][5]~q  
// & ( \controller|rs2[0]~2_combout  & ( (!\controller|rs2[1]~3_combout  & (\reg_file|data[8][5]~q )) # (\controller|rs2[1]~3_combout  & ((\reg_file|data[10][5]~q ))) ) ) ) # ( \reg_file|data[11][5]~q  & ( !\controller|rs2[0]~2_combout  & ( 
// (\controller|rs2[1]~3_combout ) # (\reg_file|data[9][5]~q ) ) ) ) # ( !\reg_file|data[11][5]~q  & ( !\controller|rs2[0]~2_combout  & ( (\reg_file|data[9][5]~q  & !\controller|rs2[1]~3_combout ) ) ) )

	.dataa(!\reg_file|data[9][5]~q ),
	.datab(!\controller|rs2[1]~3_combout ),
	.datac(!\reg_file|data[8][5]~q ),
	.datad(!\reg_file|data[10][5]~q ),
	.datae(!\reg_file|data[11][5]~q ),
	.dataf(!\controller|rs2[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux58~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux58~2 .extended_lut = "off";
defparam \reg_file|Mux58~2 .lut_mask = 64'h444477770C3F0C3F;
defparam \reg_file|Mux58~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N33
cyclonev_lcell_comb \reg_file|Mux58~3 (
// Equation(s):
// \reg_file|Mux58~3_combout  = ( \reg_file|data[13][5]~q  & ( \controller|rs2[1]~3_combout  & ( (!\controller|rs2[0]~2_combout  & ((\reg_file|data[15][5]~q ))) # (\controller|rs2[0]~2_combout  & (\reg_file|data[14][5]~q )) ) ) ) # ( !\reg_file|data[13][5]~q 
//  & ( \controller|rs2[1]~3_combout  & ( (!\controller|rs2[0]~2_combout  & ((\reg_file|data[15][5]~q ))) # (\controller|rs2[0]~2_combout  & (\reg_file|data[14][5]~q )) ) ) ) # ( \reg_file|data[13][5]~q  & ( !\controller|rs2[1]~3_combout  & ( 
// (!\controller|rs2[0]~2_combout ) # (\reg_file|data[12][5]~q ) ) ) ) # ( !\reg_file|data[13][5]~q  & ( !\controller|rs2[1]~3_combout  & ( (\reg_file|data[12][5]~q  & \controller|rs2[0]~2_combout ) ) ) )

	.dataa(!\reg_file|data[12][5]~q ),
	.datab(!\controller|rs2[0]~2_combout ),
	.datac(!\reg_file|data[14][5]~q ),
	.datad(!\reg_file|data[15][5]~q ),
	.datae(!\reg_file|data[13][5]~q ),
	.dataf(!\controller|rs2[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux58~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux58~3 .extended_lut = "off";
defparam \reg_file|Mux58~3 .lut_mask = 64'h1111DDDD03CF03CF;
defparam \reg_file|Mux58~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N39
cyclonev_lcell_comb \reg_file|Mux58~4 (
// Equation(s):
// \reg_file|Mux58~4_combout  = ( \reg_file|Mux58~2_combout  & ( \reg_file|Mux58~3_combout  & ( ((!\controller|rs2[2]~0_combout  & ((\reg_file|Mux58~0_combout ))) # (\controller|rs2[2]~0_combout  & (\reg_file|Mux58~1_combout ))) # 
// (\controller|rs2[3]~1_combout ) ) ) ) # ( !\reg_file|Mux58~2_combout  & ( \reg_file|Mux58~3_combout  & ( (!\controller|rs2[3]~1_combout  & ((!\controller|rs2[2]~0_combout  & ((\reg_file|Mux58~0_combout ))) # (\controller|rs2[2]~0_combout  & 
// (\reg_file|Mux58~1_combout )))) # (\controller|rs2[3]~1_combout  & (((\controller|rs2[2]~0_combout )))) ) ) ) # ( \reg_file|Mux58~2_combout  & ( !\reg_file|Mux58~3_combout  & ( (!\controller|rs2[3]~1_combout  & ((!\controller|rs2[2]~0_combout  & 
// ((\reg_file|Mux58~0_combout ))) # (\controller|rs2[2]~0_combout  & (\reg_file|Mux58~1_combout )))) # (\controller|rs2[3]~1_combout  & (((!\controller|rs2[2]~0_combout )))) ) ) ) # ( !\reg_file|Mux58~2_combout  & ( !\reg_file|Mux58~3_combout  & ( 
// (!\controller|rs2[3]~1_combout  & ((!\controller|rs2[2]~0_combout  & ((\reg_file|Mux58~0_combout ))) # (\controller|rs2[2]~0_combout  & (\reg_file|Mux58~1_combout )))) ) ) )

	.dataa(!\reg_file|Mux58~1_combout ),
	.datab(!\reg_file|Mux58~0_combout ),
	.datac(!\controller|rs2[3]~1_combout ),
	.datad(!\controller|rs2[2]~0_combout ),
	.datae(!\reg_file|Mux58~2_combout ),
	.dataf(!\reg_file|Mux58~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux58~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux58~4 .extended_lut = "off";
defparam \reg_file|Mux58~4 .lut_mask = 64'h30503F50305F3F5F;
defparam \reg_file|Mux58~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N6
cyclonev_lcell_comb \alu_in2_mux|out[5]~22 (
// Equation(s):
// \alu_in2_mux|out[5]~22_combout  = ( \instMem|data~116_combout  & ( \reg_file|Mux58~4_combout  & ( (!\controller|pc_sel[1]~0_combout ) # ((!\controller|WideOr5~4_combout  & ((!\instMem|data~7_combout ) # (\instMem|data~89_combout )))) ) ) ) # ( 
// !\instMem|data~116_combout  & ( \reg_file|Mux58~4_combout  & ( (!\instMem|data~7_combout  & (((!\controller|WideOr5~4_combout ) # (!\controller|pc_sel[1]~0_combout )))) # (\instMem|data~7_combout  & (!\controller|WideOr5~4_combout  & 
// ((!\controller|pc_sel[1]~0_combout ) # (\instMem|data~89_combout )))) ) ) ) # ( \instMem|data~116_combout  & ( !\reg_file|Mux58~4_combout  & ( (!\controller|WideOr5~4_combout  & (\controller|pc_sel[1]~0_combout  & ((!\instMem|data~7_combout ) # 
// (\instMem|data~89_combout )))) # (\controller|WideOr5~4_combout  & (((!\controller|pc_sel[1]~0_combout )))) ) ) ) # ( !\instMem|data~116_combout  & ( !\reg_file|Mux58~4_combout  & ( (!\instMem|data~7_combout  & ((!\controller|WideOr5~4_combout  $ 
// (!\controller|pc_sel[1]~0_combout )))) # (\instMem|data~7_combout  & (\instMem|data~89_combout  & (!\controller|WideOr5~4_combout  & \controller|pc_sel[1]~0_combout ))) ) ) )

	.dataa(!\instMem|data~7_combout ),
	.datab(!\instMem|data~89_combout ),
	.datac(!\controller|WideOr5~4_combout ),
	.datad(!\controller|pc_sel[1]~0_combout ),
	.datae(!\instMem|data~116_combout ),
	.dataf(!\reg_file|Mux58~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_in2_mux|out[5]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_in2_mux|out[5]~22 .extended_lut = "off";
defparam \alu_in2_mux|out[5]~22 .lut_mask = 64'h0AB00FB0FAB0FFB0;
defparam \alu_in2_mux|out[5]~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y25_N54
cyclonev_lcell_comb \alu|Mux26~1 (
// Equation(s):
// \alu|Mux26~1_combout  = ( \controller|WideOr2~2_combout  & ( \reg_file|Mux26~4_combout  & ( (\alu_in2_mux|out[5]~22_combout  & ((!\alu|Mux19~0_combout ) # (\controller|WideOr3~2_combout ))) ) ) ) # ( !\controller|WideOr2~2_combout  & ( 
// \reg_file|Mux26~4_combout  & ( !\alu|Mux19~0_combout  $ (!\alu_in2_mux|out[5]~22_combout ) ) ) ) # ( \controller|WideOr2~2_combout  & ( !\reg_file|Mux26~4_combout  & ( (\alu|Mux19~0_combout  & !\alu_in2_mux|out[5]~22_combout ) ) ) ) # ( 
// !\controller|WideOr2~2_combout  & ( !\reg_file|Mux26~4_combout  & ( (\alu|Mux19~0_combout  & ((\alu_in2_mux|out[5]~22_combout ) # (\controller|WideOr3~2_combout ))) ) ) )

	.dataa(gnd),
	.datab(!\alu|Mux19~0_combout ),
	.datac(!\controller|WideOr3~2_combout ),
	.datad(!\alu_in2_mux|out[5]~22_combout ),
	.datae(!\controller|WideOr2~2_combout ),
	.dataf(!\reg_file|Mux26~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux26~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux26~1 .extended_lut = "off";
defparam \alu|Mux26~1 .lut_mask = 64'h0333330033CC00CF;
defparam \alu|Mux26~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N24
cyclonev_lcell_comb \alu|Add1~9 (
// Equation(s):
// \alu|Add1~9_sumout  = SUM(( !\alu_in2_mux|out[3]~6_combout  ) + ( \reg_file|Mux28~4_combout  ) + ( \alu|Add1~6  ))
// \alu|Add1~10  = CARRY(( !\alu_in2_mux|out[3]~6_combout  ) + ( \reg_file|Mux28~4_combout  ) + ( \alu|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|Mux28~4_combout ),
	.datad(!\alu_in2_mux|out[3]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~9_sumout ),
	.cout(\alu|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~9 .extended_lut = "off";
defparam \alu|Add1~9 .lut_mask = 64'h0000F0F00000FF00;
defparam \alu|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N27
cyclonev_lcell_comb \alu|Add1~29 (
// Equation(s):
// \alu|Add1~29_sumout  = SUM(( !\alu_in2_mux|out[4]~21_combout  ) + ( \reg_file|Mux27~4_combout  ) + ( \alu|Add1~10  ))
// \alu|Add1~30  = CARRY(( !\alu_in2_mux|out[4]~21_combout  ) + ( \reg_file|Mux27~4_combout  ) + ( \alu|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|Mux27~4_combout ),
	.datad(!\alu_in2_mux|out[4]~21_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~29_sumout ),
	.cout(\alu|Add1~30 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~29 .extended_lut = "off";
defparam \alu|Add1~29 .lut_mask = 64'h0000F0F00000FF00;
defparam \alu|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N30
cyclonev_lcell_comb \alu|Add1~33 (
// Equation(s):
// \alu|Add1~33_sumout  = SUM(( !\alu_in2_mux|out[5]~22_combout  ) + ( \reg_file|Mux26~4_combout  ) + ( \alu|Add1~30  ))
// \alu|Add1~34  = CARRY(( !\alu_in2_mux|out[5]~22_combout  ) + ( \reg_file|Mux26~4_combout  ) + ( \alu|Add1~30  ))

	.dataa(gnd),
	.datab(!\reg_file|Mux26~4_combout ),
	.datac(gnd),
	.datad(!\alu_in2_mux|out[5]~22_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~33_sumout ),
	.cout(\alu|Add1~34 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~33 .extended_lut = "off";
defparam \alu|Add1~33 .lut_mask = 64'h0000CCCC0000FF00;
defparam \alu|Add1~33 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y25_N12
cyclonev_lcell_comb \alu|Mux26~0 (
// Equation(s):
// \alu|Mux26~0_combout  = ( \alu|Add1~33_sumout  & ( \reg_file|Mux26~4_combout  & ( (!\alu|Add0~33_sumout  & (!\controller|WideOr3~2_combout  & !\controller|WideOr2~2_combout )) ) ) ) # ( !\alu|Add1~33_sumout  & ( \reg_file|Mux26~4_combout  & ( 
// (!\controller|WideOr2~2_combout  & ((!\alu|Add0~33_sumout ) # (\controller|WideOr3~2_combout ))) ) ) ) # ( \alu|Add1~33_sumout  & ( !\reg_file|Mux26~4_combout  & ( (!\controller|WideOr2~2_combout  & (!\alu|Add0~33_sumout  & 
// ((!\controller|WideOr3~2_combout )))) # (\controller|WideOr2~2_combout  & (((!\alu_in2_mux|out[5]~22_combout )))) ) ) ) # ( !\alu|Add1~33_sumout  & ( !\reg_file|Mux26~4_combout  & ( (!\controller|WideOr2~2_combout  & ((!\alu|Add0~33_sumout ) # 
// ((\controller|WideOr3~2_combout )))) # (\controller|WideOr2~2_combout  & (((!\alu_in2_mux|out[5]~22_combout )))) ) ) )

	.dataa(!\alu|Add0~33_sumout ),
	.datab(!\alu_in2_mux|out[5]~22_combout ),
	.datac(!\controller|WideOr3~2_combout ),
	.datad(!\controller|WideOr2~2_combout ),
	.datae(!\alu|Add1~33_sumout ),
	.dataf(!\reg_file|Mux26~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux26~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux26~0 .extended_lut = "off";
defparam \alu|Mux26~0 .lut_mask = 64'hAFCCA0CCAF00A000;
defparam \alu|Mux26~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y25_N51
cyclonev_lcell_comb \alu|Mux26~2 (
// Equation(s):
// \alu|Mux26~2_combout  = ( \alu|Mux26~0_combout  & ( (\alu|Mux26~1_combout  & \alu|Mux19~1_combout ) ) ) # ( !\alu|Mux26~0_combout  & ( ((\alu|Mux26~1_combout  & \alu|Mux19~1_combout )) # (\alu|Mux29~1_combout ) ) )

	.dataa(gnd),
	.datab(!\alu|Mux26~1_combout ),
	.datac(!\alu|Mux29~1_combout ),
	.datad(!\alu|Mux19~1_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux26~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux26~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux26~2 .extended_lut = "off";
defparam \alu|Mux26~2 .lut_mask = 64'h0F3F0F3F00330033;
defparam \alu|Mux26~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N3
cyclonev_lcell_comb \rf_wrt_data_mux|out[10]~35 (
// Equation(s):
// \rf_wrt_data_mux|out[10]~35_combout  = ( \alu|Mux21~3_combout  & ( \rf_wrt_data_mux|out[12]~8_combout  & ( (\pc_plus_4_adder|Add0~37_sumout  & !\controller|rf_wrt_data_sel[0]~0_combout ) ) ) ) # ( !\alu|Mux21~3_combout  & ( 
// \rf_wrt_data_mux|out[12]~8_combout  & ( (\pc_plus_4_adder|Add0~37_sumout  & !\controller|rf_wrt_data_sel[0]~0_combout ) ) ) ) # ( \alu|Mux21~3_combout  & ( !\rf_wrt_data_mux|out[12]~8_combout  & ( (!\controller|rf_wrt_data_sel[0]~0_combout ) # 
// (\dataMem|data_rtl_0|auto_generated|ram_block1a10 ) ) ) ) # ( !\alu|Mux21~3_combout  & ( !\rf_wrt_data_mux|out[12]~8_combout  & ( (\dataMem|data_rtl_0|auto_generated|ram_block1a10  & \controller|rf_wrt_data_sel[0]~0_combout ) ) ) )

	.dataa(!\pc_plus_4_adder|Add0~37_sumout ),
	.datab(gnd),
	.datac(!\dataMem|data_rtl_0|auto_generated|ram_block1a10 ),
	.datad(!\controller|rf_wrt_data_sel[0]~0_combout ),
	.datae(!\alu|Mux21~3_combout ),
	.dataf(!\rf_wrt_data_mux|out[12]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[10]~35_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[10]~35 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[10]~35 .lut_mask = 64'h000FFF0F55005500;
defparam \rf_wrt_data_mux|out[10]~35 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y17_N48
cyclonev_lcell_comb \reg_file|data[5][10]~feeder (
// Equation(s):
// \reg_file|data[5][10]~feeder_combout  = ( \rf_wrt_data_mux|out[10]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[10]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[5][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[5][10]~feeder .extended_lut = "off";
defparam \reg_file|data[5][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[5][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y17_N50
dffeas \reg_file|data[5][10] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[5][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[5][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[5][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[5][10] .is_wysiwyg = "true";
defparam \reg_file|data[5][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y17_N38
dffeas \reg_file|data[13][10] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[10]~35_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[13][31]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[13][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[13][10] .is_wysiwyg = "true";
defparam \reg_file|data[13][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N39
cyclonev_lcell_comb \reg_file|Mux53~1 (
// Equation(s):
// \reg_file|Mux53~1_combout  = ( \reg_file|data[13][10]~q  & ( \reg_file|data[9][10]~q  & ( ((!\controller|rs2[2]~0_combout  & ((\reg_file|data[1][10]~q ))) # (\controller|rs2[2]~0_combout  & (\reg_file|data[5][10]~q ))) # (\controller|rs2[3]~1_combout ) ) 
// ) ) # ( !\reg_file|data[13][10]~q  & ( \reg_file|data[9][10]~q  & ( (!\controller|rs2[3]~1_combout  & ((!\controller|rs2[2]~0_combout  & ((\reg_file|data[1][10]~q ))) # (\controller|rs2[2]~0_combout  & (\reg_file|data[5][10]~q )))) # 
// (\controller|rs2[3]~1_combout  & (((!\controller|rs2[2]~0_combout )))) ) ) ) # ( \reg_file|data[13][10]~q  & ( !\reg_file|data[9][10]~q  & ( (!\controller|rs2[3]~1_combout  & ((!\controller|rs2[2]~0_combout  & ((\reg_file|data[1][10]~q ))) # 
// (\controller|rs2[2]~0_combout  & (\reg_file|data[5][10]~q )))) # (\controller|rs2[3]~1_combout  & (((\controller|rs2[2]~0_combout )))) ) ) ) # ( !\reg_file|data[13][10]~q  & ( !\reg_file|data[9][10]~q  & ( (!\controller|rs2[3]~1_combout  & 
// ((!\controller|rs2[2]~0_combout  & ((\reg_file|data[1][10]~q ))) # (\controller|rs2[2]~0_combout  & (\reg_file|data[5][10]~q )))) ) ) )

	.dataa(!\controller|rs2[3]~1_combout ),
	.datab(!\reg_file|data[5][10]~q ),
	.datac(!\controller|rs2[2]~0_combout ),
	.datad(!\reg_file|data[1][10]~q ),
	.datae(!\reg_file|data[13][10]~q ),
	.dataf(!\reg_file|data[9][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux53~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux53~1 .extended_lut = "off";
defparam \reg_file|Mux53~1 .lut_mask = 64'h02A207A752F257F7;
defparam \reg_file|Mux53~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y17_N30
cyclonev_lcell_comb \reg_file|Mux53~2 (
// Equation(s):
// \reg_file|Mux53~2_combout  = ( \reg_file|data[14][10]~q  & ( \reg_file|data[2][10]~q  & ( (!\controller|rs2[3]~1_combout  & (((!\controller|rs2[2]~0_combout ) # (\reg_file|data[6][10]~q )))) # (\controller|rs2[3]~1_combout  & 
// (((\controller|rs2[2]~0_combout )) # (\reg_file|data[10][10]~q ))) ) ) ) # ( !\reg_file|data[14][10]~q  & ( \reg_file|data[2][10]~q  & ( (!\controller|rs2[3]~1_combout  & (((!\controller|rs2[2]~0_combout ) # (\reg_file|data[6][10]~q )))) # 
// (\controller|rs2[3]~1_combout  & (\reg_file|data[10][10]~q  & (!\controller|rs2[2]~0_combout ))) ) ) ) # ( \reg_file|data[14][10]~q  & ( !\reg_file|data[2][10]~q  & ( (!\controller|rs2[3]~1_combout  & (((\controller|rs2[2]~0_combout  & 
// \reg_file|data[6][10]~q )))) # (\controller|rs2[3]~1_combout  & (((\controller|rs2[2]~0_combout )) # (\reg_file|data[10][10]~q ))) ) ) ) # ( !\reg_file|data[14][10]~q  & ( !\reg_file|data[2][10]~q  & ( (!\controller|rs2[3]~1_combout  & 
// (((\controller|rs2[2]~0_combout  & \reg_file|data[6][10]~q )))) # (\controller|rs2[3]~1_combout  & (\reg_file|data[10][10]~q  & (!\controller|rs2[2]~0_combout ))) ) ) )

	.dataa(!\controller|rs2[3]~1_combout ),
	.datab(!\reg_file|data[10][10]~q ),
	.datac(!\controller|rs2[2]~0_combout ),
	.datad(!\reg_file|data[6][10]~q ),
	.datae(!\reg_file|data[14][10]~q ),
	.dataf(!\reg_file|data[2][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux53~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux53~2 .extended_lut = "off";
defparam \reg_file|Mux53~2 .lut_mask = 64'h101A151FB0BAB5BF;
defparam \reg_file|Mux53~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y18_N53
dffeas \reg_file|data[0][10] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[10]~35_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[0][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[0][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[0][10] .is_wysiwyg = "true";
defparam \reg_file|data[0][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N36
cyclonev_lcell_comb \reg_file|data[4][10]~feeder (
// Equation(s):
// \reg_file|data[4][10]~feeder_combout  = ( \rf_wrt_data_mux|out[10]~35_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[10]~35_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[4][10]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[4][10]~feeder .extended_lut = "off";
defparam \reg_file|data[4][10]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[4][10]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y18_N38
dffeas \reg_file|data[4][10] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[4][10]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[4][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[4][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[4][10] .is_wysiwyg = "true";
defparam \reg_file|data[4][10] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y19_N38
dffeas \reg_file|data[12][10] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[10]~35_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[12][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[12][10]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[12][10] .is_wysiwyg = "true";
defparam \reg_file|data[12][10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y17_N15
cyclonev_lcell_comb \reg_file|Mux53~0 (
// Equation(s):
// \reg_file|Mux53~0_combout  = ( \reg_file|data[4][10]~q  & ( \reg_file|data[12][10]~q  & ( ((!\controller|rs2[3]~1_combout  & ((\reg_file|data[0][10]~q ))) # (\controller|rs2[3]~1_combout  & (\reg_file|data[8][10]~q ))) # (\controller|rs2[2]~0_combout ) ) 
// ) ) # ( !\reg_file|data[4][10]~q  & ( \reg_file|data[12][10]~q  & ( (!\controller|rs2[2]~0_combout  & ((!\controller|rs2[3]~1_combout  & ((\reg_file|data[0][10]~q ))) # (\controller|rs2[3]~1_combout  & (\reg_file|data[8][10]~q )))) # 
// (\controller|rs2[2]~0_combout  & (((\controller|rs2[3]~1_combout )))) ) ) ) # ( \reg_file|data[4][10]~q  & ( !\reg_file|data[12][10]~q  & ( (!\controller|rs2[2]~0_combout  & ((!\controller|rs2[3]~1_combout  & ((\reg_file|data[0][10]~q ))) # 
// (\controller|rs2[3]~1_combout  & (\reg_file|data[8][10]~q )))) # (\controller|rs2[2]~0_combout  & (((!\controller|rs2[3]~1_combout )))) ) ) ) # ( !\reg_file|data[4][10]~q  & ( !\reg_file|data[12][10]~q  & ( (!\controller|rs2[2]~0_combout  & 
// ((!\controller|rs2[3]~1_combout  & ((\reg_file|data[0][10]~q ))) # (\controller|rs2[3]~1_combout  & (\reg_file|data[8][10]~q )))) ) ) )

	.dataa(!\reg_file|data[8][10]~q ),
	.datab(!\controller|rs2[2]~0_combout ),
	.datac(!\controller|rs2[3]~1_combout ),
	.datad(!\reg_file|data[0][10]~q ),
	.datae(!\reg_file|data[4][10]~q ),
	.dataf(!\reg_file|data[12][10]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux53~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux53~0 .extended_lut = "off";
defparam \reg_file|Mux53~0 .lut_mask = 64'h04C434F407C737F7;
defparam \reg_file|Mux53~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N12
cyclonev_lcell_comb \reg_file|Mux53~4 (
// Equation(s):
// \reg_file|Mux53~4_combout  = ( \reg_file|Mux53~2_combout  & ( \reg_file|Mux53~0_combout  & ( ((!\controller|rs2[1]~3_combout  & ((\reg_file|Mux53~1_combout ))) # (\controller|rs2[1]~3_combout  & (\reg_file|Mux53~3_combout ))) # 
// (\controller|rs2[0]~2_combout ) ) ) ) # ( !\reg_file|Mux53~2_combout  & ( \reg_file|Mux53~0_combout  & ( (!\controller|rs2[1]~3_combout  & (((\controller|rs2[0]~2_combout ) # (\reg_file|Mux53~1_combout )))) # (\controller|rs2[1]~3_combout  & 
// (\reg_file|Mux53~3_combout  & ((!\controller|rs2[0]~2_combout )))) ) ) ) # ( \reg_file|Mux53~2_combout  & ( !\reg_file|Mux53~0_combout  & ( (!\controller|rs2[1]~3_combout  & (((\reg_file|Mux53~1_combout  & !\controller|rs2[0]~2_combout )))) # 
// (\controller|rs2[1]~3_combout  & (((\controller|rs2[0]~2_combout )) # (\reg_file|Mux53~3_combout ))) ) ) ) # ( !\reg_file|Mux53~2_combout  & ( !\reg_file|Mux53~0_combout  & ( (!\controller|rs2[0]~2_combout  & ((!\controller|rs2[1]~3_combout  & 
// ((\reg_file|Mux53~1_combout ))) # (\controller|rs2[1]~3_combout  & (\reg_file|Mux53~3_combout )))) ) ) )

	.dataa(!\reg_file|Mux53~3_combout ),
	.datab(!\controller|rs2[1]~3_combout ),
	.datac(!\reg_file|Mux53~1_combout ),
	.datad(!\controller|rs2[0]~2_combout ),
	.datae(!\reg_file|Mux53~2_combout ),
	.dataf(!\reg_file|Mux53~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux53~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux53~4 .extended_lut = "off";
defparam \reg_file|Mux53~4 .lut_mask = 64'h1D001D331DCC1DFF;
defparam \reg_file|Mux53~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N6
cyclonev_lcell_comb \alu_in2_mux|out[10]~15 (
// Equation(s):
// \alu_in2_mux|out[10]~15_combout  = ( \controller|pc_sel[1]~0_combout  & ( \reg_file|Mux53~4_combout  & ( (!\controller|WideOr5~4_combout  & (\instMem|data~7_combout  & \instMem|data~130_combout )) ) ) ) # ( !\controller|pc_sel[1]~0_combout  & ( 
// \reg_file|Mux53~4_combout  & ( ((!\controller|WideOr5~4_combout ) # (!\instMem|data~7_combout )) # (\instMem|data~94_combout ) ) ) ) # ( \controller|pc_sel[1]~0_combout  & ( !\reg_file|Mux53~4_combout  & ( (!\controller|WideOr5~4_combout  & 
// (\instMem|data~7_combout  & \instMem|data~130_combout )) ) ) ) # ( !\controller|pc_sel[1]~0_combout  & ( !\reg_file|Mux53~4_combout  & ( (\controller|WideOr5~4_combout  & ((!\instMem|data~7_combout ) # (\instMem|data~94_combout ))) ) ) )

	.dataa(!\instMem|data~94_combout ),
	.datab(!\controller|WideOr5~4_combout ),
	.datac(!\instMem|data~7_combout ),
	.datad(!\instMem|data~130_combout ),
	.datae(!\controller|pc_sel[1]~0_combout ),
	.dataf(!\reg_file|Mux53~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_in2_mux|out[10]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_in2_mux|out[10]~15 .extended_lut = "off";
defparam \alu_in2_mux|out[10]~15 .lut_mask = 64'h3131000CFDFD000C;
defparam \alu_in2_mux|out[10]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N27
cyclonev_lcell_comb \alu|Mux18~1 (
// Equation(s):
// \alu|Mux18~1_combout  = ( \alu|Add0~57_sumout  & ( \controller|WideOr3~2_combout  & ( (\alu|Mux29~1_combout  & ((!\controller|WideOr2~2_combout  & (\alu|Add1~57_sumout )) # (\controller|WideOr2~2_combout  & ((!\alu|Mux18~0_combout ))))) ) ) ) # ( 
// !\alu|Add0~57_sumout  & ( \controller|WideOr3~2_combout  & ( (\alu|Mux29~1_combout  & ((!\controller|WideOr2~2_combout  & (\alu|Add1~57_sumout )) # (\controller|WideOr2~2_combout  & ((!\alu|Mux18~0_combout ))))) ) ) ) # ( \alu|Add0~57_sumout  & ( 
// !\controller|WideOr3~2_combout  & ( (\alu|Mux29~1_combout  & ((!\controller|WideOr2~2_combout ) # (!\alu|Mux18~0_combout ))) ) ) ) # ( !\alu|Add0~57_sumout  & ( !\controller|WideOr3~2_combout  & ( (\controller|WideOr2~2_combout  & (!\alu|Mux18~0_combout  
// & \alu|Mux29~1_combout )) ) ) )

	.dataa(!\controller|WideOr2~2_combout ),
	.datab(!\alu|Add1~57_sumout ),
	.datac(!\alu|Mux18~0_combout ),
	.datad(!\alu|Mux29~1_combout ),
	.datae(!\alu|Add0~57_sumout ),
	.dataf(!\controller|WideOr3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux18~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux18~1 .extended_lut = "off";
defparam \alu|Mux18~1 .lut_mask = 64'h005000FA00720072;
defparam \alu|Mux18~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y25_N9
cyclonev_lcell_comb \alu|Mux18~2 (
// Equation(s):
// \alu|Mux18~2_combout  = ( \controller|WideOr3~2_combout  & ( \alu_in2_mux|out[13]~4_combout  & ( (\alu|Mux19~1_combout  & (!\reg_file|Mux18~4_combout  $ (((!\alu|Mux19~0_combout ) # (\controller|WideOr2~2_combout ))))) ) ) ) # ( 
// !\controller|WideOr3~2_combout  & ( \alu_in2_mux|out[13]~4_combout  & ( (\alu|Mux19~1_combout  & ((!\alu|Mux19~0_combout  & ((\reg_file|Mux18~4_combout ))) # (\alu|Mux19~0_combout  & (!\controller|WideOr2~2_combout  & !\reg_file|Mux18~4_combout )))) ) ) ) 
// # ( \controller|WideOr3~2_combout  & ( !\alu_in2_mux|out[13]~4_combout  & ( (\alu|Mux19~0_combout  & (\alu|Mux19~1_combout  & ((!\controller|WideOr2~2_combout ) # (!\reg_file|Mux18~4_combout )))) ) ) ) # ( !\controller|WideOr3~2_combout  & ( 
// !\alu_in2_mux|out[13]~4_combout  & ( (\alu|Mux19~0_combout  & (\alu|Mux19~1_combout  & (!\controller|WideOr2~2_combout  $ (!\reg_file|Mux18~4_combout )))) ) ) )

	.dataa(!\alu|Mux19~0_combout ),
	.datab(!\controller|WideOr2~2_combout ),
	.datac(!\alu|Mux19~1_combout ),
	.datad(!\reg_file|Mux18~4_combout ),
	.datae(!\controller|WideOr3~2_combout ),
	.dataf(!\alu_in2_mux|out[13]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux18~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux18~2 .extended_lut = "off";
defparam \alu|Mux18~2 .lut_mask = 64'h01040504040A040B;
defparam \alu|Mux18~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N39
cyclonev_lcell_comb \rf_wrt_data_mux|out[13]~9 (
// Equation(s):
// \rf_wrt_data_mux|out[13]~9_combout  = ( \dataMem|data_rtl_0|auto_generated|ram_block1a13  & ( \rf_wrt_data_mux|out[12]~8_combout  & ( (!\controller|rf_wrt_data_sel[0]~0_combout  & \pc_plus_4_adder|Add0~49_sumout ) ) ) ) # ( 
// !\dataMem|data_rtl_0|auto_generated|ram_block1a13  & ( \rf_wrt_data_mux|out[12]~8_combout  & ( (!\controller|rf_wrt_data_sel[0]~0_combout  & \pc_plus_4_adder|Add0~49_sumout ) ) ) ) # ( \dataMem|data_rtl_0|auto_generated|ram_block1a13  & ( 
// !\rf_wrt_data_mux|out[12]~8_combout  & ( ((\alu|Mux18~2_combout ) # (\alu|Mux18~1_combout )) # (\controller|rf_wrt_data_sel[0]~0_combout ) ) ) ) # ( !\dataMem|data_rtl_0|auto_generated|ram_block1a13  & ( !\rf_wrt_data_mux|out[12]~8_combout  & ( 
// (!\controller|rf_wrt_data_sel[0]~0_combout  & ((\alu|Mux18~2_combout ) # (\alu|Mux18~1_combout ))) ) ) )

	.dataa(!\controller|rf_wrt_data_sel[0]~0_combout ),
	.datab(!\alu|Mux18~1_combout ),
	.datac(!\alu|Mux18~2_combout ),
	.datad(!\pc_plus_4_adder|Add0~49_sumout ),
	.datae(!\dataMem|data_rtl_0|auto_generated|ram_block1a13 ),
	.dataf(!\rf_wrt_data_mux|out[12]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[13]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[13]~9 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[13]~9 .lut_mask = 64'h2A2A7F7F00AA00AA;
defparam \rf_wrt_data_mux|out[13]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y23_N38
dffeas \reg_file|data[1][13] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[13]~9_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[1][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[1][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[1][13] .is_wysiwyg = "true";
defparam \reg_file|data[1][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N54
cyclonev_lcell_comb \reg_file|Mux50~0 (
// Equation(s):
// \reg_file|Mux50~0_combout  = ( \reg_file|data[0][13]~q  & ( \controller|rs2[1]~3_combout  & ( (!\controller|rs2[0]~2_combout  & (\reg_file|data[3][13]~q )) # (\controller|rs2[0]~2_combout  & ((\reg_file|data[2][13]~q ))) ) ) ) # ( !\reg_file|data[0][13]~q 
//  & ( \controller|rs2[1]~3_combout  & ( (!\controller|rs2[0]~2_combout  & (\reg_file|data[3][13]~q )) # (\controller|rs2[0]~2_combout  & ((\reg_file|data[2][13]~q ))) ) ) ) # ( \reg_file|data[0][13]~q  & ( !\controller|rs2[1]~3_combout  & ( 
// (\reg_file|data[1][13]~q ) # (\controller|rs2[0]~2_combout ) ) ) ) # ( !\reg_file|data[0][13]~q  & ( !\controller|rs2[1]~3_combout  & ( (!\controller|rs2[0]~2_combout  & \reg_file|data[1][13]~q ) ) ) )

	.dataa(!\controller|rs2[0]~2_combout ),
	.datab(!\reg_file|data[1][13]~q ),
	.datac(!\reg_file|data[3][13]~q ),
	.datad(!\reg_file|data[2][13]~q ),
	.datae(!\reg_file|data[0][13]~q ),
	.dataf(!\controller|rs2[1]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux50~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux50~0 .extended_lut = "off";
defparam \reg_file|Mux50~0 .lut_mask = 64'h222277770A5F0A5F;
defparam \reg_file|Mux50~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y22_N5
dffeas \reg_file|data[7][13] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[13]~9_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[7][31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[7][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[7][13] .is_wysiwyg = "true";
defparam \reg_file|data[7][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y20_N44
dffeas \reg_file|data[5][13] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[13]~9_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[5][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[5][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[5][13] .is_wysiwyg = "true";
defparam \reg_file|data[5][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y23_N29
dffeas \reg_file|data[4][13] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[13]~9_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[4][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[4][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[4][13] .is_wysiwyg = "true";
defparam \reg_file|data[4][13] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y23_N26
dffeas \reg_file|data[6][13] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[13]~9_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[6][31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[6][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[6][13] .is_wysiwyg = "true";
defparam \reg_file|data[6][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N57
cyclonev_lcell_comb \reg_file|Mux50~1 (
// Equation(s):
// \reg_file|Mux50~1_combout  = ( \reg_file|data[4][13]~q  & ( \reg_file|data[6][13]~q  & ( ((!\controller|rs2[1]~3_combout  & ((\reg_file|data[5][13]~q ))) # (\controller|rs2[1]~3_combout  & (\reg_file|data[7][13]~q ))) # (\controller|rs2[0]~2_combout ) ) ) 
// ) # ( !\reg_file|data[4][13]~q  & ( \reg_file|data[6][13]~q  & ( (!\controller|rs2[0]~2_combout  & ((!\controller|rs2[1]~3_combout  & ((\reg_file|data[5][13]~q ))) # (\controller|rs2[1]~3_combout  & (\reg_file|data[7][13]~q )))) # 
// (\controller|rs2[0]~2_combout  & (\controller|rs2[1]~3_combout )) ) ) ) # ( \reg_file|data[4][13]~q  & ( !\reg_file|data[6][13]~q  & ( (!\controller|rs2[0]~2_combout  & ((!\controller|rs2[1]~3_combout  & ((\reg_file|data[5][13]~q ))) # 
// (\controller|rs2[1]~3_combout  & (\reg_file|data[7][13]~q )))) # (\controller|rs2[0]~2_combout  & (!\controller|rs2[1]~3_combout )) ) ) ) # ( !\reg_file|data[4][13]~q  & ( !\reg_file|data[6][13]~q  & ( (!\controller|rs2[0]~2_combout  & 
// ((!\controller|rs2[1]~3_combout  & ((\reg_file|data[5][13]~q ))) # (\controller|rs2[1]~3_combout  & (\reg_file|data[7][13]~q )))) ) ) )

	.dataa(!\controller|rs2[0]~2_combout ),
	.datab(!\controller|rs2[1]~3_combout ),
	.datac(!\reg_file|data[7][13]~q ),
	.datad(!\reg_file|data[5][13]~q ),
	.datae(!\reg_file|data[4][13]~q ),
	.dataf(!\reg_file|data[6][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux50~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux50~1 .extended_lut = "off";
defparam \reg_file|Mux50~1 .lut_mask = 64'h028A46CE139B57DF;
defparam \reg_file|Mux50~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N39
cyclonev_lcell_comb \reg_file|Mux50~2 (
// Equation(s):
// \reg_file|Mux50~2_combout  = ( \controller|rs2[0]~2_combout  & ( \reg_file|data[8][13]~q  & ( (!\controller|rs2[1]~3_combout ) # (\reg_file|data[10][13]~q ) ) ) ) # ( !\controller|rs2[0]~2_combout  & ( \reg_file|data[8][13]~q  & ( 
// (!\controller|rs2[1]~3_combout  & ((\reg_file|data[9][13]~q ))) # (\controller|rs2[1]~3_combout  & (\reg_file|data[11][13]~q )) ) ) ) # ( \controller|rs2[0]~2_combout  & ( !\reg_file|data[8][13]~q  & ( (\controller|rs2[1]~3_combout  & 
// \reg_file|data[10][13]~q ) ) ) ) # ( !\controller|rs2[0]~2_combout  & ( !\reg_file|data[8][13]~q  & ( (!\controller|rs2[1]~3_combout  & ((\reg_file|data[9][13]~q ))) # (\controller|rs2[1]~3_combout  & (\reg_file|data[11][13]~q )) ) ) )

	.dataa(!\controller|rs2[1]~3_combout ),
	.datab(!\reg_file|data[11][13]~q ),
	.datac(!\reg_file|data[9][13]~q ),
	.datad(!\reg_file|data[10][13]~q ),
	.datae(!\controller|rs2[0]~2_combout ),
	.dataf(!\reg_file|data[8][13]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux50~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux50~2 .extended_lut = "off";
defparam \reg_file|Mux50~2 .lut_mask = 64'h1B1B00551B1BAAFF;
defparam \reg_file|Mux50~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y26_N10
dffeas \reg_file|data[15][13] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[13]~9_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[15][31]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[15][13]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[15][13] .is_wysiwyg = "true";
defparam \reg_file|data[15][13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y26_N9
cyclonev_lcell_comb \reg_file|Mux50~3 (
// Equation(s):
// \reg_file|Mux50~3_combout  = ( \reg_file|data[15][13]~q  & ( \controller|rs2[0]~2_combout  & ( (!\controller|rs2[1]~3_combout  & ((\reg_file|data[12][13]~q ))) # (\controller|rs2[1]~3_combout  & (\reg_file|data[14][13]~q )) ) ) ) # ( 
// !\reg_file|data[15][13]~q  & ( \controller|rs2[0]~2_combout  & ( (!\controller|rs2[1]~3_combout  & ((\reg_file|data[12][13]~q ))) # (\controller|rs2[1]~3_combout  & (\reg_file|data[14][13]~q )) ) ) ) # ( \reg_file|data[15][13]~q  & ( 
// !\controller|rs2[0]~2_combout  & ( (\controller|rs2[1]~3_combout ) # (\reg_file|data[13][13]~q ) ) ) ) # ( !\reg_file|data[15][13]~q  & ( !\controller|rs2[0]~2_combout  & ( (\reg_file|data[13][13]~q  & !\controller|rs2[1]~3_combout ) ) ) )

	.dataa(!\reg_file|data[13][13]~q ),
	.datab(!\reg_file|data[14][13]~q ),
	.datac(!\reg_file|data[12][13]~q ),
	.datad(!\controller|rs2[1]~3_combout ),
	.datae(!\reg_file|data[15][13]~q ),
	.dataf(!\controller|rs2[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux50~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux50~3 .extended_lut = "off";
defparam \reg_file|Mux50~3 .lut_mask = 64'h550055FF0F330F33;
defparam \reg_file|Mux50~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N9
cyclonev_lcell_comb \reg_file|Mux50~4 (
// Equation(s):
// \reg_file|Mux50~4_combout  = ( \controller|rs2[2]~0_combout  & ( \reg_file|Mux50~3_combout  & ( (\reg_file|Mux50~1_combout ) # (\controller|rs2[3]~1_combout ) ) ) ) # ( !\controller|rs2[2]~0_combout  & ( \reg_file|Mux50~3_combout  & ( 
// (!\controller|rs2[3]~1_combout  & (\reg_file|Mux50~0_combout )) # (\controller|rs2[3]~1_combout  & ((\reg_file|Mux50~2_combout ))) ) ) ) # ( \controller|rs2[2]~0_combout  & ( !\reg_file|Mux50~3_combout  & ( (!\controller|rs2[3]~1_combout  & 
// \reg_file|Mux50~1_combout ) ) ) ) # ( !\controller|rs2[2]~0_combout  & ( !\reg_file|Mux50~3_combout  & ( (!\controller|rs2[3]~1_combout  & (\reg_file|Mux50~0_combout )) # (\controller|rs2[3]~1_combout  & ((\reg_file|Mux50~2_combout ))) ) ) )

	.dataa(!\controller|rs2[3]~1_combout ),
	.datab(!\reg_file|Mux50~0_combout ),
	.datac(!\reg_file|Mux50~1_combout ),
	.datad(!\reg_file|Mux50~2_combout ),
	.datae(!\controller|rs2[2]~0_combout ),
	.dataf(!\reg_file|Mux50~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux50~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux50~4 .extended_lut = "off";
defparam \reg_file|Mux50~4 .lut_mask = 64'h22770A0A22775F5F;
defparam \reg_file|Mux50~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N27
cyclonev_lcell_comb \alu_in2_mux|out[13]~4 (
// Equation(s):
// \alu_in2_mux|out[13]~4_combout  = ( \alu_in2_mux|out[0]~0_combout  & ( \reg_file|Mux50~4_combout  ) ) # ( !\alu_in2_mux|out[0]~0_combout  & ( \reg_file|Mux50~4_combout  & ( \alu_in2_mux|out[13]~3_combout  ) ) ) # ( !\alu_in2_mux|out[0]~0_combout  & ( 
// !\reg_file|Mux50~4_combout  & ( \alu_in2_mux|out[13]~3_combout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu_in2_mux|out[13]~3_combout ),
	.datae(!\alu_in2_mux|out[0]~0_combout ),
	.dataf(!\reg_file|Mux50~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_in2_mux|out[13]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_in2_mux|out[13]~4 .extended_lut = "off";
defparam \alu_in2_mux|out[13]~4 .lut_mask = 64'h00FF000000FFFFFF;
defparam \alu_in2_mux|out[13]~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y21_N42
cyclonev_lcell_comb \alu|Mux2~3 (
// Equation(s):
// \alu|Mux2~3_combout  = ( \alu|Mux2~2_combout  & ( (\alu|Mux12~0_combout  & ((!\alu|Mux12~1_combout ) # (\alu_in2_mux|out[13]~4_combout ))) ) ) # ( !\alu|Mux2~2_combout  & ( (\alu|Mux12~0_combout  & (\alu|Mux12~1_combout  & \alu_in2_mux|out[13]~4_combout 
// )) ) )

	.dataa(gnd),
	.datab(!\alu|Mux12~0_combout ),
	.datac(!\alu|Mux12~1_combout ),
	.datad(!\alu_in2_mux|out[13]~4_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux2~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux2~3 .extended_lut = "off";
defparam \alu|Mux2~3 .lut_mask = 64'h0003000330333033;
defparam \alu|Mux2~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X11_Y0_N35
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N24
cyclonev_lcell_comb \dataMem|key_reg[1]~4 (
// Equation(s):
// \dataMem|key_reg[1]~4_combout  = !\KEY[1]~input_o 

	.dataa(gnd),
	.datab(!\KEY[1]~input_o ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem|key_reg[1]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem|key_reg[1]~4 .extended_lut = "off";
defparam \dataMem|key_reg[1]~4 .lut_mask = 64'hCCCCCCCCCCCCCCCC;
defparam \dataMem|key_reg[1]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y16_N25
dffeas \dataMem|key_reg[1] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\dataMem|key_reg[1]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMem|key_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|key_reg [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|key_reg[1] .is_wysiwyg = "true";
defparam \dataMem|key_reg[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N9
cyclonev_lcell_comb \rf_wrt_data_mux|out[1]~15 (
// Equation(s):
// \rf_wrt_data_mux|out[1]~15_combout  = ( \rf_wrt_data_mux|out[0]~2_combout  & ( \alu|Mux2~0_combout  & ( \dataMem|key_reg [1] ) ) ) # ( !\rf_wrt_data_mux|out[0]~2_combout  & ( \alu|Mux2~0_combout  & ( (!\alu|Mux29~3_combout  & (\dataMem|key_reg [1] & 
// ((\alu|Mux2~1_combout ) # (\alu|Mux2~3_combout )))) ) ) ) # ( \rf_wrt_data_mux|out[0]~2_combout  & ( !\alu|Mux2~0_combout  & ( \dataMem|key_reg [1] ) ) ) # ( !\rf_wrt_data_mux|out[0]~2_combout  & ( !\alu|Mux2~0_combout  & ( (!\alu|Mux29~3_combout  & 
// (\alu|Mux2~3_combout  & \dataMem|key_reg [1])) ) ) )

	.dataa(!\alu|Mux29~3_combout ),
	.datab(!\alu|Mux2~3_combout ),
	.datac(!\dataMem|key_reg [1]),
	.datad(!\alu|Mux2~1_combout ),
	.datae(!\rf_wrt_data_mux|out[0]~2_combout ),
	.dataf(!\alu|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[1]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[1]~15 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[1]~15 .lut_mask = 64'h02020F0F020A0F0F;
defparam \rf_wrt_data_mux|out[1]~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N18
cyclonev_lcell_comb \rf_wrt_data_mux|out[1]~14 (
// Equation(s):
// \rf_wrt_data_mux|out[1]~14_combout  = ( \alu|Mux2~3_combout  & ( \alu|Mux2~0_combout  & ( (!\rf_wrt_data_mux|out[0]~2_combout  & (\alu|Mux29~3_combout  & \dataMem|data_rtl_0|auto_generated|ram_block1a1 )) ) ) ) # ( !\alu|Mux2~3_combout  & ( 
// \alu|Mux2~0_combout  & ( (!\rf_wrt_data_mux|out[0]~2_combout  & (\dataMem|data_rtl_0|auto_generated|ram_block1a1  & ((!\alu|Mux2~1_combout ) # (\alu|Mux29~3_combout )))) ) ) ) # ( \alu|Mux2~3_combout  & ( !\alu|Mux2~0_combout  & ( 
// (!\rf_wrt_data_mux|out[0]~2_combout  & (\alu|Mux29~3_combout  & \dataMem|data_rtl_0|auto_generated|ram_block1a1 )) ) ) ) # ( !\alu|Mux2~3_combout  & ( !\alu|Mux2~0_combout  & ( (!\rf_wrt_data_mux|out[0]~2_combout  & 
// \dataMem|data_rtl_0|auto_generated|ram_block1a1 ) ) ) )

	.dataa(!\rf_wrt_data_mux|out[0]~2_combout ),
	.datab(!\alu|Mux2~1_combout ),
	.datac(!\alu|Mux29~3_combout ),
	.datad(!\dataMem|data_rtl_0|auto_generated|ram_block1a1 ),
	.datae(!\alu|Mux2~3_combout ),
	.dataf(!\alu|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[1]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[1]~14 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[1]~14 .lut_mask = 64'h00AA000A008A000A;
defparam \rf_wrt_data_mux|out[1]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N9
cyclonev_lcell_comb \rf_wrt_data_mux|out[1]~17 (
// Equation(s):
// \rf_wrt_data_mux|out[1]~17_combout  = ( \rf_wrt_data_mux|out[1]~15_combout  & ( \rf_wrt_data_mux|out[1]~14_combout  & ( (((\dataMem|sw_reg [1] & \rf_wrt_data_mux|out[0]~1_combout )) # (\rf_wrt_data_mux|out[1]~16_combout )) # 
// (\rf_wrt_data_mux|out[0]~5_combout ) ) ) ) # ( !\rf_wrt_data_mux|out[1]~15_combout  & ( \rf_wrt_data_mux|out[1]~14_combout  & ( (((\dataMem|sw_reg [1] & \rf_wrt_data_mux|out[0]~1_combout )) # (\rf_wrt_data_mux|out[1]~16_combout )) # 
// (\rf_wrt_data_mux|out[0]~5_combout ) ) ) ) # ( \rf_wrt_data_mux|out[1]~15_combout  & ( !\rf_wrt_data_mux|out[1]~14_combout  & ( (((\dataMem|sw_reg [1] & \rf_wrt_data_mux|out[0]~1_combout )) # (\rf_wrt_data_mux|out[1]~16_combout )) # 
// (\rf_wrt_data_mux|out[0]~5_combout ) ) ) ) # ( !\rf_wrt_data_mux|out[1]~15_combout  & ( !\rf_wrt_data_mux|out[1]~14_combout  & ( ((\dataMem|sw_reg [1] & \rf_wrt_data_mux|out[0]~1_combout )) # (\rf_wrt_data_mux|out[1]~16_combout ) ) ) )

	.dataa(!\rf_wrt_data_mux|out[0]~5_combout ),
	.datab(!\rf_wrt_data_mux|out[1]~16_combout ),
	.datac(!\dataMem|sw_reg [1]),
	.datad(!\rf_wrt_data_mux|out[0]~1_combout ),
	.datae(!\rf_wrt_data_mux|out[1]~15_combout ),
	.dataf(!\rf_wrt_data_mux|out[1]~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[1]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[1]~17 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[1]~17 .lut_mask = 64'h333F777F777F777F;
defparam \rf_wrt_data_mux|out[1]~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N50
dffeas \reg_file|data[3][1] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[1]~17_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[3][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[3][1] .is_wysiwyg = "true";
defparam \reg_file|data[3][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N30
cyclonev_lcell_comb \reg_file|Mux30~0 (
// Equation(s):
// \reg_file|Mux30~0_combout  = ( \reg_file|data[0][1]~q  & ( \reg_file|data[2][1]~q  & ( (!\controller|rs1[0]~1_combout ) # ((!\controller|rs1[1]~2_combout  & ((\reg_file|data[1][1]~q ))) # (\controller|rs1[1]~2_combout  & (\reg_file|data[3][1]~q ))) ) ) ) 
// # ( !\reg_file|data[0][1]~q  & ( \reg_file|data[2][1]~q  & ( (!\controller|rs1[1]~2_combout  & (\controller|rs1[0]~1_combout  & ((\reg_file|data[1][1]~q )))) # (\controller|rs1[1]~2_combout  & ((!\controller|rs1[0]~1_combout ) # ((\reg_file|data[3][1]~q 
// )))) ) ) ) # ( \reg_file|data[0][1]~q  & ( !\reg_file|data[2][1]~q  & ( (!\controller|rs1[1]~2_combout  & ((!\controller|rs1[0]~1_combout ) # ((\reg_file|data[1][1]~q )))) # (\controller|rs1[1]~2_combout  & (\controller|rs1[0]~1_combout  & 
// (\reg_file|data[3][1]~q ))) ) ) ) # ( !\reg_file|data[0][1]~q  & ( !\reg_file|data[2][1]~q  & ( (\controller|rs1[0]~1_combout  & ((!\controller|rs1[1]~2_combout  & ((\reg_file|data[1][1]~q ))) # (\controller|rs1[1]~2_combout  & (\reg_file|data[3][1]~q 
// )))) ) ) )

	.dataa(!\controller|rs1[1]~2_combout ),
	.datab(!\controller|rs1[0]~1_combout ),
	.datac(!\reg_file|data[3][1]~q ),
	.datad(!\reg_file|data[1][1]~q ),
	.datae(!\reg_file|data[0][1]~q ),
	.dataf(!\reg_file|data[2][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux30~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux30~0 .extended_lut = "off";
defparam \reg_file|Mux30~0 .lut_mask = 64'h012389AB4567CDEF;
defparam \reg_file|Mux30~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y24_N1
dffeas \reg_file|data[11][1] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[1]~17_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[11][31]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[11][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[11][1] .is_wysiwyg = "true";
defparam \reg_file|data[11][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y22_N20
dffeas \reg_file|data[10][1] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[1]~17_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[10][31]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[10][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[10][1] .is_wysiwyg = "true";
defparam \reg_file|data[10][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y23_N29
dffeas \reg_file|data[9][1] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[1]~17_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[9][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[9][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[9][1] .is_wysiwyg = "true";
defparam \reg_file|data[9][1] .power_up = "low";
// synopsys translate_on

// Location: FF_X17_Y24_N35
dffeas \reg_file|data[8][1] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[1]~17_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[8][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[8][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[8][1] .is_wysiwyg = "true";
defparam \reg_file|data[8][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N21
cyclonev_lcell_comb \reg_file|Mux30~2 (
// Equation(s):
// \reg_file|Mux30~2_combout  = ( \reg_file|data[9][1]~q  & ( \reg_file|data[8][1]~q  & ( (!\controller|rs1[1]~2_combout ) # ((!\controller|rs1[0]~1_combout  & ((\reg_file|data[10][1]~q ))) # (\controller|rs1[0]~1_combout  & (\reg_file|data[11][1]~q ))) ) ) 
// ) # ( !\reg_file|data[9][1]~q  & ( \reg_file|data[8][1]~q  & ( (!\controller|rs1[1]~2_combout  & (!\controller|rs1[0]~1_combout )) # (\controller|rs1[1]~2_combout  & ((!\controller|rs1[0]~1_combout  & ((\reg_file|data[10][1]~q ))) # 
// (\controller|rs1[0]~1_combout  & (\reg_file|data[11][1]~q )))) ) ) ) # ( \reg_file|data[9][1]~q  & ( !\reg_file|data[8][1]~q  & ( (!\controller|rs1[1]~2_combout  & (\controller|rs1[0]~1_combout )) # (\controller|rs1[1]~2_combout  & 
// ((!\controller|rs1[0]~1_combout  & ((\reg_file|data[10][1]~q ))) # (\controller|rs1[0]~1_combout  & (\reg_file|data[11][1]~q )))) ) ) ) # ( !\reg_file|data[9][1]~q  & ( !\reg_file|data[8][1]~q  & ( (\controller|rs1[1]~2_combout  & 
// ((!\controller|rs1[0]~1_combout  & ((\reg_file|data[10][1]~q ))) # (\controller|rs1[0]~1_combout  & (\reg_file|data[11][1]~q )))) ) ) )

	.dataa(!\controller|rs1[1]~2_combout ),
	.datab(!\controller|rs1[0]~1_combout ),
	.datac(!\reg_file|data[11][1]~q ),
	.datad(!\reg_file|data[10][1]~q ),
	.datae(!\reg_file|data[9][1]~q ),
	.dataf(!\reg_file|data[8][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux30~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux30~2 .extended_lut = "off";
defparam \reg_file|Mux30~2 .lut_mask = 64'h0145236789CDABEF;
defparam \reg_file|Mux30~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N12
cyclonev_lcell_comb \reg_file|data[13][1]~feeder (
// Equation(s):
// \reg_file|data[13][1]~feeder_combout  = \rf_wrt_data_mux|out[1]~17_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf_wrt_data_mux|out[1]~17_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[13][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[13][1]~feeder .extended_lut = "off";
defparam \reg_file|data[13][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|data[13][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y20_N14
dffeas \reg_file|data[13][1] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[13][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[13][31]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[13][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[13][1] .is_wysiwyg = "true";
defparam \reg_file|data[13][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y20_N27
cyclonev_lcell_comb \reg_file|Mux30~3 (
// Equation(s):
// \reg_file|Mux30~3_combout  = ( \reg_file|data[14][1]~q  & ( \reg_file|data[12][1]~q  & ( (!\controller|rs1[0]~1_combout ) # ((!\controller|rs1[1]~2_combout  & (\reg_file|data[13][1]~q )) # (\controller|rs1[1]~2_combout  & ((\reg_file|data[15][1]~q )))) ) 
// ) ) # ( !\reg_file|data[14][1]~q  & ( \reg_file|data[12][1]~q  & ( (!\controller|rs1[0]~1_combout  & (((!\controller|rs1[1]~2_combout )))) # (\controller|rs1[0]~1_combout  & ((!\controller|rs1[1]~2_combout  & (\reg_file|data[13][1]~q )) # 
// (\controller|rs1[1]~2_combout  & ((\reg_file|data[15][1]~q ))))) ) ) ) # ( \reg_file|data[14][1]~q  & ( !\reg_file|data[12][1]~q  & ( (!\controller|rs1[0]~1_combout  & (((\controller|rs1[1]~2_combout )))) # (\controller|rs1[0]~1_combout  & 
// ((!\controller|rs1[1]~2_combout  & (\reg_file|data[13][1]~q )) # (\controller|rs1[1]~2_combout  & ((\reg_file|data[15][1]~q ))))) ) ) ) # ( !\reg_file|data[14][1]~q  & ( !\reg_file|data[12][1]~q  & ( (\controller|rs1[0]~1_combout  & 
// ((!\controller|rs1[1]~2_combout  & (\reg_file|data[13][1]~q )) # (\controller|rs1[1]~2_combout  & ((\reg_file|data[15][1]~q ))))) ) ) )

	.dataa(!\controller|rs1[0]~1_combout ),
	.datab(!\reg_file|data[13][1]~q ),
	.datac(!\reg_file|data[15][1]~q ),
	.datad(!\controller|rs1[1]~2_combout ),
	.datae(!\reg_file|data[14][1]~q ),
	.dataf(!\reg_file|data[12][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux30~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux30~3 .extended_lut = "off";
defparam \reg_file|Mux30~3 .lut_mask = 64'h110511AFBB05BBAF;
defparam \reg_file|Mux30~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y19_N15
cyclonev_lcell_comb \reg_file|Mux30~1 (
// Equation(s):
// \reg_file|Mux30~1_combout  = ( \reg_file|data[7][1]~q  & ( \controller|rs1[1]~2_combout  & ( (\reg_file|data[6][1]~q ) # (\controller|rs1[0]~1_combout ) ) ) ) # ( !\reg_file|data[7][1]~q  & ( \controller|rs1[1]~2_combout  & ( 
// (!\controller|rs1[0]~1_combout  & \reg_file|data[6][1]~q ) ) ) ) # ( \reg_file|data[7][1]~q  & ( !\controller|rs1[1]~2_combout  & ( (!\controller|rs1[0]~1_combout  & (\reg_file|data[4][1]~q )) # (\controller|rs1[0]~1_combout  & ((\reg_file|data[5][1]~q 
// ))) ) ) ) # ( !\reg_file|data[7][1]~q  & ( !\controller|rs1[1]~2_combout  & ( (!\controller|rs1[0]~1_combout  & (\reg_file|data[4][1]~q )) # (\controller|rs1[0]~1_combout  & ((\reg_file|data[5][1]~q ))) ) ) )

	.dataa(!\controller|rs1[0]~1_combout ),
	.datab(!\reg_file|data[4][1]~q ),
	.datac(!\reg_file|data[6][1]~q ),
	.datad(!\reg_file|data[5][1]~q ),
	.datae(!\reg_file|data[7][1]~q ),
	.dataf(!\controller|rs1[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux30~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux30~1 .extended_lut = "off";
defparam \reg_file|Mux30~1 .lut_mask = 64'h227722770A0A5F5F;
defparam \reg_file|Mux30~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y22_N51
cyclonev_lcell_comb \reg_file|Mux30~4 (
// Equation(s):
// \reg_file|Mux30~4_combout  = ( \reg_file|Mux30~3_combout  & ( \reg_file|Mux30~1_combout  & ( ((!\controller|rs1[3]~4_combout  & (\reg_file|Mux30~0_combout )) # (\controller|rs1[3]~4_combout  & ((\reg_file|Mux30~2_combout )))) # 
// (\controller|rs1[2]~3_combout ) ) ) ) # ( !\reg_file|Mux30~3_combout  & ( \reg_file|Mux30~1_combout  & ( (!\controller|rs1[2]~3_combout  & ((!\controller|rs1[3]~4_combout  & (\reg_file|Mux30~0_combout )) # (\controller|rs1[3]~4_combout  & 
// ((\reg_file|Mux30~2_combout ))))) # (\controller|rs1[2]~3_combout  & (((!\controller|rs1[3]~4_combout )))) ) ) ) # ( \reg_file|Mux30~3_combout  & ( !\reg_file|Mux30~1_combout  & ( (!\controller|rs1[2]~3_combout  & ((!\controller|rs1[3]~4_combout  & 
// (\reg_file|Mux30~0_combout )) # (\controller|rs1[3]~4_combout  & ((\reg_file|Mux30~2_combout ))))) # (\controller|rs1[2]~3_combout  & (((\controller|rs1[3]~4_combout )))) ) ) ) # ( !\reg_file|Mux30~3_combout  & ( !\reg_file|Mux30~1_combout  & ( 
// (!\controller|rs1[2]~3_combout  & ((!\controller|rs1[3]~4_combout  & (\reg_file|Mux30~0_combout )) # (\controller|rs1[3]~4_combout  & ((\reg_file|Mux30~2_combout ))))) ) ) )

	.dataa(!\controller|rs1[2]~3_combout ),
	.datab(!\reg_file|Mux30~0_combout ),
	.datac(!\controller|rs1[3]~4_combout ),
	.datad(!\reg_file|Mux30~2_combout ),
	.datae(!\reg_file|Mux30~3_combout ),
	.dataf(!\reg_file|Mux30~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux30~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux30~4 .extended_lut = "off";
defparam \reg_file|Mux30~4 .lut_mask = 64'h202A252F707A757F;
defparam \reg_file|Mux30~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N12
cyclonev_lcell_comb \alu|Add1~66 (
// Equation(s):
// \alu|Add1~66_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\alu|Add1~66_cout ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~66 .extended_lut = "off";
defparam \alu|Add1~66 .lut_mask = 64'h000000000000FFFF;
defparam \alu|Add1~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N21
cyclonev_lcell_comb \alu|Add1~5 (
// Equation(s):
// \alu|Add1~5_sumout  = SUM(( !\alu_in2_mux|out[2]~5_combout  ) + ( \reg_file|Mux29~4_combout  ) + ( \alu|Add1~62  ))
// \alu|Add1~6  = CARRY(( !\alu_in2_mux|out[2]~5_combout  ) + ( \reg_file|Mux29~4_combout  ) + ( \alu|Add1~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu_in2_mux|out[2]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file|Mux29~4_combout ),
	.datag(gnd),
	.cin(\alu|Add1~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~5_sumout ),
	.cout(\alu|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~5 .extended_lut = "off";
defparam \alu|Add1~5 .lut_mask = 64'h0000FF000000F0F0;
defparam \alu|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N0
cyclonev_lcell_comb \alu|Mux28~0 (
// Equation(s):
// \alu|Mux28~0_combout  = ( \alu_in2_mux|out[3]~6_combout  & ( \controller|WideOr3~2_combout  & ( (!\alu|Add1~9_sumout  & !\controller|WideOr2~2_combout ) ) ) ) # ( !\alu_in2_mux|out[3]~6_combout  & ( \controller|WideOr3~2_combout  & ( 
// (!\controller|WideOr2~2_combout  & ((!\alu|Add1~9_sumout ))) # (\controller|WideOr2~2_combout  & (!\reg_file|Mux28~4_combout )) ) ) ) # ( \alu_in2_mux|out[3]~6_combout  & ( !\controller|WideOr3~2_combout  & ( (!\alu|Add0~9_sumout  & 
// !\controller|WideOr2~2_combout ) ) ) ) # ( !\alu_in2_mux|out[3]~6_combout  & ( !\controller|WideOr3~2_combout  & ( (!\controller|WideOr2~2_combout  & (!\alu|Add0~9_sumout )) # (\controller|WideOr2~2_combout  & ((!\reg_file|Mux28~4_combout ))) ) ) )

	.dataa(!\alu|Add0~9_sumout ),
	.datab(!\reg_file|Mux28~4_combout ),
	.datac(!\alu|Add1~9_sumout ),
	.datad(!\controller|WideOr2~2_combout ),
	.datae(!\alu_in2_mux|out[3]~6_combout ),
	.dataf(!\controller|WideOr3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux28~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux28~0 .extended_lut = "off";
defparam \alu|Mux28~0 .lut_mask = 64'hAACCAA00F0CCF000;
defparam \alu|Mux28~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N18
cyclonev_lcell_comb \rf_wrt_data_mux|out[3]~20 (
// Equation(s):
// \rf_wrt_data_mux|out[3]~20_combout  = ( \pc_plus_4_adder|Add0~33_sumout  & ( \controller|pc_sel[1]~0_combout  ) ) # ( \pc_plus_4_adder|Add0~33_sumout  & ( !\controller|pc_sel[1]~0_combout  & ( (!\controller|rf_wrt_data_sel[0]~0_combout  & 
// (((!\alu|Mux28~0_combout  & \alu|Mux29~1_combout )) # (\alu|Mux28~1_combout ))) ) ) ) # ( !\pc_plus_4_adder|Add0~33_sumout  & ( !\controller|pc_sel[1]~0_combout  & ( (!\controller|rf_wrt_data_sel[0]~0_combout  & (((!\alu|Mux28~0_combout  & 
// \alu|Mux29~1_combout )) # (\alu|Mux28~1_combout ))) ) ) )

	.dataa(!\alu|Mux28~1_combout ),
	.datab(!\alu|Mux28~0_combout ),
	.datac(!\controller|rf_wrt_data_sel[0]~0_combout ),
	.datad(!\alu|Mux29~1_combout ),
	.datae(!\pc_plus_4_adder|Add0~33_sumout ),
	.dataf(!\controller|pc_sel[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[3]~20_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[3]~20 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[3]~20 .lut_mask = 64'h50D050D00000FFFF;
defparam \rf_wrt_data_mux|out[3]~20 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N51
cyclonev_lcell_comb \rf_wrt_data_mux|out[3]~18 (
// Equation(s):
// \rf_wrt_data_mux|out[3]~18_combout  = ( \dataMem|data_rtl_0|auto_generated|ram_block1a3~portadataout  & ( \alu|Mux2~0_combout  & ( (!\rf_wrt_data_mux|out[0]~2_combout  & (((!\alu|Mux2~1_combout  & !\alu|Mux2~3_combout )) # (\alu|Mux29~3_combout ))) ) ) ) 
// # ( \dataMem|data_rtl_0|auto_generated|ram_block1a3~portadataout  & ( !\alu|Mux2~0_combout  & ( (!\rf_wrt_data_mux|out[0]~2_combout  & ((!\alu|Mux2~3_combout ) # (\alu|Mux29~3_combout ))) ) ) )

	.dataa(!\alu|Mux2~1_combout ),
	.datab(!\alu|Mux2~3_combout ),
	.datac(!\rf_wrt_data_mux|out[0]~2_combout ),
	.datad(!\alu|Mux29~3_combout ),
	.datae(!\dataMem|data_rtl_0|auto_generated|ram_block1a3~portadataout ),
	.dataf(!\alu|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[3]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[3]~18 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[3]~18 .lut_mask = 64'h0000C0F0000080F0;
defparam \rf_wrt_data_mux|out[3]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y24_N27
cyclonev_lcell_comb \rf_wrt_data_mux|out[3]~21 (
// Equation(s):
// \rf_wrt_data_mux|out[3]~21_combout  = ( \rf_wrt_data_mux|out[0]~5_combout  & ( \rf_wrt_data_mux|out[0]~1_combout  & ( (((\rf_wrt_data_mux|out[3]~18_combout ) # (\rf_wrt_data_mux|out[3]~20_combout )) # (\dataMem|sw_reg [3])) # 
// (\rf_wrt_data_mux|out[3]~19_combout ) ) ) ) # ( !\rf_wrt_data_mux|out[0]~5_combout  & ( \rf_wrt_data_mux|out[0]~1_combout  & ( (\rf_wrt_data_mux|out[3]~20_combout ) # (\dataMem|sw_reg [3]) ) ) ) # ( \rf_wrt_data_mux|out[0]~5_combout  & ( 
// !\rf_wrt_data_mux|out[0]~1_combout  & ( ((\rf_wrt_data_mux|out[3]~18_combout ) # (\rf_wrt_data_mux|out[3]~20_combout )) # (\rf_wrt_data_mux|out[3]~19_combout ) ) ) ) # ( !\rf_wrt_data_mux|out[0]~5_combout  & ( !\rf_wrt_data_mux|out[0]~1_combout  & ( 
// \rf_wrt_data_mux|out[3]~20_combout  ) ) )

	.dataa(!\rf_wrt_data_mux|out[3]~19_combout ),
	.datab(!\dataMem|sw_reg [3]),
	.datac(!\rf_wrt_data_mux|out[3]~20_combout ),
	.datad(!\rf_wrt_data_mux|out[3]~18_combout ),
	.datae(!\rf_wrt_data_mux|out[0]~5_combout ),
	.dataf(!\rf_wrt_data_mux|out[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[3]~21_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[3]~21 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[3]~21 .lut_mask = 64'h0F0F5FFF3F3F7FFF;
defparam \rf_wrt_data_mux|out[3]~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N50
dffeas \reg_file|data[14][3] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[3]~21_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[14][31]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[14][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[14][3] .is_wysiwyg = "true";
defparam \reg_file|data[14][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N42
cyclonev_lcell_comb \reg_file|Mux60~3 (
// Equation(s):
// \reg_file|Mux60~3_combout  = ( \controller|rs2[1]~3_combout  & ( \reg_file|data[13][3]~q  & ( (!\controller|rs2[0]~2_combout  & ((\reg_file|data[15][3]~q ))) # (\controller|rs2[0]~2_combout  & (\reg_file|data[14][3]~q )) ) ) ) # ( 
// !\controller|rs2[1]~3_combout  & ( \reg_file|data[13][3]~q  & ( (!\controller|rs2[0]~2_combout ) # (\reg_file|data[12][3]~q ) ) ) ) # ( \controller|rs2[1]~3_combout  & ( !\reg_file|data[13][3]~q  & ( (!\controller|rs2[0]~2_combout  & 
// ((\reg_file|data[15][3]~q ))) # (\controller|rs2[0]~2_combout  & (\reg_file|data[14][3]~q )) ) ) ) # ( !\controller|rs2[1]~3_combout  & ( !\reg_file|data[13][3]~q  & ( (\reg_file|data[12][3]~q  & \controller|rs2[0]~2_combout ) ) ) )

	.dataa(!\reg_file|data[12][3]~q ),
	.datab(!\controller|rs2[0]~2_combout ),
	.datac(!\reg_file|data[14][3]~q ),
	.datad(!\reg_file|data[15][3]~q ),
	.datae(!\controller|rs2[1]~3_combout ),
	.dataf(!\reg_file|data[13][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux60~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux60~3 .extended_lut = "off";
defparam \reg_file|Mux60~3 .lut_mask = 64'h111103CFDDDD03CF;
defparam \reg_file|Mux60~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y23_N20
dffeas \reg_file|data[11][3] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[3]~21_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[11][31]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[11][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[11][3] .is_wysiwyg = "true";
defparam \reg_file|data[11][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N30
cyclonev_lcell_comb \reg_file|Mux60~2 (
// Equation(s):
// \reg_file|Mux60~2_combout  = ( \reg_file|data[10][3]~q  & ( \reg_file|data[11][3]~q  & ( ((!\controller|rs2[0]~2_combout  & (\reg_file|data[9][3]~q )) # (\controller|rs2[0]~2_combout  & ((\reg_file|data[8][3]~q )))) # (\controller|rs2[1]~3_combout ) ) ) ) 
// # ( !\reg_file|data[10][3]~q  & ( \reg_file|data[11][3]~q  & ( (!\controller|rs2[0]~2_combout  & (((\controller|rs2[1]~3_combout )) # (\reg_file|data[9][3]~q ))) # (\controller|rs2[0]~2_combout  & (((\reg_file|data[8][3]~q  & !\controller|rs2[1]~3_combout 
// )))) ) ) ) # ( \reg_file|data[10][3]~q  & ( !\reg_file|data[11][3]~q  & ( (!\controller|rs2[0]~2_combout  & (\reg_file|data[9][3]~q  & ((!\controller|rs2[1]~3_combout )))) # (\controller|rs2[0]~2_combout  & (((\controller|rs2[1]~3_combout ) # 
// (\reg_file|data[8][3]~q )))) ) ) ) # ( !\reg_file|data[10][3]~q  & ( !\reg_file|data[11][3]~q  & ( (!\controller|rs2[1]~3_combout  & ((!\controller|rs2[0]~2_combout  & (\reg_file|data[9][3]~q )) # (\controller|rs2[0]~2_combout  & ((\reg_file|data[8][3]~q 
// ))))) ) ) )

	.dataa(!\reg_file|data[9][3]~q ),
	.datab(!\reg_file|data[8][3]~q ),
	.datac(!\controller|rs2[0]~2_combout ),
	.datad(!\controller|rs2[1]~3_combout ),
	.datae(!\reg_file|data[10][3]~q ),
	.dataf(!\reg_file|data[11][3]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux60~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux60~2 .extended_lut = "off";
defparam \reg_file|Mux60~2 .lut_mask = 64'h5300530F53F053FF;
defparam \reg_file|Mux60~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y20_N21
cyclonev_lcell_comb \reg_file|Mux60~0 (
// Equation(s):
// \reg_file|Mux60~0_combout  = ( \controller|rs2[1]~3_combout  & ( \controller|rs2[0]~2_combout  & ( \reg_file|data[2][3]~q  ) ) ) # ( !\controller|rs2[1]~3_combout  & ( \controller|rs2[0]~2_combout  & ( \reg_file|data[0][3]~q  ) ) ) # ( 
// \controller|rs2[1]~3_combout  & ( !\controller|rs2[0]~2_combout  & ( \reg_file|data[3][3]~q  ) ) ) # ( !\controller|rs2[1]~3_combout  & ( !\controller|rs2[0]~2_combout  & ( \reg_file|data[1][3]~q  ) ) )

	.dataa(!\reg_file|data[0][3]~q ),
	.datab(!\reg_file|data[3][3]~q ),
	.datac(!\reg_file|data[1][3]~q ),
	.datad(!\reg_file|data[2][3]~q ),
	.datae(!\controller|rs2[1]~3_combout ),
	.dataf(!\controller|rs2[0]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux60~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux60~0 .extended_lut = "off";
defparam \reg_file|Mux60~0 .lut_mask = 64'h0F0F3333555500FF;
defparam \reg_file|Mux60~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N24
cyclonev_lcell_comb \reg_file|Mux60~4 (
// Equation(s):
// \reg_file|Mux60~4_combout  = ( \reg_file|Mux60~2_combout  & ( \reg_file|Mux60~0_combout  & ( (!\controller|rs2[2]~0_combout ) # ((!\controller|rs2[3]~1_combout  & (\reg_file|Mux60~1_combout )) # (\controller|rs2[3]~1_combout  & ((\reg_file|Mux60~3_combout 
// )))) ) ) ) # ( !\reg_file|Mux60~2_combout  & ( \reg_file|Mux60~0_combout  & ( (!\controller|rs2[2]~0_combout  & (((!\controller|rs2[3]~1_combout )))) # (\controller|rs2[2]~0_combout  & ((!\controller|rs2[3]~1_combout  & (\reg_file|Mux60~1_combout )) # 
// (\controller|rs2[3]~1_combout  & ((\reg_file|Mux60~3_combout ))))) ) ) ) # ( \reg_file|Mux60~2_combout  & ( !\reg_file|Mux60~0_combout  & ( (!\controller|rs2[2]~0_combout  & (((\controller|rs2[3]~1_combout )))) # (\controller|rs2[2]~0_combout  & 
// ((!\controller|rs2[3]~1_combout  & (\reg_file|Mux60~1_combout )) # (\controller|rs2[3]~1_combout  & ((\reg_file|Mux60~3_combout ))))) ) ) ) # ( !\reg_file|Mux60~2_combout  & ( !\reg_file|Mux60~0_combout  & ( (\controller|rs2[2]~0_combout  & 
// ((!\controller|rs2[3]~1_combout  & (\reg_file|Mux60~1_combout )) # (\controller|rs2[3]~1_combout  & ((\reg_file|Mux60~3_combout ))))) ) ) )

	.dataa(!\reg_file|Mux60~1_combout ),
	.datab(!\controller|rs2[2]~0_combout ),
	.datac(!\reg_file|Mux60~3_combout ),
	.datad(!\controller|rs2[3]~1_combout ),
	.datae(!\reg_file|Mux60~2_combout ),
	.dataf(!\reg_file|Mux60~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux60~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux60~4 .extended_lut = "off";
defparam \reg_file|Mux60~4 .lut_mask = 64'h110311CFDD03DDCF;
defparam \reg_file|Mux60~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N3
cyclonev_lcell_comb \rf_wrt_data_mux|out[7]~28 (
// Equation(s):
// \rf_wrt_data_mux|out[7]~28_combout  = ( \controller|pc_sel[1]~0_combout  & ( \alu|Mux2~4_combout  & ( (\pc_plus_4_adder|Add0~13_sumout  & !\controller|rf_wrt_data_sel[0]~0_combout ) ) ) ) # ( \controller|pc_sel[1]~0_combout  & ( !\alu|Mux2~4_combout  & ( 
// (\pc_plus_4_adder|Add0~13_sumout  & !\controller|rf_wrt_data_sel[0]~0_combout ) ) ) ) # ( !\controller|pc_sel[1]~0_combout  & ( !\alu|Mux2~4_combout  & ( (\dataMem|data_rtl_0|auto_generated|ram_block1a7  & \controller|rf_wrt_data_sel[0]~0_combout ) ) ) )

	.dataa(!\pc_plus_4_adder|Add0~13_sumout ),
	.datab(gnd),
	.datac(!\dataMem|data_rtl_0|auto_generated|ram_block1a7 ),
	.datad(!\controller|rf_wrt_data_sel[0]~0_combout ),
	.datae(!\controller|pc_sel[1]~0_combout ),
	.dataf(!\alu|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[7]~28_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[7]~28 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[7]~28 .lut_mask = 64'h000F550000005500;
defparam \rf_wrt_data_mux|out[7]~28 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y21_N36
cyclonev_lcell_comb \rf_wrt_data_mux|out[7]~29 (
// Equation(s):
// \rf_wrt_data_mux|out[7]~29_combout  = ( \dataMem|sw_reg [7] & ( \rf_wrt_data_mux|out[7]~28_combout  ) ) # ( !\dataMem|sw_reg [7] & ( \rf_wrt_data_mux|out[7]~28_combout  ) ) # ( \dataMem|sw_reg [7] & ( !\rf_wrt_data_mux|out[7]~28_combout  & ( 
// ((\rf_wrt_data_mux|out[0]~2_combout  & \alu|Mux24~2_combout )) # (\rf_wrt_data_mux|out[0]~1_combout ) ) ) ) # ( !\dataMem|sw_reg [7] & ( !\rf_wrt_data_mux|out[7]~28_combout  & ( (\rf_wrt_data_mux|out[0]~2_combout  & \alu|Mux24~2_combout ) ) ) )

	.dataa(gnd),
	.datab(!\rf_wrt_data_mux|out[0]~2_combout ),
	.datac(!\alu|Mux24~2_combout ),
	.datad(!\rf_wrt_data_mux|out[0]~1_combout ),
	.datae(!\dataMem|sw_reg [7]),
	.dataf(!\rf_wrt_data_mux|out[7]~28_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[7]~29_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[7]~29 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[7]~29 .lut_mask = 64'h030303FFFFFFFFFF;
defparam \rf_wrt_data_mux|out[7]~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N42
cyclonev_lcell_comb \reg_file|data[9][7]~feeder (
// Equation(s):
// \reg_file|data[9][7]~feeder_combout  = ( \rf_wrt_data_mux|out[7]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[7]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[9][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[9][7]~feeder .extended_lut = "off";
defparam \reg_file|data[9][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[9][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y25_N44
dffeas \reg_file|data[9][7] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[9][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[9][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[9][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[9][7] .is_wysiwyg = "true";
defparam \reg_file|data[9][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y25_N41
dffeas \reg_file|data[10][7] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[7]~29_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[10][31]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[10][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[10][7] .is_wysiwyg = "true";
defparam \reg_file|data[10][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N39
cyclonev_lcell_comb \reg_file|Mux24~2 (
// Equation(s):
// \reg_file|Mux24~2_combout  = ( \reg_file|data[10][7]~q  & ( \reg_file|data[11][7]~q  & ( ((!\controller|rs1[0]~1_combout  & ((\reg_file|data[8][7]~q ))) # (\controller|rs1[0]~1_combout  & (\reg_file|data[9][7]~q ))) # (\controller|rs1[1]~2_combout ) ) ) ) 
// # ( !\reg_file|data[10][7]~q  & ( \reg_file|data[11][7]~q  & ( (!\controller|rs1[1]~2_combout  & ((!\controller|rs1[0]~1_combout  & ((\reg_file|data[8][7]~q ))) # (\controller|rs1[0]~1_combout  & (\reg_file|data[9][7]~q )))) # 
// (\controller|rs1[1]~2_combout  & (((\controller|rs1[0]~1_combout )))) ) ) ) # ( \reg_file|data[10][7]~q  & ( !\reg_file|data[11][7]~q  & ( (!\controller|rs1[1]~2_combout  & ((!\controller|rs1[0]~1_combout  & ((\reg_file|data[8][7]~q ))) # 
// (\controller|rs1[0]~1_combout  & (\reg_file|data[9][7]~q )))) # (\controller|rs1[1]~2_combout  & (((!\controller|rs1[0]~1_combout )))) ) ) ) # ( !\reg_file|data[10][7]~q  & ( !\reg_file|data[11][7]~q  & ( (!\controller|rs1[1]~2_combout  & 
// ((!\controller|rs1[0]~1_combout  & ((\reg_file|data[8][7]~q ))) # (\controller|rs1[0]~1_combout  & (\reg_file|data[9][7]~q )))) ) ) )

	.dataa(!\controller|rs1[1]~2_combout ),
	.datab(!\reg_file|data[9][7]~q ),
	.datac(!\reg_file|data[8][7]~q ),
	.datad(!\controller|rs1[0]~1_combout ),
	.datae(!\reg_file|data[10][7]~q ),
	.dataf(!\reg_file|data[11][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux24~2 .extended_lut = "off";
defparam \reg_file|Mux24~2 .lut_mask = 64'h0A225F220A775F77;
defparam \reg_file|Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N42
cyclonev_lcell_comb \reg_file|data[7][7]~feeder (
// Equation(s):
// \reg_file|data[7][7]~feeder_combout  = \rf_wrt_data_mux|out[7]~29_combout 

	.dataa(gnd),
	.datab(!\rf_wrt_data_mux|out[7]~29_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[7][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[7][7]~feeder .extended_lut = "off";
defparam \reg_file|data[7][7]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file|data[7][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N44
dffeas \reg_file|data[7][7] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[7][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[7][31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[7][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[7][7] .is_wysiwyg = "true";
defparam \reg_file|data[7][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y23_N5
dffeas \reg_file|data[4][7] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[7]~29_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[4][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[4][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[4][7] .is_wysiwyg = "true";
defparam \reg_file|data[4][7] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N44
dffeas \reg_file|data[6][7] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[7]~29_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[6][31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[6][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[6][7] .is_wysiwyg = "true";
defparam \reg_file|data[6][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N39
cyclonev_lcell_comb \reg_file|Mux24~1 (
// Equation(s):
// \reg_file|Mux24~1_combout  = ( \reg_file|data[4][7]~q  & ( \reg_file|data[6][7]~q  & ( (!\controller|rs1[0]~1_combout ) # ((!\controller|rs1[1]~2_combout  & (\reg_file|data[5][7]~q )) # (\controller|rs1[1]~2_combout  & ((\reg_file|data[7][7]~q )))) ) ) ) 
// # ( !\reg_file|data[4][7]~q  & ( \reg_file|data[6][7]~q  & ( (!\controller|rs1[0]~1_combout  & (((\controller|rs1[1]~2_combout )))) # (\controller|rs1[0]~1_combout  & ((!\controller|rs1[1]~2_combout  & (\reg_file|data[5][7]~q )) # 
// (\controller|rs1[1]~2_combout  & ((\reg_file|data[7][7]~q ))))) ) ) ) # ( \reg_file|data[4][7]~q  & ( !\reg_file|data[6][7]~q  & ( (!\controller|rs1[0]~1_combout  & (((!\controller|rs1[1]~2_combout )))) # (\controller|rs1[0]~1_combout  & 
// ((!\controller|rs1[1]~2_combout  & (\reg_file|data[5][7]~q )) # (\controller|rs1[1]~2_combout  & ((\reg_file|data[7][7]~q ))))) ) ) ) # ( !\reg_file|data[4][7]~q  & ( !\reg_file|data[6][7]~q  & ( (\controller|rs1[0]~1_combout  & 
// ((!\controller|rs1[1]~2_combout  & (\reg_file|data[5][7]~q )) # (\controller|rs1[1]~2_combout  & ((\reg_file|data[7][7]~q ))))) ) ) )

	.dataa(!\reg_file|data[5][7]~q ),
	.datab(!\controller|rs1[0]~1_combout ),
	.datac(!\reg_file|data[7][7]~q ),
	.datad(!\controller|rs1[1]~2_combout ),
	.datae(!\reg_file|data[4][7]~q ),
	.dataf(!\reg_file|data[6][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux24~1 .extended_lut = "off";
defparam \reg_file|Mux24~1 .lut_mask = 64'h1103DD0311CFDDCF;
defparam \reg_file|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y19_N57
cyclonev_lcell_comb \reg_file|data[12][7]~feeder (
// Equation(s):
// \reg_file|data[12][7]~feeder_combout  = ( \rf_wrt_data_mux|out[7]~29_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[7]~29_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[12][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[12][7]~feeder .extended_lut = "off";
defparam \reg_file|data[12][7]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[12][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y19_N59
dffeas \reg_file|data[12][7] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[12][7]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[12][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[12][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[12][7] .is_wysiwyg = "true";
defparam \reg_file|data[12][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N12
cyclonev_lcell_comb \reg_file|Mux24~3 (
// Equation(s):
// \reg_file|Mux24~3_combout  = ( \reg_file|data[13][7]~q  & ( \reg_file|data[14][7]~q  & ( (!\controller|rs1[1]~2_combout  & (((\reg_file|data[12][7]~q )) # (\controller|rs1[0]~1_combout ))) # (\controller|rs1[1]~2_combout  & ((!\controller|rs1[0]~1_combout 
// ) # ((\reg_file|data[15][7]~q )))) ) ) ) # ( !\reg_file|data[13][7]~q  & ( \reg_file|data[14][7]~q  & ( (!\controller|rs1[1]~2_combout  & (!\controller|rs1[0]~1_combout  & (\reg_file|data[12][7]~q ))) # (\controller|rs1[1]~2_combout  & 
// ((!\controller|rs1[0]~1_combout ) # ((\reg_file|data[15][7]~q )))) ) ) ) # ( \reg_file|data[13][7]~q  & ( !\reg_file|data[14][7]~q  & ( (!\controller|rs1[1]~2_combout  & (((\reg_file|data[12][7]~q )) # (\controller|rs1[0]~1_combout ))) # 
// (\controller|rs1[1]~2_combout  & (\controller|rs1[0]~1_combout  & ((\reg_file|data[15][7]~q )))) ) ) ) # ( !\reg_file|data[13][7]~q  & ( !\reg_file|data[14][7]~q  & ( (!\controller|rs1[1]~2_combout  & (!\controller|rs1[0]~1_combout  & 
// (\reg_file|data[12][7]~q ))) # (\controller|rs1[1]~2_combout  & (\controller|rs1[0]~1_combout  & ((\reg_file|data[15][7]~q )))) ) ) )

	.dataa(!\controller|rs1[1]~2_combout ),
	.datab(!\controller|rs1[0]~1_combout ),
	.datac(!\reg_file|data[12][7]~q ),
	.datad(!\reg_file|data[15][7]~q ),
	.datae(!\reg_file|data[13][7]~q ),
	.dataf(!\reg_file|data[14][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux24~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux24~3 .extended_lut = "off";
defparam \reg_file|Mux24~3 .lut_mask = 64'h08192A3B4C5D6E7F;
defparam \reg_file|Mux24~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y25_N6
cyclonev_lcell_comb \reg_file|Mux24~4 (
// Equation(s):
// \reg_file|Mux24~4_combout  = ( \reg_file|Mux24~1_combout  & ( \reg_file|Mux24~3_combout  & ( ((!\controller|rs1[3]~4_combout  & (\reg_file|Mux24~0_combout )) # (\controller|rs1[3]~4_combout  & ((\reg_file|Mux24~2_combout )))) # 
// (\controller|rs1[2]~3_combout ) ) ) ) # ( !\reg_file|Mux24~1_combout  & ( \reg_file|Mux24~3_combout  & ( (!\controller|rs1[3]~4_combout  & (\reg_file|Mux24~0_combout  & ((!\controller|rs1[2]~3_combout )))) # (\controller|rs1[3]~4_combout  & 
// (((\controller|rs1[2]~3_combout ) # (\reg_file|Mux24~2_combout )))) ) ) ) # ( \reg_file|Mux24~1_combout  & ( !\reg_file|Mux24~3_combout  & ( (!\controller|rs1[3]~4_combout  & (((\controller|rs1[2]~3_combout )) # (\reg_file|Mux24~0_combout ))) # 
// (\controller|rs1[3]~4_combout  & (((\reg_file|Mux24~2_combout  & !\controller|rs1[2]~3_combout )))) ) ) ) # ( !\reg_file|Mux24~1_combout  & ( !\reg_file|Mux24~3_combout  & ( (!\controller|rs1[2]~3_combout  & ((!\controller|rs1[3]~4_combout  & 
// (\reg_file|Mux24~0_combout )) # (\controller|rs1[3]~4_combout  & ((\reg_file|Mux24~2_combout ))))) ) ) )

	.dataa(!\reg_file|Mux24~0_combout ),
	.datab(!\reg_file|Mux24~2_combout ),
	.datac(!\controller|rs1[3]~4_combout ),
	.datad(!\controller|rs1[2]~3_combout ),
	.datae(!\reg_file|Mux24~1_combout ),
	.dataf(!\reg_file|Mux24~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux24~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux24~4 .extended_lut = "off";
defparam \reg_file|Mux24~4 .lut_mask = 64'h530053F0530F53FF;
defparam \reg_file|Mux24~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N36
cyclonev_lcell_comb \alu|Add1~25 (
// Equation(s):
// \alu|Add1~25_sumout  = SUM(( !\alu_in2_mux|out[7]~20_combout  ) + ( \reg_file|Mux24~4_combout  ) + ( \alu|Add1~22  ))
// \alu|Add1~26  = CARRY(( !\alu_in2_mux|out[7]~20_combout  ) + ( \reg_file|Mux24~4_combout  ) + ( \alu|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|Mux24~4_combout ),
	.datad(!\alu_in2_mux|out[7]~20_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\alu|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~25_sumout ),
	.cout(\alu|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~25 .extended_lut = "off";
defparam \alu|Add1~25 .lut_mask = 64'h0000F0F00000FF00;
defparam \alu|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y25_N18
cyclonev_lcell_comb \alu|Mux23~0 (
// Equation(s):
// \alu|Mux23~0_combout  = ( !\alu_in2_mux|out[8]~17_combout  & ( !\reg_file|Mux23~4_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\reg_file|Mux23~4_combout ),
	.datae(gnd),
	.dataf(!\alu_in2_mux|out[8]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux23~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux23~0 .extended_lut = "off";
defparam \alu|Mux23~0 .lut_mask = 64'hFF00FF0000000000;
defparam \alu|Mux23~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N30
cyclonev_lcell_comb \alu|Mux23~1 (
// Equation(s):
// \alu|Mux23~1_combout  = ( \alu|Add0~37_sumout  & ( \controller|WideOr3~2_combout  & ( (\alu|Mux29~1_combout  & ((!\controller|WideOr2~2_combout  & (\alu|Add1~37_sumout )) # (\controller|WideOr2~2_combout  & ((!\alu|Mux23~0_combout ))))) ) ) ) # ( 
// !\alu|Add0~37_sumout  & ( \controller|WideOr3~2_combout  & ( (\alu|Mux29~1_combout  & ((!\controller|WideOr2~2_combout  & (\alu|Add1~37_sumout )) # (\controller|WideOr2~2_combout  & ((!\alu|Mux23~0_combout ))))) ) ) ) # ( \alu|Add0~37_sumout  & ( 
// !\controller|WideOr3~2_combout  & ( (\alu|Mux29~1_combout  & ((!\alu|Mux23~0_combout ) # (!\controller|WideOr2~2_combout ))) ) ) ) # ( !\alu|Add0~37_sumout  & ( !\controller|WideOr3~2_combout  & ( (\alu|Mux29~1_combout  & (!\alu|Mux23~0_combout  & 
// \controller|WideOr2~2_combout )) ) ) )

	.dataa(!\alu|Mux29~1_combout ),
	.datab(!\alu|Add1~37_sumout ),
	.datac(!\alu|Mux23~0_combout ),
	.datad(!\controller|WideOr2~2_combout ),
	.datae(!\alu|Add0~37_sumout ),
	.dataf(!\controller|WideOr3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux23~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux23~1 .extended_lut = "off";
defparam \alu|Mux23~1 .lut_mask = 64'h0050555011501150;
defparam \alu|Mux23~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N18
cyclonev_lcell_comb \alu|Mux23~3 (
// Equation(s):
// \alu|Mux23~3_combout  = ( \alu|Mux23~1_combout  ) # ( !\alu|Mux23~1_combout  & ( \alu|Mux23~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu|Mux23~2_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux23~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux23~3 .extended_lut = "off";
defparam \alu|Mux23~3 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \alu|Mux23~3 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X33_Y0_N92
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X21_Y16_N55
dffeas \dataMem|sw_reg[8] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|sw_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|sw_reg [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|sw_reg[8] .is_wysiwyg = "true";
defparam \dataMem|sw_reg[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N6
cyclonev_lcell_comb \rf_wrt_data_mux|out[8]~30 (
// Equation(s):
// \rf_wrt_data_mux|out[8]~30_combout  = ( \dataMem|data_rtl_0|auto_generated|ram_block1a8~portadataout  & ( \alu|Mux2~4_combout  & ( (\pc_plus_4_adder|Add0~25_sumout  & (!\controller|rf_wrt_data_sel[0]~0_combout  & \controller|pc_sel[1]~0_combout )) ) ) ) # 
// ( !\dataMem|data_rtl_0|auto_generated|ram_block1a8~portadataout  & ( \alu|Mux2~4_combout  & ( (\pc_plus_4_adder|Add0~25_sumout  & (!\controller|rf_wrt_data_sel[0]~0_combout  & \controller|pc_sel[1]~0_combout )) ) ) ) # ( 
// \dataMem|data_rtl_0|auto_generated|ram_block1a8~portadataout  & ( !\alu|Mux2~4_combout  & ( (!\controller|rf_wrt_data_sel[0]~0_combout  & (\pc_plus_4_adder|Add0~25_sumout  & \controller|pc_sel[1]~0_combout )) # (\controller|rf_wrt_data_sel[0]~0_combout  & 
// ((!\controller|pc_sel[1]~0_combout ))) ) ) ) # ( !\dataMem|data_rtl_0|auto_generated|ram_block1a8~portadataout  & ( !\alu|Mux2~4_combout  & ( (\pc_plus_4_adder|Add0~25_sumout  & (!\controller|rf_wrt_data_sel[0]~0_combout  & \controller|pc_sel[1]~0_combout 
// )) ) ) )

	.dataa(!\pc_plus_4_adder|Add0~25_sumout ),
	.datab(gnd),
	.datac(!\controller|rf_wrt_data_sel[0]~0_combout ),
	.datad(!\controller|pc_sel[1]~0_combout ),
	.datae(!\dataMem|data_rtl_0|auto_generated|ram_block1a8~portadataout ),
	.dataf(!\alu|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[8]~30_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[8]~30 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[8]~30 .lut_mask = 64'h00500F5000500050;
defparam \rf_wrt_data_mux|out[8]~30 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N33
cyclonev_lcell_comb \rf_wrt_data_mux|out[8]~31 (
// Equation(s):
// \rf_wrt_data_mux|out[8]~31_combout  = ( \dataMem|sw_reg [8] & ( \rf_wrt_data_mux|out[8]~30_combout  ) ) # ( !\dataMem|sw_reg [8] & ( \rf_wrt_data_mux|out[8]~30_combout  ) ) # ( \dataMem|sw_reg [8] & ( !\rf_wrt_data_mux|out[8]~30_combout  & ( 
// ((\rf_wrt_data_mux|out[0]~2_combout  & \alu|Mux23~3_combout )) # (\rf_wrt_data_mux|out[0]~1_combout ) ) ) ) # ( !\dataMem|sw_reg [8] & ( !\rf_wrt_data_mux|out[8]~30_combout  & ( (\rf_wrt_data_mux|out[0]~2_combout  & \alu|Mux23~3_combout ) ) ) )

	.dataa(!\rf_wrt_data_mux|out[0]~1_combout ),
	.datab(gnd),
	.datac(!\rf_wrt_data_mux|out[0]~2_combout ),
	.datad(!\alu|Mux23~3_combout ),
	.datae(!\dataMem|sw_reg [8]),
	.dataf(!\rf_wrt_data_mux|out[8]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[8]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[8]~31 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[8]~31 .lut_mask = 64'h000F555FFFFFFFFF;
defparam \rf_wrt_data_mux|out[8]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y23_N0
cyclonev_lcell_comb \reg_file|data[4][8]~feeder (
// Equation(s):
// \reg_file|data[4][8]~feeder_combout  = \rf_wrt_data_mux|out[8]~31_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf_wrt_data_mux|out[8]~31_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[4][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[4][8]~feeder .extended_lut = "off";
defparam \reg_file|data[4][8]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|data[4][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y23_N2
dffeas \reg_file|data[4][8] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[4][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[4][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[4][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[4][8] .is_wysiwyg = "true";
defparam \reg_file|data[4][8] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y26_N50
dffeas \reg_file|data[8][8] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[8]~31_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[8][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[8][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[8][8] .is_wysiwyg = "true";
defparam \reg_file|data[8][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y25_N18
cyclonev_lcell_comb \reg_file|Mux55~0 (
// Equation(s):
// \reg_file|Mux55~0_combout  = ( \controller|rs2[3]~1_combout  & ( \reg_file|data[0][8]~q  & ( (!\controller|rs2[2]~0_combout  & ((\reg_file|data[8][8]~q ))) # (\controller|rs2[2]~0_combout  & (\reg_file|data[12][8]~q )) ) ) ) # ( 
// !\controller|rs2[3]~1_combout  & ( \reg_file|data[0][8]~q  & ( (!\controller|rs2[2]~0_combout ) # (\reg_file|data[4][8]~q ) ) ) ) # ( \controller|rs2[3]~1_combout  & ( !\reg_file|data[0][8]~q  & ( (!\controller|rs2[2]~0_combout  & ((\reg_file|data[8][8]~q 
// ))) # (\controller|rs2[2]~0_combout  & (\reg_file|data[12][8]~q )) ) ) ) # ( !\controller|rs2[3]~1_combout  & ( !\reg_file|data[0][8]~q  & ( (\reg_file|data[4][8]~q  & \controller|rs2[2]~0_combout ) ) ) )

	.dataa(!\reg_file|data[12][8]~q ),
	.datab(!\reg_file|data[4][8]~q ),
	.datac(!\reg_file|data[8][8]~q ),
	.datad(!\controller|rs2[2]~0_combout ),
	.datae(!\controller|rs2[3]~1_combout ),
	.dataf(!\reg_file|data[0][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux55~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux55~0 .extended_lut = "off";
defparam \reg_file|Mux55~0 .lut_mask = 64'h00330F55FF330F55;
defparam \reg_file|Mux55~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y23_N20
dffeas \reg_file|data[9][8] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[8]~31_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[9][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[9][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[9][8] .is_wysiwyg = "true";
defparam \reg_file|data[9][8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N21
cyclonev_lcell_comb \reg_file|Mux55~1 (
// Equation(s):
// \reg_file|Mux55~1_combout  = ( \controller|rs2[2]~0_combout  & ( \reg_file|data[9][8]~q  & ( (!\controller|rs2[3]~1_combout  & (\reg_file|data[5][8]~q )) # (\controller|rs2[3]~1_combout  & ((\reg_file|data[13][8]~q ))) ) ) ) # ( 
// !\controller|rs2[2]~0_combout  & ( \reg_file|data[9][8]~q  & ( (\reg_file|data[1][8]~q ) # (\controller|rs2[3]~1_combout ) ) ) ) # ( \controller|rs2[2]~0_combout  & ( !\reg_file|data[9][8]~q  & ( (!\controller|rs2[3]~1_combout  & (\reg_file|data[5][8]~q 
// )) # (\controller|rs2[3]~1_combout  & ((\reg_file|data[13][8]~q ))) ) ) ) # ( !\controller|rs2[2]~0_combout  & ( !\reg_file|data[9][8]~q  & ( (!\controller|rs2[3]~1_combout  & \reg_file|data[1][8]~q ) ) ) )

	.dataa(!\reg_file|data[5][8]~q ),
	.datab(!\controller|rs2[3]~1_combout ),
	.datac(!\reg_file|data[1][8]~q ),
	.datad(!\reg_file|data[13][8]~q ),
	.datae(!\controller|rs2[2]~0_combout ),
	.dataf(!\reg_file|data[9][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux55~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux55~1 .extended_lut = "off";
defparam \reg_file|Mux55~1 .lut_mask = 64'h0C0C44773F3F4477;
defparam \reg_file|Mux55~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N45
cyclonev_lcell_comb \reg_file|Mux55~3 (
// Equation(s):
// \reg_file|Mux55~3_combout  = ( \controller|rs2[2]~0_combout  & ( \reg_file|data[11][8]~q  & ( (!\controller|rs2[3]~1_combout  & (\reg_file|data[7][8]~q )) # (\controller|rs2[3]~1_combout  & ((\reg_file|data[15][8]~q ))) ) ) ) # ( 
// !\controller|rs2[2]~0_combout  & ( \reg_file|data[11][8]~q  & ( (\reg_file|data[3][8]~q ) # (\controller|rs2[3]~1_combout ) ) ) ) # ( \controller|rs2[2]~0_combout  & ( !\reg_file|data[11][8]~q  & ( (!\controller|rs2[3]~1_combout  & (\reg_file|data[7][8]~q 
// )) # (\controller|rs2[3]~1_combout  & ((\reg_file|data[15][8]~q ))) ) ) ) # ( !\controller|rs2[2]~0_combout  & ( !\reg_file|data[11][8]~q  & ( (!\controller|rs2[3]~1_combout  & \reg_file|data[3][8]~q ) ) ) )

	.dataa(!\reg_file|data[7][8]~q ),
	.datab(!\controller|rs2[3]~1_combout ),
	.datac(!\reg_file|data[15][8]~q ),
	.datad(!\reg_file|data[3][8]~q ),
	.datae(!\controller|rs2[2]~0_combout ),
	.dataf(!\reg_file|data[11][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux55~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux55~3 .extended_lut = "off";
defparam \reg_file|Mux55~3 .lut_mask = 64'h00CC474733FF4747;
defparam \reg_file|Mux55~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N41
dffeas \reg_file|data[2][8] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[8]~31_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[2][31]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[2][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[2][8] .is_wysiwyg = "true";
defparam \reg_file|data[2][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y25_N15
cyclonev_lcell_comb \reg_file|data[14][8]~feeder (
// Equation(s):
// \reg_file|data[14][8]~feeder_combout  = ( \rf_wrt_data_mux|out[8]~31_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[8]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[14][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[14][8]~feeder .extended_lut = "off";
defparam \reg_file|data[14][8]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[14][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y25_N17
dffeas \reg_file|data[14][8] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[14][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[14][31]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[14][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[14][8] .is_wysiwyg = "true";
defparam \reg_file|data[14][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y21_N42
cyclonev_lcell_comb \reg_file|data[6][8]~feeder (
// Equation(s):
// \reg_file|data[6][8]~feeder_combout  = \rf_wrt_data_mux|out[8]~31_combout 

	.dataa(gnd),
	.datab(!\rf_wrt_data_mux|out[8]~31_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[6][8]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[6][8]~feeder .extended_lut = "off";
defparam \reg_file|data[6][8]~feeder .lut_mask = 64'h3333333333333333;
defparam \reg_file|data[6][8]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y21_N44
dffeas \reg_file|data[6][8] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[6][8]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[6][31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[6][8]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[6][8] .is_wysiwyg = "true";
defparam \reg_file|data[6][8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y25_N54
cyclonev_lcell_comb \reg_file|Mux55~2 (
// Equation(s):
// \reg_file|Mux55~2_combout  = ( \controller|rs2[3]~1_combout  & ( \reg_file|data[6][8]~q  & ( (!\controller|rs2[2]~0_combout  & (\reg_file|data[10][8]~q )) # (\controller|rs2[2]~0_combout  & ((\reg_file|data[14][8]~q ))) ) ) ) # ( 
// !\controller|rs2[3]~1_combout  & ( \reg_file|data[6][8]~q  & ( (\reg_file|data[2][8]~q ) # (\controller|rs2[2]~0_combout ) ) ) ) # ( \controller|rs2[3]~1_combout  & ( !\reg_file|data[6][8]~q  & ( (!\controller|rs2[2]~0_combout  & (\reg_file|data[10][8]~q 
// )) # (\controller|rs2[2]~0_combout  & ((\reg_file|data[14][8]~q ))) ) ) ) # ( !\controller|rs2[3]~1_combout  & ( !\reg_file|data[6][8]~q  & ( (!\controller|rs2[2]~0_combout  & \reg_file|data[2][8]~q ) ) ) )

	.dataa(!\reg_file|data[10][8]~q ),
	.datab(!\controller|rs2[2]~0_combout ),
	.datac(!\reg_file|data[2][8]~q ),
	.datad(!\reg_file|data[14][8]~q ),
	.datae(!\controller|rs2[3]~1_combout ),
	.dataf(!\reg_file|data[6][8]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux55~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux55~2 .extended_lut = "off";
defparam \reg_file|Mux55~2 .lut_mask = 64'h0C0C44773F3F4477;
defparam \reg_file|Mux55~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N51
cyclonev_lcell_comb \reg_file|Mux55~4 (
// Equation(s):
// \reg_file|Mux55~4_combout  = ( \reg_file|Mux55~3_combout  & ( \reg_file|Mux55~2_combout  & ( ((!\controller|rs2[0]~2_combout  & ((\reg_file|Mux55~1_combout ))) # (\controller|rs2[0]~2_combout  & (\reg_file|Mux55~0_combout ))) # 
// (\controller|rs2[1]~3_combout ) ) ) ) # ( !\reg_file|Mux55~3_combout  & ( \reg_file|Mux55~2_combout  & ( (!\controller|rs2[0]~2_combout  & (((!\controller|rs2[1]~3_combout  & \reg_file|Mux55~1_combout )))) # (\controller|rs2[0]~2_combout  & 
// (((\controller|rs2[1]~3_combout )) # (\reg_file|Mux55~0_combout ))) ) ) ) # ( \reg_file|Mux55~3_combout  & ( !\reg_file|Mux55~2_combout  & ( (!\controller|rs2[0]~2_combout  & (((\reg_file|Mux55~1_combout ) # (\controller|rs2[1]~3_combout )))) # 
// (\controller|rs2[0]~2_combout  & (\reg_file|Mux55~0_combout  & (!\controller|rs2[1]~3_combout ))) ) ) ) # ( !\reg_file|Mux55~3_combout  & ( !\reg_file|Mux55~2_combout  & ( (!\controller|rs2[1]~3_combout  & ((!\controller|rs2[0]~2_combout  & 
// ((\reg_file|Mux55~1_combout ))) # (\controller|rs2[0]~2_combout  & (\reg_file|Mux55~0_combout )))) ) ) )

	.dataa(!\controller|rs2[0]~2_combout ),
	.datab(!\reg_file|Mux55~0_combout ),
	.datac(!\controller|rs2[1]~3_combout ),
	.datad(!\reg_file|Mux55~1_combout ),
	.datae(!\reg_file|Mux55~3_combout ),
	.dataf(!\reg_file|Mux55~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux55~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux55~4 .extended_lut = "off";
defparam \reg_file|Mux55~4 .lut_mask = 64'h10B01ABA15B51FBF;
defparam \reg_file|Mux55~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X18_Y25_N24
cyclonev_lcell_comb \rf_wrt_data_mux|out[11]~34 (
// Equation(s):
// \rf_wrt_data_mux|out[11]~34_combout  = ( \alu|Mux20~3_combout  & ( \rf_wrt_data_mux|out[12]~8_combout  & ( (\pc_plus_4_adder|Add0~41_sumout  & !\controller|rf_wrt_data_sel[0]~0_combout ) ) ) ) # ( !\alu|Mux20~3_combout  & ( 
// \rf_wrt_data_mux|out[12]~8_combout  & ( (\pc_plus_4_adder|Add0~41_sumout  & !\controller|rf_wrt_data_sel[0]~0_combout ) ) ) ) # ( \alu|Mux20~3_combout  & ( !\rf_wrt_data_mux|out[12]~8_combout  & ( (!\controller|rf_wrt_data_sel[0]~0_combout ) # 
// (\dataMem|data_rtl_0|auto_generated|ram_block1a11 ) ) ) ) # ( !\alu|Mux20~3_combout  & ( !\rf_wrt_data_mux|out[12]~8_combout  & ( (\dataMem|data_rtl_0|auto_generated|ram_block1a11  & \controller|rf_wrt_data_sel[0]~0_combout ) ) ) )

	.dataa(!\pc_plus_4_adder|Add0~41_sumout ),
	.datab(!\dataMem|data_rtl_0|auto_generated|ram_block1a11 ),
	.datac(gnd),
	.datad(!\controller|rf_wrt_data_sel[0]~0_combout ),
	.datae(!\alu|Mux20~3_combout ),
	.dataf(!\rf_wrt_data_mux|out[12]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[11]~34_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[11]~34 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[11]~34 .lut_mask = 64'h0033FF3355005500;
defparam \rf_wrt_data_mux|out[11]~34 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y25_N21
cyclonev_lcell_comb \reg_file|data[4][11]~feeder (
// Equation(s):
// \reg_file|data[4][11]~feeder_combout  = \rf_wrt_data_mux|out[11]~34_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(!\rf_wrt_data_mux|out[11]~34_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[4][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[4][11]~feeder .extended_lut = "off";
defparam \reg_file|data[4][11]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \reg_file|data[4][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y25_N23
dffeas \reg_file|data[4][11] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[4][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[4][31]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[4][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[4][11] .is_wysiwyg = "true";
defparam \reg_file|data[4][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y25_N38
dffeas \reg_file|data[5][11] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[11]~34_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[5][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[5][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[5][11] .is_wysiwyg = "true";
defparam \reg_file|data[5][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y25_N44
dffeas \reg_file|data[6][11] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[11]~34_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[6][31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[6][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[6][11] .is_wysiwyg = "true";
defparam \reg_file|data[6][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y25_N20
dffeas \reg_file|data[7][11] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[11]~34_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[7][31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[7][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[7][11] .is_wysiwyg = "true";
defparam \reg_file|data[7][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y25_N42
cyclonev_lcell_comb \reg_file|Mux52~1 (
// Equation(s):
// \reg_file|Mux52~1_combout  = ( \reg_file|data[6][11]~q  & ( \reg_file|data[7][11]~q  & ( ((!\controller|rs2[0]~2_combout  & ((\reg_file|data[5][11]~q ))) # (\controller|rs2[0]~2_combout  & (\reg_file|data[4][11]~q ))) # (\controller|rs2[1]~3_combout ) ) ) 
// ) # ( !\reg_file|data[6][11]~q  & ( \reg_file|data[7][11]~q  & ( (!\controller|rs2[0]~2_combout  & (((\reg_file|data[5][11]~q )) # (\controller|rs2[1]~3_combout ))) # (\controller|rs2[0]~2_combout  & (!\controller|rs2[1]~3_combout  & 
// (\reg_file|data[4][11]~q ))) ) ) ) # ( \reg_file|data[6][11]~q  & ( !\reg_file|data[7][11]~q  & ( (!\controller|rs2[0]~2_combout  & (!\controller|rs2[1]~3_combout  & ((\reg_file|data[5][11]~q )))) # (\controller|rs2[0]~2_combout  & 
// (((\reg_file|data[4][11]~q )) # (\controller|rs2[1]~3_combout ))) ) ) ) # ( !\reg_file|data[6][11]~q  & ( !\reg_file|data[7][11]~q  & ( (!\controller|rs2[1]~3_combout  & ((!\controller|rs2[0]~2_combout  & ((\reg_file|data[5][11]~q ))) # 
// (\controller|rs2[0]~2_combout  & (\reg_file|data[4][11]~q )))) ) ) )

	.dataa(!\controller|rs2[0]~2_combout ),
	.datab(!\controller|rs2[1]~3_combout ),
	.datac(!\reg_file|data[4][11]~q ),
	.datad(!\reg_file|data[5][11]~q ),
	.datae(!\reg_file|data[6][11]~q ),
	.dataf(!\reg_file|data[7][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux52~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux52~1 .extended_lut = "off";
defparam \reg_file|Mux52~1 .lut_mask = 64'h048C159D26AE37BF;
defparam \reg_file|Mux52~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y24_N8
dffeas \reg_file|data[9][11] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[11]~34_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[9][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[9][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[9][11] .is_wysiwyg = "true";
defparam \reg_file|data[9][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y25_N27
cyclonev_lcell_comb \reg_file|data[8][11]~feeder (
// Equation(s):
// \reg_file|data[8][11]~feeder_combout  = ( \rf_wrt_data_mux|out[11]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[11]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[8][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[8][11]~feeder .extended_lut = "off";
defparam \reg_file|data[8][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[8][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y25_N29
dffeas \reg_file|data[8][11] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[8][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[8][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[8][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[8][11] .is_wysiwyg = "true";
defparam \reg_file|data[8][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N19
dffeas \reg_file|data[11][11] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[11]~34_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[11][31]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[11][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[11][11] .is_wysiwyg = "true";
defparam \reg_file|data[11][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y25_N30
cyclonev_lcell_comb \reg_file|data[10][11]~feeder (
// Equation(s):
// \reg_file|data[10][11]~feeder_combout  = ( \rf_wrt_data_mux|out[11]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[11]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[10][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[10][11]~feeder .extended_lut = "off";
defparam \reg_file|data[10][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[10][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y25_N32
dffeas \reg_file|data[10][11] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[10][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[10][31]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[10][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[10][11] .is_wysiwyg = "true";
defparam \reg_file|data[10][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N18
cyclonev_lcell_comb \reg_file|Mux52~2 (
// Equation(s):
// \reg_file|Mux52~2_combout  = ( \reg_file|data[11][11]~q  & ( \reg_file|data[10][11]~q  & ( ((!\controller|rs2[0]~2_combout  & (\reg_file|data[9][11]~q )) # (\controller|rs2[0]~2_combout  & ((\reg_file|data[8][11]~q )))) # (\controller|rs2[1]~3_combout ) ) 
// ) ) # ( !\reg_file|data[11][11]~q  & ( \reg_file|data[10][11]~q  & ( (!\controller|rs2[1]~3_combout  & ((!\controller|rs2[0]~2_combout  & (\reg_file|data[9][11]~q )) # (\controller|rs2[0]~2_combout  & ((\reg_file|data[8][11]~q ))))) # 
// (\controller|rs2[1]~3_combout  & (((\controller|rs2[0]~2_combout )))) ) ) ) # ( \reg_file|data[11][11]~q  & ( !\reg_file|data[10][11]~q  & ( (!\controller|rs2[1]~3_combout  & ((!\controller|rs2[0]~2_combout  & (\reg_file|data[9][11]~q )) # 
// (\controller|rs2[0]~2_combout  & ((\reg_file|data[8][11]~q ))))) # (\controller|rs2[1]~3_combout  & (((!\controller|rs2[0]~2_combout )))) ) ) ) # ( !\reg_file|data[11][11]~q  & ( !\reg_file|data[10][11]~q  & ( (!\controller|rs2[1]~3_combout  & 
// ((!\controller|rs2[0]~2_combout  & (\reg_file|data[9][11]~q )) # (\controller|rs2[0]~2_combout  & ((\reg_file|data[8][11]~q ))))) ) ) )

	.dataa(!\controller|rs2[1]~3_combout ),
	.datab(!\reg_file|data[9][11]~q ),
	.datac(!\reg_file|data[8][11]~q ),
	.datad(!\controller|rs2[0]~2_combout ),
	.datae(!\reg_file|data[11][11]~q ),
	.dataf(!\reg_file|data[10][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux52~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux52~2 .extended_lut = "off";
defparam \reg_file|Mux52~2 .lut_mask = 64'h220A770A225F775F;
defparam \reg_file|Mux52~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y21_N26
dffeas \reg_file|data[1][11] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[11]~34_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[1][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[1][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[1][11] .is_wysiwyg = "true";
defparam \reg_file|data[1][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y17_N37
dffeas \reg_file|data[3][11] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[11]~34_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[3][31]~12_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[3][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[3][11] .is_wysiwyg = "true";
defparam \reg_file|data[3][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N6
cyclonev_lcell_comb \reg_file|data[0][11]~feeder (
// Equation(s):
// \reg_file|data[0][11]~feeder_combout  = ( \rf_wrt_data_mux|out[11]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[11]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[0][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[0][11]~feeder .extended_lut = "off";
defparam \reg_file|data[0][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[0][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y26_N8
dffeas \reg_file|data[0][11] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[0][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[0][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[0][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[0][11] .is_wysiwyg = "true";
defparam \reg_file|data[0][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y17_N36
cyclonev_lcell_comb \reg_file|Mux52~0 (
// Equation(s):
// \reg_file|Mux52~0_combout  = ( \reg_file|data[3][11]~q  & ( \reg_file|data[0][11]~q  & ( (!\controller|rs2[1]~3_combout  & (((\controller|rs2[0]~2_combout ) # (\reg_file|data[1][11]~q )))) # (\controller|rs2[1]~3_combout  & 
// (((!\controller|rs2[0]~2_combout )) # (\reg_file|data[2][11]~q ))) ) ) ) # ( !\reg_file|data[3][11]~q  & ( \reg_file|data[0][11]~q  & ( (!\controller|rs2[1]~3_combout  & (((\controller|rs2[0]~2_combout ) # (\reg_file|data[1][11]~q )))) # 
// (\controller|rs2[1]~3_combout  & (\reg_file|data[2][11]~q  & ((\controller|rs2[0]~2_combout )))) ) ) ) # ( \reg_file|data[3][11]~q  & ( !\reg_file|data[0][11]~q  & ( (!\controller|rs2[1]~3_combout  & (((\reg_file|data[1][11]~q  & 
// !\controller|rs2[0]~2_combout )))) # (\controller|rs2[1]~3_combout  & (((!\controller|rs2[0]~2_combout )) # (\reg_file|data[2][11]~q ))) ) ) ) # ( !\reg_file|data[3][11]~q  & ( !\reg_file|data[0][11]~q  & ( (!\controller|rs2[1]~3_combout  & 
// (((\reg_file|data[1][11]~q  & !\controller|rs2[0]~2_combout )))) # (\controller|rs2[1]~3_combout  & (\reg_file|data[2][11]~q  & ((\controller|rs2[0]~2_combout )))) ) ) )

	.dataa(!\reg_file|data[2][11]~q ),
	.datab(!\reg_file|data[1][11]~q ),
	.datac(!\controller|rs2[1]~3_combout ),
	.datad(!\controller|rs2[0]~2_combout ),
	.datae(!\reg_file|data[3][11]~q ),
	.dataf(!\reg_file|data[0][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux52~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux52~0 .extended_lut = "off";
defparam \reg_file|Mux52~0 .lut_mask = 64'h30053F0530F53FF5;
defparam \reg_file|Mux52~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y26_N39
cyclonev_lcell_comb \reg_file|data[13][11]~feeder (
// Equation(s):
// \reg_file|data[13][11]~feeder_combout  = ( \rf_wrt_data_mux|out[11]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[11]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[13][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[13][11]~feeder .extended_lut = "off";
defparam \reg_file|data[13][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[13][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y26_N41
dffeas \reg_file|data[13][11] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[13][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[13][31]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[13][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[13][11] .is_wysiwyg = "true";
defparam \reg_file|data[13][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X18_Y25_N26
dffeas \reg_file|data[12][11] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\rf_wrt_data_mux|out[11]~34_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[12][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[12][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[12][11] .is_wysiwyg = "true";
defparam \reg_file|data[12][11] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y25_N2
dffeas \reg_file|data[15][11] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[11]~34_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[15][31]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[15][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[15][11] .is_wysiwyg = "true";
defparam \reg_file|data[15][11] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X18_Y26_N0
cyclonev_lcell_comb \reg_file|data[14][11]~feeder (
// Equation(s):
// \reg_file|data[14][11]~feeder_combout  = ( \rf_wrt_data_mux|out[11]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[11]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[14][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[14][11]~feeder .extended_lut = "off";
defparam \reg_file|data[14][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[14][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X18_Y26_N2
dffeas \reg_file|data[14][11] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[14][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[14][31]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[14][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[14][11] .is_wysiwyg = "true";
defparam \reg_file|data[14][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N3
cyclonev_lcell_comb \reg_file|Mux52~3 (
// Equation(s):
// \reg_file|Mux52~3_combout  = ( \reg_file|data[15][11]~q  & ( \reg_file|data[14][11]~q  & ( ((!\controller|rs2[0]~2_combout  & (\reg_file|data[13][11]~q )) # (\controller|rs2[0]~2_combout  & ((\reg_file|data[12][11]~q )))) # (\controller|rs2[1]~3_combout ) 
// ) ) ) # ( !\reg_file|data[15][11]~q  & ( \reg_file|data[14][11]~q  & ( (!\controller|rs2[1]~3_combout  & ((!\controller|rs2[0]~2_combout  & (\reg_file|data[13][11]~q )) # (\controller|rs2[0]~2_combout  & ((\reg_file|data[12][11]~q ))))) # 
// (\controller|rs2[1]~3_combout  & (\controller|rs2[0]~2_combout )) ) ) ) # ( \reg_file|data[15][11]~q  & ( !\reg_file|data[14][11]~q  & ( (!\controller|rs2[1]~3_combout  & ((!\controller|rs2[0]~2_combout  & (\reg_file|data[13][11]~q )) # 
// (\controller|rs2[0]~2_combout  & ((\reg_file|data[12][11]~q ))))) # (\controller|rs2[1]~3_combout  & (!\controller|rs2[0]~2_combout )) ) ) ) # ( !\reg_file|data[15][11]~q  & ( !\reg_file|data[14][11]~q  & ( (!\controller|rs2[1]~3_combout  & 
// ((!\controller|rs2[0]~2_combout  & (\reg_file|data[13][11]~q )) # (\controller|rs2[0]~2_combout  & ((\reg_file|data[12][11]~q ))))) ) ) )

	.dataa(!\controller|rs2[1]~3_combout ),
	.datab(!\controller|rs2[0]~2_combout ),
	.datac(!\reg_file|data[13][11]~q ),
	.datad(!\reg_file|data[12][11]~q ),
	.datae(!\reg_file|data[15][11]~q ),
	.dataf(!\reg_file|data[14][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux52~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux52~3 .extended_lut = "off";
defparam \reg_file|Mux52~3 .lut_mask = 64'h082A4C6E193B5D7F;
defparam \reg_file|Mux52~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y25_N39
cyclonev_lcell_comb \reg_file|Mux52~4 (
// Equation(s):
// \reg_file|Mux52~4_combout  = ( \reg_file|Mux52~0_combout  & ( \reg_file|Mux52~3_combout  & ( (!\controller|rs2[2]~0_combout  & (((!\controller|rs2[3]~1_combout ) # (\reg_file|Mux52~2_combout )))) # (\controller|rs2[2]~0_combout  & 
// (((\controller|rs2[3]~1_combout )) # (\reg_file|Mux52~1_combout ))) ) ) ) # ( !\reg_file|Mux52~0_combout  & ( \reg_file|Mux52~3_combout  & ( (!\controller|rs2[2]~0_combout  & (((\controller|rs2[3]~1_combout  & \reg_file|Mux52~2_combout )))) # 
// (\controller|rs2[2]~0_combout  & (((\controller|rs2[3]~1_combout )) # (\reg_file|Mux52~1_combout ))) ) ) ) # ( \reg_file|Mux52~0_combout  & ( !\reg_file|Mux52~3_combout  & ( (!\controller|rs2[2]~0_combout  & (((!\controller|rs2[3]~1_combout ) # 
// (\reg_file|Mux52~2_combout )))) # (\controller|rs2[2]~0_combout  & (\reg_file|Mux52~1_combout  & (!\controller|rs2[3]~1_combout ))) ) ) ) # ( !\reg_file|Mux52~0_combout  & ( !\reg_file|Mux52~3_combout  & ( (!\controller|rs2[2]~0_combout  & 
// (((\controller|rs2[3]~1_combout  & \reg_file|Mux52~2_combout )))) # (\controller|rs2[2]~0_combout  & (\reg_file|Mux52~1_combout  & (!\controller|rs2[3]~1_combout ))) ) ) )

	.dataa(!\controller|rs2[2]~0_combout ),
	.datab(!\reg_file|Mux52~1_combout ),
	.datac(!\controller|rs2[3]~1_combout ),
	.datad(!\reg_file|Mux52~2_combout ),
	.datae(!\reg_file|Mux52~0_combout ),
	.dataf(!\reg_file|Mux52~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux52~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux52~4 .extended_lut = "off";
defparam \reg_file|Mux52~4 .lut_mask = 64'h101AB0BA151FB5BF;
defparam \reg_file|Mux52~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y22_N48
cyclonev_lcell_comb \alu|Add1~49 (
// Equation(s):
// \alu|Add1~49_sumout  = SUM(( \reg_file|Mux20~4_combout  ) + ( (!\controller|WideOr5~4_combout  & ((!\controller|pc_sel[1]~0_combout  & ((!\reg_file|Mux52~4_combout ))) # (\controller|pc_sel[1]~0_combout  & (!\instMem|data~80_combout )))) # 
// (\controller|WideOr5~4_combout  & ((!\instMem|data~80_combout ) # ((\controller|pc_sel[1]~0_combout )))) ) + ( \alu|Add1~46  ))
// \alu|Add1~50  = CARRY(( \reg_file|Mux20~4_combout  ) + ( (!\controller|WideOr5~4_combout  & ((!\controller|pc_sel[1]~0_combout  & ((!\reg_file|Mux52~4_combout ))) # (\controller|pc_sel[1]~0_combout  & (!\instMem|data~80_combout )))) # 
// (\controller|WideOr5~4_combout  & ((!\instMem|data~80_combout ) # ((\controller|pc_sel[1]~0_combout )))) ) + ( \alu|Add1~46  ))

	.dataa(!\instMem|data~80_combout ),
	.datab(!\controller|WideOr5~4_combout ),
	.datac(!\controller|pc_sel[1]~0_combout ),
	.datad(!\reg_file|Mux20~4_combout ),
	.datae(gnd),
	.dataf(!\reg_file|Mux52~4_combout ),
	.datag(gnd),
	.cin(\alu|Add1~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\alu|Add1~49_sumout ),
	.cout(\alu|Add1~50 ),
	.shareout());
// synopsys translate_off
defparam \alu|Add1~49 .extended_lut = "off";
defparam \alu|Add1~49 .lut_mask = 64'h000014D4000000FF;
defparam \alu|Add1~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N12
cyclonev_lcell_comb \alu|Mux19~3 (
// Equation(s):
// \alu|Mux19~3_combout  = (!\reg_file|Mux19~4_combout  & !\alu_in2_mux|out[12]~14_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|Mux19~4_combout ),
	.datad(!\alu_in2_mux|out[12]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux19~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux19~3 .extended_lut = "off";
defparam \alu|Mux19~3 .lut_mask = 64'hF000F000F000F000;
defparam \alu|Mux19~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N18
cyclonev_lcell_comb \alu|Mux19~4 (
// Equation(s):
// \alu|Mux19~4_combout  = ( \alu|Mux19~3_combout  & ( \controller|WideOr3~2_combout  & ( (!\controller|WideOr2~2_combout  & (\alu|Mux29~1_combout  & \alu|Add1~17_sumout )) ) ) ) # ( !\alu|Mux19~3_combout  & ( \controller|WideOr3~2_combout  & ( 
// (\alu|Mux29~1_combout  & ((\alu|Add1~17_sumout ) # (\controller|WideOr2~2_combout ))) ) ) ) # ( \alu|Mux19~3_combout  & ( !\controller|WideOr3~2_combout  & ( (\alu|Add0~17_sumout  & (!\controller|WideOr2~2_combout  & \alu|Mux29~1_combout )) ) ) ) # ( 
// !\alu|Mux19~3_combout  & ( !\controller|WideOr3~2_combout  & ( (\alu|Mux29~1_combout  & ((\controller|WideOr2~2_combout ) # (\alu|Add0~17_sumout ))) ) ) )

	.dataa(!\alu|Add0~17_sumout ),
	.datab(!\controller|WideOr2~2_combout ),
	.datac(!\alu|Mux29~1_combout ),
	.datad(!\alu|Add1~17_sumout ),
	.datae(!\alu|Mux19~3_combout ),
	.dataf(!\controller|WideOr3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux19~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux19~4 .extended_lut = "off";
defparam \alu|Mux19~4 .lut_mask = 64'h07070404030F000C;
defparam \alu|Mux19~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N6
cyclonev_lcell_comb \alu|Mux19~6 (
// Equation(s):
// \alu|Mux19~6_combout  = ( \alu|Mux19~4_combout  ) # ( !\alu|Mux19~4_combout  & ( \alu|Mux19~5_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\alu|Mux19~5_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux19~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux19~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux19~6 .extended_lut = "off";
defparam \alu|Mux19~6 .lut_mask = 64'h00FF00FFFFFFFFFF;
defparam \alu|Mux19~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N42
cyclonev_lcell_comb \rf_wrt_data_mux|out[12]~36 (
// Equation(s):
// \rf_wrt_data_mux|out[12]~36_combout  = ( \dataMem|data_rtl_0|auto_generated|ram_block1a12~portadataout  & ( \rf_wrt_data_mux|out[12]~8_combout  & ( (!\controller|rf_wrt_data_sel[0]~0_combout  & \pc_plus_4_adder|Add0~1_sumout ) ) ) ) # ( 
// !\dataMem|data_rtl_0|auto_generated|ram_block1a12~portadataout  & ( \rf_wrt_data_mux|out[12]~8_combout  & ( (!\controller|rf_wrt_data_sel[0]~0_combout  & \pc_plus_4_adder|Add0~1_sumout ) ) ) ) # ( 
// \dataMem|data_rtl_0|auto_generated|ram_block1a12~portadataout  & ( !\rf_wrt_data_mux|out[12]~8_combout  & ( (\alu|Mux19~6_combout ) # (\controller|rf_wrt_data_sel[0]~0_combout ) ) ) ) # ( !\dataMem|data_rtl_0|auto_generated|ram_block1a12~portadataout  & ( 
// !\rf_wrt_data_mux|out[12]~8_combout  & ( (!\controller|rf_wrt_data_sel[0]~0_combout  & \alu|Mux19~6_combout ) ) ) )

	.dataa(!\controller|rf_wrt_data_sel[0]~0_combout ),
	.datab(!\alu|Mux19~6_combout ),
	.datac(gnd),
	.datad(!\pc_plus_4_adder|Add0~1_sumout ),
	.datae(!\dataMem|data_rtl_0|auto_generated|ram_block1a12~portadataout ),
	.dataf(!\rf_wrt_data_mux|out[12]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[12]~36_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[12]~36 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[12]~36 .lut_mask = 64'h2222777700AA00AA;
defparam \rf_wrt_data_mux|out[12]~36 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X16_Y23_N32
dffeas \reg_file|data[10][12] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[12]~36_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[10][31]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[10][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[10][12] .is_wysiwyg = "true";
defparam \reg_file|data[10][12] .power_up = "low";
// synopsys translate_on

// Location: FF_X20_Y23_N32
dffeas \reg_file|data[6][12] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[12]~36_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[6][31]~9_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[6][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[6][12] .is_wysiwyg = "true";
defparam \reg_file|data[6][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N33
cyclonev_lcell_comb \reg_file|Mux51~2 (
// Equation(s):
// \reg_file|Mux51~2_combout  = ( \reg_file|data[6][12]~q  & ( \reg_file|data[14][12]~q  & ( ((!\controller|rs2[3]~1_combout  & (\reg_file|data[2][12]~q )) # (\controller|rs2[3]~1_combout  & ((\reg_file|data[10][12]~q )))) # (\controller|rs2[2]~0_combout ) ) 
// ) ) # ( !\reg_file|data[6][12]~q  & ( \reg_file|data[14][12]~q  & ( (!\controller|rs2[3]~1_combout  & (\reg_file|data[2][12]~q  & ((!\controller|rs2[2]~0_combout )))) # (\controller|rs2[3]~1_combout  & (((\controller|rs2[2]~0_combout ) # 
// (\reg_file|data[10][12]~q )))) ) ) ) # ( \reg_file|data[6][12]~q  & ( !\reg_file|data[14][12]~q  & ( (!\controller|rs2[3]~1_combout  & (((\controller|rs2[2]~0_combout )) # (\reg_file|data[2][12]~q ))) # (\controller|rs2[3]~1_combout  & 
// (((\reg_file|data[10][12]~q  & !\controller|rs2[2]~0_combout )))) ) ) ) # ( !\reg_file|data[6][12]~q  & ( !\reg_file|data[14][12]~q  & ( (!\controller|rs2[2]~0_combout  & ((!\controller|rs2[3]~1_combout  & (\reg_file|data[2][12]~q )) # 
// (\controller|rs2[3]~1_combout  & ((\reg_file|data[10][12]~q ))))) ) ) )

	.dataa(!\reg_file|data[2][12]~q ),
	.datab(!\reg_file|data[10][12]~q ),
	.datac(!\controller|rs2[3]~1_combout ),
	.datad(!\controller|rs2[2]~0_combout ),
	.datae(!\reg_file|data[6][12]~q ),
	.dataf(!\reg_file|data[14][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux51~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux51~2 .extended_lut = "off";
defparam \reg_file|Mux51~2 .lut_mask = 64'h530053F0530F53FF;
defparam \reg_file|Mux51~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X19_Y26_N50
dffeas \reg_file|data[7][12] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[12]~36_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[7][31]~14_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[7][12]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[7][12] .is_wysiwyg = "true";
defparam \reg_file|data[7][12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N42
cyclonev_lcell_comb \reg_file|Mux51~3 (
// Equation(s):
// \reg_file|Mux51~3_combout  = ( \reg_file|data[7][12]~q  & ( \reg_file|data[3][12]~q  & ( (!\controller|rs2[3]~1_combout ) # ((!\controller|rs2[2]~0_combout  & (\reg_file|data[11][12]~q )) # (\controller|rs2[2]~0_combout  & ((\reg_file|data[15][12]~q )))) 
// ) ) ) # ( !\reg_file|data[7][12]~q  & ( \reg_file|data[3][12]~q  & ( (!\controller|rs2[3]~1_combout  & (((!\controller|rs2[2]~0_combout )))) # (\controller|rs2[3]~1_combout  & ((!\controller|rs2[2]~0_combout  & (\reg_file|data[11][12]~q )) # 
// (\controller|rs2[2]~0_combout  & ((\reg_file|data[15][12]~q ))))) ) ) ) # ( \reg_file|data[7][12]~q  & ( !\reg_file|data[3][12]~q  & ( (!\controller|rs2[3]~1_combout  & (((\controller|rs2[2]~0_combout )))) # (\controller|rs2[3]~1_combout  & 
// ((!\controller|rs2[2]~0_combout  & (\reg_file|data[11][12]~q )) # (\controller|rs2[2]~0_combout  & ((\reg_file|data[15][12]~q ))))) ) ) ) # ( !\reg_file|data[7][12]~q  & ( !\reg_file|data[3][12]~q  & ( (\controller|rs2[3]~1_combout  & 
// ((!\controller|rs2[2]~0_combout  & (\reg_file|data[11][12]~q )) # (\controller|rs2[2]~0_combout  & ((\reg_file|data[15][12]~q ))))) ) ) )

	.dataa(!\reg_file|data[11][12]~q ),
	.datab(!\controller|rs2[3]~1_combout ),
	.datac(!\controller|rs2[2]~0_combout ),
	.datad(!\reg_file|data[15][12]~q ),
	.datae(!\reg_file|data[7][12]~q ),
	.dataf(!\reg_file|data[3][12]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux51~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux51~3 .extended_lut = "off";
defparam \reg_file|Mux51~3 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \reg_file|Mux51~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y25_N12
cyclonev_lcell_comb \reg_file|Mux51~1 (
// Equation(s):
// \reg_file|Mux51~1_combout  = ( \reg_file|data[13][12]~q  & ( \controller|rs2[3]~1_combout  & ( (\controller|rs2[2]~0_combout ) # (\reg_file|data[9][12]~q ) ) ) ) # ( !\reg_file|data[13][12]~q  & ( \controller|rs2[3]~1_combout  & ( (\reg_file|data[9][12]~q 
//  & !\controller|rs2[2]~0_combout ) ) ) ) # ( \reg_file|data[13][12]~q  & ( !\controller|rs2[3]~1_combout  & ( (!\controller|rs2[2]~0_combout  & ((\reg_file|data[1][12]~q ))) # (\controller|rs2[2]~0_combout  & (\reg_file|data[5][12]~q )) ) ) ) # ( 
// !\reg_file|data[13][12]~q  & ( !\controller|rs2[3]~1_combout  & ( (!\controller|rs2[2]~0_combout  & ((\reg_file|data[1][12]~q ))) # (\controller|rs2[2]~0_combout  & (\reg_file|data[5][12]~q )) ) ) )

	.dataa(!\reg_file|data[9][12]~q ),
	.datab(!\reg_file|data[5][12]~q ),
	.datac(!\reg_file|data[1][12]~q ),
	.datad(!\controller|rs2[2]~0_combout ),
	.datae(!\reg_file|data[13][12]~q ),
	.dataf(!\controller|rs2[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux51~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux51~1 .extended_lut = "off";
defparam \reg_file|Mux51~1 .lut_mask = 64'h0F330F33550055FF;
defparam \reg_file|Mux51~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N24
cyclonev_lcell_comb \reg_file|Mux51~4 (
// Equation(s):
// \reg_file|Mux51~4_combout  = ( \controller|rs2[1]~3_combout  & ( \reg_file|Mux51~1_combout  & ( (!\controller|rs2[0]~2_combout  & ((\reg_file|Mux51~3_combout ))) # (\controller|rs2[0]~2_combout  & (\reg_file|Mux51~2_combout )) ) ) ) # ( 
// !\controller|rs2[1]~3_combout  & ( \reg_file|Mux51~1_combout  & ( (!\controller|rs2[0]~2_combout ) # (\reg_file|Mux51~0_combout ) ) ) ) # ( \controller|rs2[1]~3_combout  & ( !\reg_file|Mux51~1_combout  & ( (!\controller|rs2[0]~2_combout  & 
// ((\reg_file|Mux51~3_combout ))) # (\controller|rs2[0]~2_combout  & (\reg_file|Mux51~2_combout )) ) ) ) # ( !\controller|rs2[1]~3_combout  & ( !\reg_file|Mux51~1_combout  & ( (\reg_file|Mux51~0_combout  & \controller|rs2[0]~2_combout ) ) ) )

	.dataa(!\reg_file|Mux51~0_combout ),
	.datab(!\controller|rs2[0]~2_combout ),
	.datac(!\reg_file|Mux51~2_combout ),
	.datad(!\reg_file|Mux51~3_combout ),
	.datae(!\controller|rs2[1]~3_combout ),
	.dataf(!\reg_file|Mux51~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux51~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux51~4 .extended_lut = "off";
defparam \reg_file|Mux51~4 .lut_mask = 64'h111103CFDDDD03CF;
defparam \reg_file|Mux51~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X16_Y23_N39
cyclonev_lcell_comb \alu_in2_mux|out[12]~14 (
// Equation(s):
// \alu_in2_mux|out[12]~14_combout  = ( \controller|WideOr5~4_combout  & ( \reg_file|Mux51~4_combout  & ( (!\controller|pc_sel[1]~0_combout  & ((!\instMem|data~7_combout ) # (\instMem|data~41_combout ))) ) ) ) # ( !\controller|WideOr5~4_combout  & ( 
// \reg_file|Mux51~4_combout  & ( (!\instMem|data~7_combout ) # ((!\controller|pc_sel[1]~0_combout ) # (\instMem|data~94_combout )) ) ) ) # ( \controller|WideOr5~4_combout  & ( !\reg_file|Mux51~4_combout  & ( (!\controller|pc_sel[1]~0_combout  & 
// ((!\instMem|data~7_combout ) # (\instMem|data~41_combout ))) ) ) ) # ( !\controller|WideOr5~4_combout  & ( !\reg_file|Mux51~4_combout  & ( (\controller|pc_sel[1]~0_combout  & ((!\instMem|data~7_combout ) # (\instMem|data~94_combout ))) ) ) )

	.dataa(!\instMem|data~41_combout ),
	.datab(!\instMem|data~7_combout ),
	.datac(!\instMem|data~94_combout ),
	.datad(!\controller|pc_sel[1]~0_combout ),
	.datae(!\controller|WideOr5~4_combout ),
	.dataf(!\reg_file|Mux51~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_in2_mux|out[12]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_in2_mux|out[12]~14 .extended_lut = "off";
defparam \alu_in2_mux|out[12]~14 .lut_mask = 64'h00CFDD00FFCFDD00;
defparam \alu_in2_mux|out[12]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N30
cyclonev_lcell_comb \alu|Mux3~1 (
// Equation(s):
// \alu|Mux3~1_combout  = ( \alu_in2_mux|out[28]~30_combout  & ( (!\reg_file|Mux3~4_combout  & ((\controller|WideOr2~2_combout ) # (\controller|WideOr3~2_combout ))) # (\reg_file|Mux3~4_combout  & ((!\controller|WideOr2~2_combout ))) ) ) # ( 
// !\alu_in2_mux|out[28]~30_combout  & ( (!\reg_file|Mux3~4_combout  & ((!\controller|WideOr2~2_combout ))) # (\reg_file|Mux3~4_combout  & (\controller|WideOr3~2_combout  & \controller|WideOr2~2_combout )) ) )

	.dataa(gnd),
	.datab(!\reg_file|Mux3~4_combout ),
	.datac(!\controller|WideOr3~2_combout ),
	.datad(!\controller|WideOr2~2_combout ),
	.datae(gnd),
	.dataf(!\alu_in2_mux|out[28]~30_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux3~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux3~1 .extended_lut = "off";
defparam \alu|Mux3~1 .lut_mask = 64'hCC03CC033FCC3FCC;
defparam \alu|Mux3~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N33
cyclonev_lcell_comb \alu|Mux3~2 (
// Equation(s):
// \alu|Mux3~2_combout  = ( \alu|Mux3~1_combout  & ( (\alu|Mux12~0_combout  & ((!\alu|Mux12~1_combout ) # (\alu_in2_mux|out[12]~14_combout ))) ) ) # ( !\alu|Mux3~1_combout  & ( (\alu|Mux12~0_combout  & (\alu_in2_mux|out[12]~14_combout  & \alu|Mux12~1_combout 
// )) ) )

	.dataa(!\alu|Mux12~0_combout ),
	.datab(gnd),
	.datac(!\alu_in2_mux|out[12]~14_combout ),
	.datad(!\alu|Mux12~1_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux3~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux3~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux3~2 .extended_lut = "off";
defparam \alu|Mux3~2 .lut_mask = 64'h0005000555055505;
defparam \alu|Mux3~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N48
cyclonev_lcell_comb \pc_plus_4_plus_imm_adder|Add0~97 (
// Equation(s):
// \pc_plus_4_plus_imm_adder|Add0~97_sumout  = SUM(( \pc_plus_4_adder|Add0~97_sumout  ) + ( (((\instMem|data~111_combout ) # (\pc|dataOut [12])) # (\pc|dataOut [10])) # (\pc|dataOut [11]) ) + ( \pc_plus_4_plus_imm_adder|Add0~114  ))
// \pc_plus_4_plus_imm_adder|Add0~98  = CARRY(( \pc_plus_4_adder|Add0~97_sumout  ) + ( (((\instMem|data~111_combout ) # (\pc|dataOut [12])) # (\pc|dataOut [10])) # (\pc|dataOut [11]) ) + ( \pc_plus_4_plus_imm_adder|Add0~114  ))

	.dataa(!\pc|dataOut [11]),
	.datab(!\pc|dataOut [10]),
	.datac(!\pc|dataOut [12]),
	.datad(!\pc_plus_4_adder|Add0~97_sumout ),
	.datae(gnd),
	.dataf(!\instMem|data~111_combout ),
	.datag(gnd),
	.cin(\pc_plus_4_plus_imm_adder|Add0~114 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_plus_imm_adder|Add0~97_sumout ),
	.cout(\pc_plus_4_plus_imm_adder|Add0~98 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_plus_imm_adder|Add0~97 .extended_lut = "off";
defparam \pc_plus_4_plus_imm_adder|Add0~97 .lut_mask = 64'h00008000000000FF;
defparam \pc_plus_4_plus_imm_adder|Add0~97 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N48
cyclonev_lcell_comb \pc_mux|out[28]~31 (
// Equation(s):
// \pc_mux|out[28]~31_combout  = ( \pc_mux|Equal0~0_combout  & ( \pc_plus_4_plus_imm_adder|Add0~97_sumout  & ( \pc_plus_4_adder|Add0~97_sumout  ) ) ) # ( !\pc_mux|Equal0~0_combout  & ( \pc_plus_4_plus_imm_adder|Add0~97_sumout  & ( \pc_mux|Equal0~1_combout  ) 
// ) ) # ( \pc_mux|Equal0~0_combout  & ( !\pc_plus_4_plus_imm_adder|Add0~97_sumout  & ( \pc_plus_4_adder|Add0~97_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc_mux|Equal0~1_combout ),
	.datad(!\pc_plus_4_adder|Add0~97_sumout ),
	.datae(!\pc_mux|Equal0~0_combout ),
	.dataf(!\pc_plus_4_plus_imm_adder|Add0~97_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[28]~31_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[28]~31 .extended_lut = "off";
defparam \pc_mux|out[28]~31 .lut_mask = 64'h000000FF0F0F00FF;
defparam \pc_mux|out[28]~31 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y20_N36
cyclonev_lcell_comb \pc_mux|out[28]~32 (
// Equation(s):
// \pc_mux|out[28]~32_combout  = ( \pc_mux|out[28]~31_combout  ) # ( !\pc_mux|out[28]~31_combout  & ( (\controller|pc_sel[1]~0_combout  & (((\alu|Mux2~1_combout  & \alu|Mux3~0_combout )) # (\alu|Mux3~2_combout ))) ) )

	.dataa(!\controller|pc_sel[1]~0_combout ),
	.datab(!\alu|Mux3~2_combout ),
	.datac(!\alu|Mux2~1_combout ),
	.datad(!\alu|Mux3~0_combout ),
	.datae(gnd),
	.dataf(!\pc_mux|out[28]~31_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[28]~32_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[28]~32 .extended_lut = "off";
defparam \pc_mux|out[28]~32 .lut_mask = 64'h11151115FFFFFFFF;
defparam \pc_mux|out[28]~32 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y20_N38
dffeas \pc|dataOut[28] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\pc_mux|out[28]~32_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pc|dataOut[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [28]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[28] .is_wysiwyg = "true";
defparam \pc|dataOut[28] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X29_Y21_N24
cyclonev_lcell_comb \pc_mux|out[29]~14 (
// Equation(s):
// \pc_mux|out[29]~14_combout  = ( \pc_plus_4_plus_imm_adder|Add0~45_sumout  & ( \pc_mux|Equal0~0_combout  & ( \pc_plus_4_adder|Add0~45_sumout  ) ) ) # ( !\pc_plus_4_plus_imm_adder|Add0~45_sumout  & ( \pc_mux|Equal0~0_combout  & ( 
// \pc_plus_4_adder|Add0~45_sumout  ) ) ) # ( \pc_plus_4_plus_imm_adder|Add0~45_sumout  & ( !\pc_mux|Equal0~0_combout  & ( \pc_mux|Equal0~1_combout  ) ) )

	.dataa(!\pc_plus_4_adder|Add0~45_sumout ),
	.datab(gnd),
	.datac(!\pc_mux|Equal0~1_combout ),
	.datad(gnd),
	.datae(!\pc_plus_4_plus_imm_adder|Add0~45_sumout ),
	.dataf(!\pc_mux|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[29]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[29]~14 .extended_lut = "off";
defparam \pc_mux|out[29]~14 .lut_mask = 64'h00000F0F55555555;
defparam \pc_mux|out[29]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N36
cyclonev_lcell_comb \pc_mux|out[29]~15 (
// Equation(s):
// \pc_mux|out[29]~15_combout  = ( \alu|Mux2~3_combout  & ( \alu|Mux2~0_combout  & ( (\pc_mux|out[29]~14_combout ) # (\controller|pc_sel[1]~0_combout ) ) ) ) # ( !\alu|Mux2~3_combout  & ( \alu|Mux2~0_combout  & ( ((\controller|pc_sel[1]~0_combout  & 
// \alu|Mux2~1_combout )) # (\pc_mux|out[29]~14_combout ) ) ) ) # ( \alu|Mux2~3_combout  & ( !\alu|Mux2~0_combout  & ( (\pc_mux|out[29]~14_combout ) # (\controller|pc_sel[1]~0_combout ) ) ) ) # ( !\alu|Mux2~3_combout  & ( !\alu|Mux2~0_combout  & ( 
// \pc_mux|out[29]~14_combout  ) ) )

	.dataa(!\controller|pc_sel[1]~0_combout ),
	.datab(!\alu|Mux2~1_combout ),
	.datac(gnd),
	.datad(!\pc_mux|out[29]~14_combout ),
	.datae(!\alu|Mux2~3_combout ),
	.dataf(!\alu|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[29]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[29]~15 .extended_lut = "off";
defparam \pc_mux|out[29]~15 .lut_mask = 64'h00FF55FF11FF55FF;
defparam \pc_mux|out[29]~15 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N37
dffeas \pc|dataOut[29] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\pc_mux|out[29]~15_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pc|dataOut[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [29]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[29] .is_wysiwyg = "true";
defparam \pc|dataOut[29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N27
cyclonev_lcell_comb \rf_wrt_data_mux|out[29]~7 (
// Equation(s):
// \rf_wrt_data_mux|out[29]~7_combout  = ( \dataMem|data_rtl_0|auto_generated|ram_block1a29  & ( (!\controller|pc_sel[1]~0_combout  & (!\controller|rf_wrt_data_sel[0]~0_combout  $ ((!\alu|Mux2~4_combout )))) # (\controller|pc_sel[1]~0_combout  & 
// (!\controller|rf_wrt_data_sel[0]~0_combout  & ((\pc_plus_4_adder|Add0~45_sumout )))) ) ) # ( !\dataMem|data_rtl_0|auto_generated|ram_block1a29  & ( (!\controller|rf_wrt_data_sel[0]~0_combout  & ((!\controller|pc_sel[1]~0_combout  & (\alu|Mux2~4_combout )) 
// # (\controller|pc_sel[1]~0_combout  & ((\pc_plus_4_adder|Add0~45_sumout ))))) ) )

	.dataa(!\controller|pc_sel[1]~0_combout ),
	.datab(!\controller|rf_wrt_data_sel[0]~0_combout ),
	.datac(!\alu|Mux2~4_combout ),
	.datad(!\pc_plus_4_adder|Add0~45_sumout ),
	.datae(gnd),
	.dataf(!\dataMem|data_rtl_0|auto_generated|ram_block1a29 ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[29]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[29]~7 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[29]~7 .lut_mask = 64'h084C084C286C286C;
defparam \rf_wrt_data_mux|out[29]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y19_N20
dffeas \reg_file|data[0][29] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[29]~7_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[0][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[0][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[0][29] .is_wysiwyg = "true";
defparam \reg_file|data[0][29] .power_up = "low";
// synopsys translate_on

// Location: FF_X23_Y19_N53
dffeas \reg_file|data[12][29] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[29]~7_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[12][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[12][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[12][29] .is_wysiwyg = "true";
defparam \reg_file|data[12][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X19_Y18_N15
cyclonev_lcell_comb \reg_file|Mux34~0 (
// Equation(s):
// \reg_file|Mux34~0_combout  = ( \reg_file|data[4][29]~q  & ( \reg_file|data[8][29]~q  & ( (!\controller|rs2[3]~1_combout  & (((\controller|rs2[2]~0_combout )) # (\reg_file|data[0][29]~q ))) # (\controller|rs2[3]~1_combout  & 
// (((!\controller|rs2[2]~0_combout ) # (\reg_file|data[12][29]~q )))) ) ) ) # ( !\reg_file|data[4][29]~q  & ( \reg_file|data[8][29]~q  & ( (!\controller|rs2[3]~1_combout  & (\reg_file|data[0][29]~q  & ((!\controller|rs2[2]~0_combout )))) # 
// (\controller|rs2[3]~1_combout  & (((!\controller|rs2[2]~0_combout ) # (\reg_file|data[12][29]~q )))) ) ) ) # ( \reg_file|data[4][29]~q  & ( !\reg_file|data[8][29]~q  & ( (!\controller|rs2[3]~1_combout  & (((\controller|rs2[2]~0_combout )) # 
// (\reg_file|data[0][29]~q ))) # (\controller|rs2[3]~1_combout  & (((\reg_file|data[12][29]~q  & \controller|rs2[2]~0_combout )))) ) ) ) # ( !\reg_file|data[4][29]~q  & ( !\reg_file|data[8][29]~q  & ( (!\controller|rs2[3]~1_combout  & 
// (\reg_file|data[0][29]~q  & ((!\controller|rs2[2]~0_combout )))) # (\controller|rs2[3]~1_combout  & (((\reg_file|data[12][29]~q  & \controller|rs2[2]~0_combout )))) ) ) )

	.dataa(!\controller|rs2[3]~1_combout ),
	.datab(!\reg_file|data[0][29]~q ),
	.datac(!\reg_file|data[12][29]~q ),
	.datad(!\controller|rs2[2]~0_combout ),
	.datae(!\reg_file|data[4][29]~q ),
	.dataf(!\reg_file|data[8][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux34~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux34~0 .extended_lut = "off";
defparam \reg_file|Mux34~0 .lut_mask = 64'h220522AF770577AF;
defparam \reg_file|Mux34~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y22_N14
dffeas \reg_file|data[11][29] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[29]~7_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[11][31]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[11][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[11][29] .is_wysiwyg = "true";
defparam \reg_file|data[11][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y21_N6
cyclonev_lcell_comb \reg_file|data[15][29]~feeder (
// Equation(s):
// \reg_file|data[15][29]~feeder_combout  = ( \rf_wrt_data_mux|out[29]~7_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[29]~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[15][29]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[15][29]~feeder .extended_lut = "off";
defparam \reg_file|data[15][29]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[15][29]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y21_N8
dffeas \reg_file|data[15][29] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[15][29]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[15][31]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[15][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[15][29] .is_wysiwyg = "true";
defparam \reg_file|data[15][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N15
cyclonev_lcell_comb \reg_file|Mux34~3 (
// Equation(s):
// \reg_file|Mux34~3_combout  = ( \reg_file|data[3][29]~q  & ( \controller|rs2[3]~1_combout  & ( (!\controller|rs2[2]~0_combout  & (\reg_file|data[11][29]~q )) # (\controller|rs2[2]~0_combout  & ((\reg_file|data[15][29]~q ))) ) ) ) # ( 
// !\reg_file|data[3][29]~q  & ( \controller|rs2[3]~1_combout  & ( (!\controller|rs2[2]~0_combout  & (\reg_file|data[11][29]~q )) # (\controller|rs2[2]~0_combout  & ((\reg_file|data[15][29]~q ))) ) ) ) # ( \reg_file|data[3][29]~q  & ( 
// !\controller|rs2[3]~1_combout  & ( (!\controller|rs2[2]~0_combout ) # (\reg_file|data[7][29]~q ) ) ) ) # ( !\reg_file|data[3][29]~q  & ( !\controller|rs2[3]~1_combout  & ( (\reg_file|data[7][29]~q  & \controller|rs2[2]~0_combout ) ) ) )

	.dataa(!\reg_file|data[7][29]~q ),
	.datab(!\controller|rs2[2]~0_combout ),
	.datac(!\reg_file|data[11][29]~q ),
	.datad(!\reg_file|data[15][29]~q ),
	.datae(!\reg_file|data[3][29]~q ),
	.dataf(!\controller|rs2[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux34~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux34~3 .extended_lut = "off";
defparam \reg_file|Mux34~3 .lut_mask = 64'h1111DDDD0C3F0C3F;
defparam \reg_file|Mux34~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y20_N1
dffeas \reg_file|data[14][29] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[29]~7_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[14][31]~11_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[14][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[14][29] .is_wysiwyg = "true";
defparam \reg_file|data[14][29] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N0
cyclonev_lcell_comb \reg_file|Mux34~2 (
// Equation(s):
// \reg_file|Mux34~2_combout  = ( \reg_file|data[14][29]~q  & ( \controller|rs2[2]~0_combout  & ( (\reg_file|data[6][29]~q ) # (\controller|rs2[3]~1_combout ) ) ) ) # ( !\reg_file|data[14][29]~q  & ( \controller|rs2[2]~0_combout  & ( 
// (!\controller|rs2[3]~1_combout  & \reg_file|data[6][29]~q ) ) ) ) # ( \reg_file|data[14][29]~q  & ( !\controller|rs2[2]~0_combout  & ( (!\controller|rs2[3]~1_combout  & ((\reg_file|data[2][29]~q ))) # (\controller|rs2[3]~1_combout  & 
// (\reg_file|data[10][29]~q )) ) ) ) # ( !\reg_file|data[14][29]~q  & ( !\controller|rs2[2]~0_combout  & ( (!\controller|rs2[3]~1_combout  & ((\reg_file|data[2][29]~q ))) # (\controller|rs2[3]~1_combout  & (\reg_file|data[10][29]~q )) ) ) )

	.dataa(!\reg_file|data[10][29]~q ),
	.datab(!\controller|rs2[3]~1_combout ),
	.datac(!\reg_file|data[2][29]~q ),
	.datad(!\reg_file|data[6][29]~q ),
	.datae(!\reg_file|data[14][29]~q ),
	.dataf(!\controller|rs2[2]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux34~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux34~2 .extended_lut = "off";
defparam \reg_file|Mux34~2 .lut_mask = 64'h1D1D1D1D00CC33FF;
defparam \reg_file|Mux34~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y21_N41
dffeas \reg_file|data[13][29] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[29]~7_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[13][31]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[13][29]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[13][29] .is_wysiwyg = "true";
defparam \reg_file|data[13][29] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N24
cyclonev_lcell_comb \reg_file|Mux34~1 (
// Equation(s):
// \reg_file|Mux34~1_combout  = ( \reg_file|data[5][29]~q  & ( \reg_file|data[9][29]~q  & ( (!\controller|rs2[2]~0_combout  & (((\reg_file|data[1][29]~q )) # (\controller|rs2[3]~1_combout ))) # (\controller|rs2[2]~0_combout  & ((!\controller|rs2[3]~1_combout 
// ) # ((\reg_file|data[13][29]~q )))) ) ) ) # ( !\reg_file|data[5][29]~q  & ( \reg_file|data[9][29]~q  & ( (!\controller|rs2[2]~0_combout  & (((\reg_file|data[1][29]~q )) # (\controller|rs2[3]~1_combout ))) # (\controller|rs2[2]~0_combout  & 
// (\controller|rs2[3]~1_combout  & (\reg_file|data[13][29]~q ))) ) ) ) # ( \reg_file|data[5][29]~q  & ( !\reg_file|data[9][29]~q  & ( (!\controller|rs2[2]~0_combout  & (!\controller|rs2[3]~1_combout  & ((\reg_file|data[1][29]~q )))) # 
// (\controller|rs2[2]~0_combout  & ((!\controller|rs2[3]~1_combout ) # ((\reg_file|data[13][29]~q )))) ) ) ) # ( !\reg_file|data[5][29]~q  & ( !\reg_file|data[9][29]~q  & ( (!\controller|rs2[2]~0_combout  & (!\controller|rs2[3]~1_combout  & 
// ((\reg_file|data[1][29]~q )))) # (\controller|rs2[2]~0_combout  & (\controller|rs2[3]~1_combout  & (\reg_file|data[13][29]~q ))) ) ) )

	.dataa(!\controller|rs2[2]~0_combout ),
	.datab(!\controller|rs2[3]~1_combout ),
	.datac(!\reg_file|data[13][29]~q ),
	.datad(!\reg_file|data[1][29]~q ),
	.datae(!\reg_file|data[5][29]~q ),
	.dataf(!\reg_file|data[9][29]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux34~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux34~1 .extended_lut = "off";
defparam \reg_file|Mux34~1 .lut_mask = 64'h018945CD23AB67EF;
defparam \reg_file|Mux34~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y22_N30
cyclonev_lcell_comb \reg_file|Mux34~4 (
// Equation(s):
// \reg_file|Mux34~4_combout  = ( \reg_file|Mux34~2_combout  & ( \reg_file|Mux34~1_combout  & ( (!\controller|rs2[1]~3_combout  & (((!\controller|rs2[0]~2_combout )) # (\reg_file|Mux34~0_combout ))) # (\controller|rs2[1]~3_combout  & 
// (((\reg_file|Mux34~3_combout ) # (\controller|rs2[0]~2_combout )))) ) ) ) # ( !\reg_file|Mux34~2_combout  & ( \reg_file|Mux34~1_combout  & ( (!\controller|rs2[1]~3_combout  & (((!\controller|rs2[0]~2_combout )) # (\reg_file|Mux34~0_combout ))) # 
// (\controller|rs2[1]~3_combout  & (((!\controller|rs2[0]~2_combout  & \reg_file|Mux34~3_combout )))) ) ) ) # ( \reg_file|Mux34~2_combout  & ( !\reg_file|Mux34~1_combout  & ( (!\controller|rs2[1]~3_combout  & (\reg_file|Mux34~0_combout  & 
// (\controller|rs2[0]~2_combout ))) # (\controller|rs2[1]~3_combout  & (((\reg_file|Mux34~3_combout ) # (\controller|rs2[0]~2_combout )))) ) ) ) # ( !\reg_file|Mux34~2_combout  & ( !\reg_file|Mux34~1_combout  & ( (!\controller|rs2[1]~3_combout  & 
// (\reg_file|Mux34~0_combout  & (\controller|rs2[0]~2_combout ))) # (\controller|rs2[1]~3_combout  & (((!\controller|rs2[0]~2_combout  & \reg_file|Mux34~3_combout )))) ) ) )

	.dataa(!\controller|rs2[1]~3_combout ),
	.datab(!\reg_file|Mux34~0_combout ),
	.datac(!\controller|rs2[0]~2_combout ),
	.datad(!\reg_file|Mux34~3_combout ),
	.datae(!\reg_file|Mux34~2_combout ),
	.dataf(!\reg_file|Mux34~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux34~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux34~4 .extended_lut = "off";
defparam \reg_file|Mux34~4 .lut_mask = 64'h02520757A2F2A7F7;
defparam \reg_file|Mux34~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y24_N15
cyclonev_lcell_comb \alu_in2_mux|out[29]~2 (
// Equation(s):
// \alu_in2_mux|out[29]~2_combout  = ( \alu_in2_mux|out[0]~0_combout  & ( (!\reg_file|Mux34~4_combout  & !\alu_in2_mux|out[29]~1_combout ) ) ) # ( !\alu_in2_mux|out[0]~0_combout  & ( !\alu_in2_mux|out[29]~1_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\reg_file|Mux34~4_combout ),
	.datad(!\alu_in2_mux|out[29]~1_combout ),
	.datae(gnd),
	.dataf(!\alu_in2_mux|out[0]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_in2_mux|out[29]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_in2_mux|out[29]~2 .extended_lut = "off";
defparam \alu_in2_mux|out[29]~2 .lut_mask = 64'hFF00FF00F000F000;
defparam \alu_in2_mux|out[29]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N48
cyclonev_lcell_comb \alu|Mux2~0 (
// Equation(s):
// \alu|Mux2~0_combout  = ( \alu|Add1~1_sumout  & ( \alu|Add0~1_sumout  & ( (!\controller|WideOr2~2_combout ) # ((!\controller|WideOr3~2_combout  & (!\alu_in2_mux|out[29]~2_combout  & \reg_file|Mux2~4_combout )) # (\controller|WideOr3~2_combout  & 
// ((!\alu_in2_mux|out[29]~2_combout ) # (\reg_file|Mux2~4_combout )))) ) ) ) # ( !\alu|Add1~1_sumout  & ( \alu|Add0~1_sumout  & ( (!\controller|WideOr3~2_combout  & ((!\controller|WideOr2~2_combout ) # ((!\alu_in2_mux|out[29]~2_combout  & 
// \reg_file|Mux2~4_combout )))) # (\controller|WideOr3~2_combout  & (\controller|WideOr2~2_combout  & ((!\alu_in2_mux|out[29]~2_combout ) # (\reg_file|Mux2~4_combout )))) ) ) ) # ( \alu|Add1~1_sumout  & ( !\alu|Add0~1_sumout  & ( 
// (!\controller|WideOr3~2_combout  & (!\alu_in2_mux|out[29]~2_combout  & (\controller|WideOr2~2_combout  & \reg_file|Mux2~4_combout ))) # (\controller|WideOr3~2_combout  & ((!\alu_in2_mux|out[29]~2_combout ) # ((!\controller|WideOr2~2_combout ) # 
// (\reg_file|Mux2~4_combout )))) ) ) ) # ( !\alu|Add1~1_sumout  & ( !\alu|Add0~1_sumout  & ( (\controller|WideOr2~2_combout  & ((!\controller|WideOr3~2_combout  & (!\alu_in2_mux|out[29]~2_combout  & \reg_file|Mux2~4_combout )) # 
// (\controller|WideOr3~2_combout  & ((!\alu_in2_mux|out[29]~2_combout ) # (\reg_file|Mux2~4_combout ))))) ) ) )

	.dataa(!\controller|WideOr3~2_combout ),
	.datab(!\alu_in2_mux|out[29]~2_combout ),
	.datac(!\controller|WideOr2~2_combout ),
	.datad(!\reg_file|Mux2~4_combout ),
	.datae(!\alu|Add1~1_sumout ),
	.dataf(!\alu|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux2~0 .extended_lut = "off";
defparam \alu|Mux2~0 .lut_mask = 64'h040D545DA4ADF4FD;
defparam \alu|Mux2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y21_N54
cyclonev_lcell_comb \rf_wrt_data_mux|out[0]~1 (
// Equation(s):
// \rf_wrt_data_mux|out[0]~1_combout  = ( \controller|rf_wrt_data_sel[0]~0_combout  & ( \alu|Mux29~3_combout  & ( (!\controller|pc_sel[1]~0_combout  & (((\alu|Mux2~1_combout  & \alu|Mux2~0_combout )) # (\alu|Mux2~3_combout ))) ) ) )

	.dataa(!\controller|pc_sel[1]~0_combout ),
	.datab(!\alu|Mux2~1_combout ),
	.datac(!\alu|Mux2~0_combout ),
	.datad(!\alu|Mux2~3_combout ),
	.datae(!\controller|rf_wrt_data_sel[0]~0_combout ),
	.dataf(!\alu|Mux29~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[0]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[0]~1 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[0]~1 .lut_mask = 64'h00000000000002AA;
defparam \rf_wrt_data_mux|out[0]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N54
cyclonev_lcell_comb \rf_wrt_data_mux|out[2]~10 (
// Equation(s):
// \rf_wrt_data_mux|out[2]~10_combout  = ( \alu|Mux2~1_combout  & ( \alu|Mux2~3_combout  & ( (\dataMem|data_rtl_0|auto_generated|ram_block1a2  & (\alu|Mux29~3_combout  & !\rf_wrt_data_mux|out[0]~2_combout )) ) ) ) # ( !\alu|Mux2~1_combout  & ( 
// \alu|Mux2~3_combout  & ( (\dataMem|data_rtl_0|auto_generated|ram_block1a2  & (\alu|Mux29~3_combout  & !\rf_wrt_data_mux|out[0]~2_combout )) ) ) ) # ( \alu|Mux2~1_combout  & ( !\alu|Mux2~3_combout  & ( (\dataMem|data_rtl_0|auto_generated|ram_block1a2  & 
// (!\rf_wrt_data_mux|out[0]~2_combout  & ((!\alu|Mux2~0_combout ) # (\alu|Mux29~3_combout )))) ) ) ) # ( !\alu|Mux2~1_combout  & ( !\alu|Mux2~3_combout  & ( (\dataMem|data_rtl_0|auto_generated|ram_block1a2  & !\rf_wrt_data_mux|out[0]~2_combout ) ) ) )

	.dataa(!\alu|Mux2~0_combout ),
	.datab(!\dataMem|data_rtl_0|auto_generated|ram_block1a2 ),
	.datac(!\alu|Mux29~3_combout ),
	.datad(!\rf_wrt_data_mux|out[0]~2_combout ),
	.datae(!\alu|Mux2~1_combout ),
	.dataf(!\alu|Mux2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[2]~10 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[2]~10 .lut_mask = 64'h3300230003000300;
defparam \rf_wrt_data_mux|out[2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X14_Y0_N1
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N33
cyclonev_lcell_comb \dataMem|key_reg[2]~3 (
// Equation(s):
// \dataMem|key_reg[2]~3_combout  = ( !\KEY[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem|key_reg[2]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem|key_reg[2]~3 .extended_lut = "off";
defparam \dataMem|key_reg[2]~3 .lut_mask = 64'hFFFFFFFF00000000;
defparam \dataMem|key_reg[2]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y16_N34
dffeas \dataMem|key_reg[2] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\dataMem|key_reg[2]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMem|key_reg[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|key_reg [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|key_reg[2] .is_wysiwyg = "true";
defparam \dataMem|key_reg[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N12
cyclonev_lcell_comb \rf_wrt_data_mux|out[2]~11 (
// Equation(s):
// \rf_wrt_data_mux|out[2]~11_combout  = ( \alu|Mux2~1_combout  & ( \alu|Mux2~3_combout  & ( (\dataMem|key_reg [2] & ((!\alu|Mux29~3_combout ) # (\rf_wrt_data_mux|out[0]~2_combout ))) ) ) ) # ( !\alu|Mux2~1_combout  & ( \alu|Mux2~3_combout  & ( 
// (\dataMem|key_reg [2] & ((!\alu|Mux29~3_combout ) # (\rf_wrt_data_mux|out[0]~2_combout ))) ) ) ) # ( \alu|Mux2~1_combout  & ( !\alu|Mux2~3_combout  & ( (\dataMem|key_reg [2] & (((\alu|Mux2~0_combout  & !\alu|Mux29~3_combout )) # 
// (\rf_wrt_data_mux|out[0]~2_combout ))) ) ) ) # ( !\alu|Mux2~1_combout  & ( !\alu|Mux2~3_combout  & ( (\rf_wrt_data_mux|out[0]~2_combout  & \dataMem|key_reg [2]) ) ) )

	.dataa(!\alu|Mux2~0_combout ),
	.datab(!\rf_wrt_data_mux|out[0]~2_combout ),
	.datac(!\alu|Mux29~3_combout ),
	.datad(!\dataMem|key_reg [2]),
	.datae(!\alu|Mux2~1_combout ),
	.dataf(!\alu|Mux2~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[2]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[2]~11 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[2]~11 .lut_mask = 64'h0033007300F300F3;
defparam \rf_wrt_data_mux|out[2]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y19_N51
cyclonev_lcell_comb \rf_wrt_data_mux|out[2]~13 (
// Equation(s):
// \rf_wrt_data_mux|out[2]~13_combout  = ( \rf_wrt_data_mux|out[2]~10_combout  & ( \rf_wrt_data_mux|out[2]~11_combout  & ( (((\dataMem|sw_reg [2] & \rf_wrt_data_mux|out[0]~1_combout )) # (\rf_wrt_data_mux|out[0]~5_combout )) # 
// (\rf_wrt_data_mux|out[2]~12_combout ) ) ) ) # ( !\rf_wrt_data_mux|out[2]~10_combout  & ( \rf_wrt_data_mux|out[2]~11_combout  & ( (((\dataMem|sw_reg [2] & \rf_wrt_data_mux|out[0]~1_combout )) # (\rf_wrt_data_mux|out[0]~5_combout )) # 
// (\rf_wrt_data_mux|out[2]~12_combout ) ) ) ) # ( \rf_wrt_data_mux|out[2]~10_combout  & ( !\rf_wrt_data_mux|out[2]~11_combout  & ( (((\dataMem|sw_reg [2] & \rf_wrt_data_mux|out[0]~1_combout )) # (\rf_wrt_data_mux|out[0]~5_combout )) # 
// (\rf_wrt_data_mux|out[2]~12_combout ) ) ) ) # ( !\rf_wrt_data_mux|out[2]~10_combout  & ( !\rf_wrt_data_mux|out[2]~11_combout  & ( ((\dataMem|sw_reg [2] & \rf_wrt_data_mux|out[0]~1_combout )) # (\rf_wrt_data_mux|out[2]~12_combout ) ) ) )

	.dataa(!\dataMem|sw_reg [2]),
	.datab(!\rf_wrt_data_mux|out[2]~12_combout ),
	.datac(!\rf_wrt_data_mux|out[0]~1_combout ),
	.datad(!\rf_wrt_data_mux|out[0]~5_combout ),
	.datae(!\rf_wrt_data_mux|out[2]~10_combout ),
	.dataf(!\rf_wrt_data_mux|out[2]~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[2]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[2]~13 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[2]~13 .lut_mask = 64'h373737FF37FF37FF;
defparam \rf_wrt_data_mux|out[2]~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y22_N35
dffeas \reg_file|data[2][2] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[2]~13_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[2][31]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[2][2] .is_wysiwyg = "true";
defparam \reg_file|data[2][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N30
cyclonev_lcell_comb \reg_file|Mux61~2 (
// Equation(s):
// \reg_file|Mux61~2_combout  = ( \controller|rs2[2]~0_combout  & ( \controller|rs2[3]~1_combout  & ( \reg_file|data[14][2]~q  ) ) ) # ( !\controller|rs2[2]~0_combout  & ( \controller|rs2[3]~1_combout  & ( \reg_file|data[10][2]~q  ) ) ) # ( 
// \controller|rs2[2]~0_combout  & ( !\controller|rs2[3]~1_combout  & ( \reg_file|data[6][2]~q  ) ) ) # ( !\controller|rs2[2]~0_combout  & ( !\controller|rs2[3]~1_combout  & ( \reg_file|data[2][2]~q  ) ) )

	.dataa(!\reg_file|data[14][2]~q ),
	.datab(!\reg_file|data[2][2]~q ),
	.datac(!\reg_file|data[6][2]~q ),
	.datad(!\reg_file|data[10][2]~q ),
	.datae(!\controller|rs2[2]~0_combout ),
	.dataf(!\controller|rs2[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux61~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux61~2 .extended_lut = "off";
defparam \reg_file|Mux61~2 .lut_mask = 64'h33330F0F00FF5555;
defparam \reg_file|Mux61~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y19_N44
dffeas \reg_file|data[9][2] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[2]~13_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[9][31]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[9][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[9][2] .is_wysiwyg = "true";
defparam \reg_file|data[9][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N11
dffeas \reg_file|data[1][2] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[2]~13_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[1][31]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[1][2] .is_wysiwyg = "true";
defparam \reg_file|data[1][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X24_Y19_N23
dffeas \reg_file|data[5][2] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[2]~13_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[5][31]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[5][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[5][2] .is_wysiwyg = "true";
defparam \reg_file|data[5][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y20_N8
dffeas \reg_file|data[13][2] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[2]~13_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[13][31]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[13][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[13][2] .is_wysiwyg = "true";
defparam \reg_file|data[13][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N42
cyclonev_lcell_comb \reg_file|Mux61~1 (
// Equation(s):
// \reg_file|Mux61~1_combout  = ( \reg_file|data[5][2]~q  & ( \reg_file|data[13][2]~q  & ( ((!\controller|rs2[3]~1_combout  & ((\reg_file|data[1][2]~q ))) # (\controller|rs2[3]~1_combout  & (\reg_file|data[9][2]~q ))) # (\controller|rs2[2]~0_combout ) ) ) ) 
// # ( !\reg_file|data[5][2]~q  & ( \reg_file|data[13][2]~q  & ( (!\controller|rs2[2]~0_combout  & ((!\controller|rs2[3]~1_combout  & ((\reg_file|data[1][2]~q ))) # (\controller|rs2[3]~1_combout  & (\reg_file|data[9][2]~q )))) # (\controller|rs2[2]~0_combout 
//  & (\controller|rs2[3]~1_combout )) ) ) ) # ( \reg_file|data[5][2]~q  & ( !\reg_file|data[13][2]~q  & ( (!\controller|rs2[2]~0_combout  & ((!\controller|rs2[3]~1_combout  & ((\reg_file|data[1][2]~q ))) # (\controller|rs2[3]~1_combout  & 
// (\reg_file|data[9][2]~q )))) # (\controller|rs2[2]~0_combout  & (!\controller|rs2[3]~1_combout )) ) ) ) # ( !\reg_file|data[5][2]~q  & ( !\reg_file|data[13][2]~q  & ( (!\controller|rs2[2]~0_combout  & ((!\controller|rs2[3]~1_combout  & 
// ((\reg_file|data[1][2]~q ))) # (\controller|rs2[3]~1_combout  & (\reg_file|data[9][2]~q )))) ) ) )

	.dataa(!\controller|rs2[2]~0_combout ),
	.datab(!\controller|rs2[3]~1_combout ),
	.datac(!\reg_file|data[9][2]~q ),
	.datad(!\reg_file|data[1][2]~q ),
	.datae(!\reg_file|data[5][2]~q ),
	.dataf(!\reg_file|data[13][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux61~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux61~1 .extended_lut = "off";
defparam \reg_file|Mux61~1 .lut_mask = 64'h028A46CE139B57DF;
defparam \reg_file|Mux61~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N24
cyclonev_lcell_comb \reg_file|Mux61~0 (
// Equation(s):
// \reg_file|Mux61~0_combout  = ( \reg_file|data[8][2]~q  & ( \reg_file|data[4][2]~q  & ( (!\controller|rs2[3]~1_combout  & (((\reg_file|data[0][2]~q )) # (\controller|rs2[2]~0_combout ))) # (\controller|rs2[3]~1_combout  & ((!\controller|rs2[2]~0_combout ) 
// # ((\reg_file|data[12][2]~q )))) ) ) ) # ( !\reg_file|data[8][2]~q  & ( \reg_file|data[4][2]~q  & ( (!\controller|rs2[3]~1_combout  & (((\reg_file|data[0][2]~q )) # (\controller|rs2[2]~0_combout ))) # (\controller|rs2[3]~1_combout  & 
// (\controller|rs2[2]~0_combout  & (\reg_file|data[12][2]~q ))) ) ) ) # ( \reg_file|data[8][2]~q  & ( !\reg_file|data[4][2]~q  & ( (!\controller|rs2[3]~1_combout  & (!\controller|rs2[2]~0_combout  & ((\reg_file|data[0][2]~q )))) # 
// (\controller|rs2[3]~1_combout  & ((!\controller|rs2[2]~0_combout ) # ((\reg_file|data[12][2]~q )))) ) ) ) # ( !\reg_file|data[8][2]~q  & ( !\reg_file|data[4][2]~q  & ( (!\controller|rs2[3]~1_combout  & (!\controller|rs2[2]~0_combout  & 
// ((\reg_file|data[0][2]~q )))) # (\controller|rs2[3]~1_combout  & (\controller|rs2[2]~0_combout  & (\reg_file|data[12][2]~q ))) ) ) )

	.dataa(!\controller|rs2[3]~1_combout ),
	.datab(!\controller|rs2[2]~0_combout ),
	.datac(!\reg_file|data[12][2]~q ),
	.datad(!\reg_file|data[0][2]~q ),
	.datae(!\reg_file|data[8][2]~q ),
	.dataf(!\reg_file|data[4][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux61~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux61~0 .extended_lut = "off";
defparam \reg_file|Mux61~0 .lut_mask = 64'h018945CD23AB67EF;
defparam \reg_file|Mux61~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y19_N48
cyclonev_lcell_comb \reg_file|data[15][2]~feeder (
// Equation(s):
// \reg_file|data[15][2]~feeder_combout  = ( \rf_wrt_data_mux|out[2]~13_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[2]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[15][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[15][2]~feeder .extended_lut = "off";
defparam \reg_file|data[15][2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[15][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X28_Y19_N50
dffeas \reg_file|data[15][2] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[15][2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[15][31]~17_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[15][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[15][2] .is_wysiwyg = "true";
defparam \reg_file|data[15][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N15
cyclonev_lcell_comb \reg_file|Mux61~3 (
// Equation(s):
// \reg_file|Mux61~3_combout  = ( \reg_file|data[7][2]~q  & ( \reg_file|data[15][2]~q  & ( ((!\controller|rs2[3]~1_combout  & ((\reg_file|data[3][2]~q ))) # (\controller|rs2[3]~1_combout  & (\reg_file|data[11][2]~q ))) # (\controller|rs2[2]~0_combout ) ) ) ) 
// # ( !\reg_file|data[7][2]~q  & ( \reg_file|data[15][2]~q  & ( (!\controller|rs2[3]~1_combout  & (((!\controller|rs2[2]~0_combout  & \reg_file|data[3][2]~q )))) # (\controller|rs2[3]~1_combout  & (((\controller|rs2[2]~0_combout )) # 
// (\reg_file|data[11][2]~q ))) ) ) ) # ( \reg_file|data[7][2]~q  & ( !\reg_file|data[15][2]~q  & ( (!\controller|rs2[3]~1_combout  & (((\reg_file|data[3][2]~q ) # (\controller|rs2[2]~0_combout )))) # (\controller|rs2[3]~1_combout  & (\reg_file|data[11][2]~q 
//  & (!\controller|rs2[2]~0_combout ))) ) ) ) # ( !\reg_file|data[7][2]~q  & ( !\reg_file|data[15][2]~q  & ( (!\controller|rs2[2]~0_combout  & ((!\controller|rs2[3]~1_combout  & ((\reg_file|data[3][2]~q ))) # (\controller|rs2[3]~1_combout  & 
// (\reg_file|data[11][2]~q )))) ) ) )

	.dataa(!\reg_file|data[11][2]~q ),
	.datab(!\controller|rs2[3]~1_combout ),
	.datac(!\controller|rs2[2]~0_combout ),
	.datad(!\reg_file|data[3][2]~q ),
	.datae(!\reg_file|data[7][2]~q ),
	.dataf(!\reg_file|data[15][2]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux61~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux61~3 .extended_lut = "off";
defparam \reg_file|Mux61~3 .lut_mask = 64'h10D01CDC13D31FDF;
defparam \reg_file|Mux61~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N24
cyclonev_lcell_comb \reg_file|Mux61~4 (
// Equation(s):
// \reg_file|Mux61~4_combout  = ( \reg_file|Mux61~0_combout  & ( \reg_file|Mux61~3_combout  & ( (!\controller|rs2[1]~3_combout  & (((\reg_file|Mux61~1_combout ) # (\controller|rs2[0]~2_combout )))) # (\controller|rs2[1]~3_combout  & 
// (((!\controller|rs2[0]~2_combout )) # (\reg_file|Mux61~2_combout ))) ) ) ) # ( !\reg_file|Mux61~0_combout  & ( \reg_file|Mux61~3_combout  & ( (!\controller|rs2[1]~3_combout  & (((!\controller|rs2[0]~2_combout  & \reg_file|Mux61~1_combout )))) # 
// (\controller|rs2[1]~3_combout  & (((!\controller|rs2[0]~2_combout )) # (\reg_file|Mux61~2_combout ))) ) ) ) # ( \reg_file|Mux61~0_combout  & ( !\reg_file|Mux61~3_combout  & ( (!\controller|rs2[1]~3_combout  & (((\reg_file|Mux61~1_combout ) # 
// (\controller|rs2[0]~2_combout )))) # (\controller|rs2[1]~3_combout  & (\reg_file|Mux61~2_combout  & (\controller|rs2[0]~2_combout ))) ) ) ) # ( !\reg_file|Mux61~0_combout  & ( !\reg_file|Mux61~3_combout  & ( (!\controller|rs2[1]~3_combout  & 
// (((!\controller|rs2[0]~2_combout  & \reg_file|Mux61~1_combout )))) # (\controller|rs2[1]~3_combout  & (\reg_file|Mux61~2_combout  & (\controller|rs2[0]~2_combout ))) ) ) )

	.dataa(!\controller|rs2[1]~3_combout ),
	.datab(!\reg_file|Mux61~2_combout ),
	.datac(!\controller|rs2[0]~2_combout ),
	.datad(!\reg_file|Mux61~1_combout ),
	.datae(!\reg_file|Mux61~0_combout ),
	.dataf(!\reg_file|Mux61~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux61~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux61~4 .extended_lut = "off";
defparam \reg_file|Mux61~4 .lut_mask = 64'h01A10BAB51F15BFB;
defparam \reg_file|Mux61~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N12
cyclonev_lcell_comb \alu_in2_mux|out[2]~5 (
// Equation(s):
// \alu_in2_mux|out[2]~5_combout  = ( \instMem|data~137_combout  & ( \reg_file|Mux61~4_combout  & ( (!\controller|pc_sel[1]~0_combout ) # ((!\controller|WideOr5~4_combout  & ((!\instMem|data~7_combout ) # (\instMem|data~85_combout )))) ) ) ) # ( 
// !\instMem|data~137_combout  & ( \reg_file|Mux61~4_combout  & ( (!\controller|WideOr5~4_combout  & ((!\controller|pc_sel[1]~0_combout ) # ((!\instMem|data~7_combout ) # (\instMem|data~85_combout )))) # (\controller|WideOr5~4_combout  & 
// (!\controller|pc_sel[1]~0_combout  & ((!\instMem|data~7_combout )))) ) ) ) # ( \instMem|data~137_combout  & ( !\reg_file|Mux61~4_combout  & ( (!\controller|WideOr5~4_combout  & (\controller|pc_sel[1]~0_combout  & ((!\instMem|data~7_combout ) # 
// (\instMem|data~85_combout )))) # (\controller|WideOr5~4_combout  & (!\controller|pc_sel[1]~0_combout )) ) ) ) # ( !\instMem|data~137_combout  & ( !\reg_file|Mux61~4_combout  & ( (!\controller|WideOr5~4_combout  & (\controller|pc_sel[1]~0_combout  & 
// ((!\instMem|data~7_combout ) # (\instMem|data~85_combout )))) # (\controller|WideOr5~4_combout  & (!\controller|pc_sel[1]~0_combout  & ((!\instMem|data~7_combout )))) ) ) )

	.dataa(!\controller|WideOr5~4_combout ),
	.datab(!\controller|pc_sel[1]~0_combout ),
	.datac(!\instMem|data~85_combout ),
	.datad(!\instMem|data~7_combout ),
	.datae(!\instMem|data~137_combout ),
	.dataf(!\reg_file|Mux61~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu_in2_mux|out[2]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu_in2_mux|out[2]~5 .extended_lut = "off";
defparam \alu_in2_mux|out[2]~5 .lut_mask = 64'h66026646EE8AEECE;
defparam \alu_in2_mux|out[2]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N6
cyclonev_lcell_comb \alu|Mux29~0 (
// Equation(s):
// \alu|Mux29~0_combout  = ( !\reg_file|Mux29~4_combout  & ( \controller|WideOr2~2_combout  & ( !\alu_in2_mux|out[2]~5_combout  ) ) ) # ( \reg_file|Mux29~4_combout  & ( !\controller|WideOr2~2_combout  & ( (!\controller|WideOr3~2_combout  & 
// (!\alu|Add0~5_sumout )) # (\controller|WideOr3~2_combout  & ((!\alu|Add1~5_sumout ))) ) ) ) # ( !\reg_file|Mux29~4_combout  & ( !\controller|WideOr2~2_combout  & ( (!\controller|WideOr3~2_combout  & (!\alu|Add0~5_sumout )) # (\controller|WideOr3~2_combout 
//  & ((!\alu|Add1~5_sumout ))) ) ) )

	.dataa(!\alu|Add0~5_sumout ),
	.datab(!\alu_in2_mux|out[2]~5_combout ),
	.datac(!\alu|Add1~5_sumout ),
	.datad(!\controller|WideOr3~2_combout ),
	.datae(!\reg_file|Mux29~4_combout ),
	.dataf(!\controller|WideOr2~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux29~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux29~0 .extended_lut = "off";
defparam \alu|Mux29~0 .lut_mask = 64'hAAF0AAF0CCCC0000;
defparam \alu|Mux29~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N21
cyclonev_lcell_comb \alu|Mux29~3 (
// Equation(s):
// \alu|Mux29~3_combout  = ( \alu|Mux29~1_combout  & ( (!\alu|Mux29~0_combout ) # (\alu|Mux29~2_combout ) ) ) # ( !\alu|Mux29~1_combout  & ( \alu|Mux29~2_combout  ) )

	.dataa(!\alu|Mux29~2_combout ),
	.datab(gnd),
	.datac(!\alu|Mux29~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\alu|Mux29~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux29~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux29~3 .extended_lut = "off";
defparam \alu|Mux29~3 .lut_mask = 64'h55555555F5F5F5F5;
defparam \alu|Mux29~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y16_N12
cyclonev_lcell_comb \dataMem|sw_reg[9]~0 (
// Equation(s):
// \dataMem|sw_reg[9]~0_combout  = ( !\controller|mem_wrt_en~2_combout  & ( \alu|Mux2~0_combout  & ( (\alu|Mux29~3_combout  & ((\alu|Mux2~1_combout ) # (\alu|Mux2~3_combout ))) ) ) ) # ( !\controller|mem_wrt_en~2_combout  & ( !\alu|Mux2~0_combout  & ( 
// (\alu|Mux29~3_combout  & \alu|Mux2~3_combout ) ) ) )

	.dataa(gnd),
	.datab(!\alu|Mux29~3_combout ),
	.datac(!\alu|Mux2~3_combout ),
	.datad(!\alu|Mux2~1_combout ),
	.datae(!\controller|mem_wrt_en~2_combout ),
	.dataf(!\alu|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem|sw_reg[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem|sw_reg[9]~0 .extended_lut = "off";
defparam \dataMem|sw_reg[9]~0 .lut_mask = 64'h0303000003330000;
defparam \dataMem|sw_reg[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X21_Y16_N10
dffeas \dataMem|sw_reg[4] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\dataMem|sw_reg[4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\dataMem|sw_reg[9]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|sw_reg [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|sw_reg[4] .is_wysiwyg = "true";
defparam \dataMem|sw_reg[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N24
cyclonev_lcell_comb \rf_wrt_data_mux|out[4]~22 (
// Equation(s):
// \rf_wrt_data_mux|out[4]~22_combout  = ( \alu|Mux2~4_combout  & ( (\controller|pc_sel[1]~0_combout  & (!\controller|rf_wrt_data_sel[0]~0_combout  & \pc_plus_4_adder|Add0~17_sumout )) ) ) # ( !\alu|Mux2~4_combout  & ( (!\controller|pc_sel[1]~0_combout  & 
// (\controller|rf_wrt_data_sel[0]~0_combout  & (\dataMem|data_rtl_0|auto_generated|ram_block1a4 ))) # (\controller|pc_sel[1]~0_combout  & (!\controller|rf_wrt_data_sel[0]~0_combout  & ((\pc_plus_4_adder|Add0~17_sumout )))) ) )

	.dataa(!\controller|pc_sel[1]~0_combout ),
	.datab(!\controller|rf_wrt_data_sel[0]~0_combout ),
	.datac(!\dataMem|data_rtl_0|auto_generated|ram_block1a4 ),
	.datad(!\pc_plus_4_adder|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\alu|Mux2~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[4]~22_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[4]~22 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[4]~22 .lut_mask = 64'h0246024600440044;
defparam \rf_wrt_data_mux|out[4]~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y21_N21
cyclonev_lcell_comb \rf_wrt_data_mux|out[4]~23 (
// Equation(s):
// \rf_wrt_data_mux|out[4]~23_combout  = ( \rf_wrt_data_mux|out[4]~22_combout  ) # ( !\rf_wrt_data_mux|out[4]~22_combout  & ( (!\rf_wrt_data_mux|out[0]~1_combout  & (\alu|Mux27~2_combout  & (\rf_wrt_data_mux|out[0]~2_combout ))) # 
// (\rf_wrt_data_mux|out[0]~1_combout  & (((\alu|Mux27~2_combout  & \rf_wrt_data_mux|out[0]~2_combout )) # (\dataMem|sw_reg [4]))) ) )

	.dataa(!\rf_wrt_data_mux|out[0]~1_combout ),
	.datab(!\alu|Mux27~2_combout ),
	.datac(!\rf_wrt_data_mux|out[0]~2_combout ),
	.datad(!\dataMem|sw_reg [4]),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[4]~22_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\rf_wrt_data_mux|out[4]~23_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \rf_wrt_data_mux|out[4]~23 .extended_lut = "off";
defparam \rf_wrt_data_mux|out[4]~23 .lut_mask = 64'h03570357FFFFFFFF;
defparam \rf_wrt_data_mux|out[4]~23 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X23_Y19_N44
dffeas \reg_file|data[12][4] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[4]~23_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[12][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[12][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[12][4] .is_wysiwyg = "true";
defparam \reg_file|data[12][4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y19_N0
cyclonev_lcell_comb \reg_file|Mux27~0 (
// Equation(s):
// \reg_file|Mux27~0_combout  = ( \reg_file|data[8][4]~q  & ( \controller|rs1[2]~3_combout  & ( (!\controller|rs1[3]~4_combout  & ((\reg_file|data[4][4]~q ))) # (\controller|rs1[3]~4_combout  & (\reg_file|data[12][4]~q )) ) ) ) # ( !\reg_file|data[8][4]~q  & 
// ( \controller|rs1[2]~3_combout  & ( (!\controller|rs1[3]~4_combout  & ((\reg_file|data[4][4]~q ))) # (\controller|rs1[3]~4_combout  & (\reg_file|data[12][4]~q )) ) ) ) # ( \reg_file|data[8][4]~q  & ( !\controller|rs1[2]~3_combout  & ( 
// (\controller|rs1[3]~4_combout ) # (\reg_file|data[0][4]~q ) ) ) ) # ( !\reg_file|data[8][4]~q  & ( !\controller|rs1[2]~3_combout  & ( (\reg_file|data[0][4]~q  & !\controller|rs1[3]~4_combout ) ) ) )

	.dataa(!\reg_file|data[0][4]~q ),
	.datab(!\reg_file|data[12][4]~q ),
	.datac(!\reg_file|data[4][4]~q ),
	.datad(!\controller|rs1[3]~4_combout ),
	.datae(!\reg_file|data[8][4]~q ),
	.dataf(!\controller|rs1[2]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux27~0 .extended_lut = "off";
defparam \reg_file|Mux27~0 .lut_mask = 64'h550055FF0F330F33;
defparam \reg_file|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y17_N57
cyclonev_lcell_comb \reg_file|Mux27~1 (
// Equation(s):
// \reg_file|Mux27~1_combout  = ( \controller|rs1[2]~3_combout  & ( \reg_file|data[1][4]~q  & ( (!\controller|rs1[3]~4_combout  & (\reg_file|data[5][4]~q )) # (\controller|rs1[3]~4_combout  & ((\reg_file|data[13][4]~q ))) ) ) ) # ( 
// !\controller|rs1[2]~3_combout  & ( \reg_file|data[1][4]~q  & ( (!\controller|rs1[3]~4_combout ) # (\reg_file|data[9][4]~q ) ) ) ) # ( \controller|rs1[2]~3_combout  & ( !\reg_file|data[1][4]~q  & ( (!\controller|rs1[3]~4_combout  & (\reg_file|data[5][4]~q 
// )) # (\controller|rs1[3]~4_combout  & ((\reg_file|data[13][4]~q ))) ) ) ) # ( !\controller|rs1[2]~3_combout  & ( !\reg_file|data[1][4]~q  & ( (\controller|rs1[3]~4_combout  & \reg_file|data[9][4]~q ) ) ) )

	.dataa(!\reg_file|data[5][4]~q ),
	.datab(!\controller|rs1[3]~4_combout ),
	.datac(!\reg_file|data[9][4]~q ),
	.datad(!\reg_file|data[13][4]~q ),
	.datae(!\controller|rs1[2]~3_combout ),
	.dataf(!\reg_file|data[1][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux27~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux27~1 .extended_lut = "off";
defparam \reg_file|Mux27~1 .lut_mask = 64'h03034477CFCF4477;
defparam \reg_file|Mux27~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y23_N56
dffeas \reg_file|data[11][4] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[4]~23_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[11][31]~15_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[11][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[11][4] .is_wysiwyg = "true";
defparam \reg_file|data[11][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y23_N57
cyclonev_lcell_comb \reg_file|Mux27~3 (
// Equation(s):
// \reg_file|Mux27~3_combout  = ( \controller|rs1[2]~3_combout  & ( \controller|rs1[3]~4_combout  & ( \reg_file|data[15][4]~q  ) ) ) # ( !\controller|rs1[2]~3_combout  & ( \controller|rs1[3]~4_combout  & ( \reg_file|data[11][4]~q  ) ) ) # ( 
// \controller|rs1[2]~3_combout  & ( !\controller|rs1[3]~4_combout  & ( \reg_file|data[7][4]~q  ) ) ) # ( !\controller|rs1[2]~3_combout  & ( !\controller|rs1[3]~4_combout  & ( \reg_file|data[3][4]~q  ) ) )

	.dataa(!\reg_file|data[3][4]~q ),
	.datab(!\reg_file|data[15][4]~q ),
	.datac(!\reg_file|data[7][4]~q ),
	.datad(!\reg_file|data[11][4]~q ),
	.datae(!\controller|rs1[2]~3_combout ),
	.dataf(!\controller|rs1[3]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux27~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux27~3 .extended_lut = "off";
defparam \reg_file|Mux27~3 .lut_mask = 64'h55550F0F00FF3333;
defparam \reg_file|Mux27~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y20_N12
cyclonev_lcell_comb \reg_file|Mux27~4 (
// Equation(s):
// \reg_file|Mux27~4_combout  = ( \reg_file|Mux27~1_combout  & ( \reg_file|Mux27~3_combout  & ( ((!\controller|rs1[1]~2_combout  & ((\reg_file|Mux27~0_combout ))) # (\controller|rs1[1]~2_combout  & (\reg_file|Mux27~2_combout ))) # 
// (\controller|rs1[0]~1_combout ) ) ) ) # ( !\reg_file|Mux27~1_combout  & ( \reg_file|Mux27~3_combout  & ( (!\controller|rs1[0]~1_combout  & ((!\controller|rs1[1]~2_combout  & ((\reg_file|Mux27~0_combout ))) # (\controller|rs1[1]~2_combout  & 
// (\reg_file|Mux27~2_combout )))) # (\controller|rs1[0]~1_combout  & (((\controller|rs1[1]~2_combout )))) ) ) ) # ( \reg_file|Mux27~1_combout  & ( !\reg_file|Mux27~3_combout  & ( (!\controller|rs1[0]~1_combout  & ((!\controller|rs1[1]~2_combout  & 
// ((\reg_file|Mux27~0_combout ))) # (\controller|rs1[1]~2_combout  & (\reg_file|Mux27~2_combout )))) # (\controller|rs1[0]~1_combout  & (((!\controller|rs1[1]~2_combout )))) ) ) ) # ( !\reg_file|Mux27~1_combout  & ( !\reg_file|Mux27~3_combout  & ( 
// (!\controller|rs1[0]~1_combout  & ((!\controller|rs1[1]~2_combout  & ((\reg_file|Mux27~0_combout ))) # (\controller|rs1[1]~2_combout  & (\reg_file|Mux27~2_combout )))) ) ) )

	.dataa(!\reg_file|Mux27~2_combout ),
	.datab(!\reg_file|Mux27~0_combout ),
	.datac(!\controller|rs1[0]~1_combout ),
	.datad(!\controller|rs1[1]~2_combout ),
	.datae(!\reg_file|Mux27~1_combout ),
	.dataf(!\reg_file|Mux27~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux27~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux27~4 .extended_lut = "off";
defparam \reg_file|Mux27~4 .lut_mask = 64'h30503F50305F3F5F;
defparam \reg_file|Mux27~4 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N30
cyclonev_lcell_comb \alu|Mux27~0 (
// Equation(s):
// \alu|Mux27~0_combout  = ( \alu|Add1~29_sumout  & ( \alu_in2_mux|out[4]~21_combout  & ( (!\alu|Add0~29_sumout  & (!\controller|WideOr3~2_combout  & !\controller|WideOr2~2_combout )) ) ) ) # ( !\alu|Add1~29_sumout  & ( \alu_in2_mux|out[4]~21_combout  & ( 
// (!\controller|WideOr2~2_combout  & ((!\alu|Add0~29_sumout ) # (\controller|WideOr3~2_combout ))) ) ) ) # ( \alu|Add1~29_sumout  & ( !\alu_in2_mux|out[4]~21_combout  & ( (!\controller|WideOr2~2_combout  & (!\alu|Add0~29_sumout  & 
// (!\controller|WideOr3~2_combout ))) # (\controller|WideOr2~2_combout  & (((!\reg_file|Mux27~4_combout )))) ) ) ) # ( !\alu|Add1~29_sumout  & ( !\alu_in2_mux|out[4]~21_combout  & ( (!\controller|WideOr2~2_combout  & ((!\alu|Add0~29_sumout ) # 
// ((\controller|WideOr3~2_combout )))) # (\controller|WideOr2~2_combout  & (((!\reg_file|Mux27~4_combout )))) ) ) )

	.dataa(!\alu|Add0~29_sumout ),
	.datab(!\controller|WideOr3~2_combout ),
	.datac(!\reg_file|Mux27~4_combout ),
	.datad(!\controller|WideOr2~2_combout ),
	.datae(!\alu|Add1~29_sumout ),
	.dataf(!\alu_in2_mux|out[4]~21_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux27~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux27~0 .extended_lut = "off";
defparam \alu|Mux27~0 .lut_mask = 64'hBBF088F0BB008800;
defparam \alu|Mux27~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y24_N12
cyclonev_lcell_comb \alu|Mux27~2 (
// Equation(s):
// \alu|Mux27~2_combout  = ( \alu|Mux19~1_combout  & ( \alu|Mux27~0_combout  & ( \alu|Mux27~1_combout  ) ) ) # ( \alu|Mux19~1_combout  & ( !\alu|Mux27~0_combout  & ( (\alu|Mux29~1_combout ) # (\alu|Mux27~1_combout ) ) ) ) # ( !\alu|Mux19~1_combout  & ( 
// !\alu|Mux27~0_combout  & ( \alu|Mux29~1_combout  ) ) )

	.dataa(!\alu|Mux27~1_combout ),
	.datab(gnd),
	.datac(!\alu|Mux29~1_combout ),
	.datad(gnd),
	.datae(!\alu|Mux19~1_combout ),
	.dataf(!\alu|Mux27~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux27~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux27~2 .extended_lut = "off";
defparam \alu|Mux27~2 .lut_mask = 64'h0F0F5F5F00005555;
defparam \alu|Mux27~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N51
cyclonev_lcell_comb \pc_mux|out[4]~4 (
// Equation(s):
// \pc_mux|out[4]~4_combout  = ( \alu|Mux27~2_combout  & ( (!\pc_mux|Equal0~0_combout  & ((!\pc_mux|Equal0~1_combout ) # ((\pc_plus_4_plus_imm_adder|Add0~17_sumout )))) # (\pc_mux|Equal0~0_combout  & (((\pc_plus_4_adder|Add0~17_sumout )))) ) ) # ( 
// !\alu|Mux27~2_combout  & ( (!\pc_mux|Equal0~0_combout  & (\pc_mux|Equal0~1_combout  & (\pc_plus_4_plus_imm_adder|Add0~17_sumout ))) # (\pc_mux|Equal0~0_combout  & (((\pc_plus_4_adder|Add0~17_sumout )))) ) )

	.dataa(!\pc_mux|Equal0~1_combout ),
	.datab(!\pc_mux|Equal0~0_combout ),
	.datac(!\pc_plus_4_plus_imm_adder|Add0~17_sumout ),
	.datad(!\pc_plus_4_adder|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\alu|Mux27~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[4]~4 .extended_lut = "off";
defparam \pc_mux|out[4]~4 .lut_mask = 64'h043704378CBF8CBF;
defparam \pc_mux|out[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N53
dffeas \pc|dataOut[4] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\pc_mux|out[4]~4_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pc|dataOut[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [4]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[4] .is_wysiwyg = "true";
defparam \pc|dataOut[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N0
cyclonev_lcell_comb \pc_mux|out[6]~2 (
// Equation(s):
// \pc_mux|out[6]~2_combout  = ( \alu|Mux25~2_combout  & ( (!\controller|pc_sel[1]~0_combout  & ((!\controller|WideOr4~1_combout  & ((!\pc_plus_4_adder|Add0~9_sumout ))) # (\controller|WideOr4~1_combout  & (!\pc_plus_4_plus_imm_adder|Add0~9_sumout )))) # 
// (\controller|pc_sel[1]~0_combout  & (((\controller|WideOr4~1_combout )))) ) ) # ( !\alu|Mux25~2_combout  & ( ((!\controller|WideOr4~1_combout  & ((!\pc_plus_4_adder|Add0~9_sumout ))) # (\controller|WideOr4~1_combout  & 
// (!\pc_plus_4_plus_imm_adder|Add0~9_sumout ))) # (\controller|pc_sel[1]~0_combout ) ) )

	.dataa(!\controller|pc_sel[1]~0_combout ),
	.datab(!\pc_plus_4_plus_imm_adder|Add0~9_sumout ),
	.datac(!\controller|WideOr4~1_combout ),
	.datad(!\pc_plus_4_adder|Add0~9_sumout ),
	.datae(gnd),
	.dataf(!\alu|Mux25~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[6]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[6]~2 .extended_lut = "off";
defparam \pc_mux|out[6]~2 .lut_mask = 64'hFD5DFD5DAD0DAD0D;
defparam \pc_mux|out[6]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N2
dffeas \pc|dataOut[6] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\pc_mux|out[6]~2_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [6]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[6] .is_wysiwyg = "true";
defparam \pc|dataOut[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N45
cyclonev_lcell_comb \instMem|data~10 (
// Equation(s):
// \instMem|data~10_combout  = ( \pc|dataOut [6] & ( \pc|dataOut [9] & ( (!\pc|dataOut [5] & ((!\pc|dataOut [7] & (\pc|dataOut [4])) # (\pc|dataOut [7] & ((!\pc|dataOut [3]))))) # (\pc|dataOut [5] & ((!\pc|dataOut [4]) # (!\pc|dataOut [7] $ (!\pc|dataOut 
// [3])))) ) ) ) # ( !\pc|dataOut [6] & ( \pc|dataOut [9] & ( (!\pc|dataOut [4] & (!\pc|dataOut [7] $ (((!\pc|dataOut [5] & !\pc|dataOut [3]))))) # (\pc|dataOut [4] & (!\pc|dataOut [7] & ((!\pc|dataOut [5]) # (\pc|dataOut [3])))) ) ) ) # ( \pc|dataOut [6] & 
// ( !\pc|dataOut [9] & ( (!\pc|dataOut [4] & (!\pc|dataOut [5] & ((!\pc|dataOut [3]) # (\pc|dataOut [7])))) # (\pc|dataOut [4] & (!\pc|dataOut [7] & (\pc|dataOut [5]))) ) ) ) # ( !\pc|dataOut [6] & ( !\pc|dataOut [9] & ( (\pc|dataOut [4] & ((!\pc|dataOut 
// [7] & (\pc|dataOut [5])) # (\pc|dataOut [7] & (!\pc|dataOut [5] & \pc|dataOut [3])))) ) ) )

	.dataa(!\pc|dataOut [4]),
	.datab(!\pc|dataOut [7]),
	.datac(!\pc|dataOut [5]),
	.datad(!\pc|dataOut [3]),
	.datae(!\pc|dataOut [6]),
	.dataf(!\pc|dataOut [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~10 .extended_lut = "off";
defparam \instMem|data~10 .lut_mask = 64'h0414A42468CC7B4E;
defparam \instMem|data~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N6
cyclonev_lcell_comb \instMem|data~9 (
// Equation(s):
// \instMem|data~9_combout  = ( \pc|dataOut [6] & ( \pc|dataOut [9] & ( ((!\pc|dataOut [4] & (!\pc|dataOut [5])) # (\pc|dataOut [4] & ((\pc|dataOut [3])))) # (\pc|dataOut [7]) ) ) ) # ( !\pc|dataOut [6] & ( \pc|dataOut [9] & ( (!\pc|dataOut [4] & 
// (!\pc|dataOut [5] & ((!\pc|dataOut [3]) # (!\pc|dataOut [7])))) # (\pc|dataOut [4] & (((\pc|dataOut [3] & !\pc|dataOut [7])))) ) ) ) # ( !\pc|dataOut [6] & ( !\pc|dataOut [9] & ( (!\pc|dataOut [4] & (\pc|dataOut [7] & (!\pc|dataOut [5] $ (!\pc|dataOut 
// [3])))) # (\pc|dataOut [4] & ((!\pc|dataOut [5]) # ((\pc|dataOut [3])))) ) ) )

	.dataa(!\pc|dataOut [4]),
	.datab(!\pc|dataOut [5]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [7]),
	.datae(!\pc|dataOut [6]),
	.dataf(!\pc|dataOut [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~9 .extended_lut = "off";
defparam \instMem|data~9 .lut_mask = 64'h456D00008D808DFF;
defparam \instMem|data~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N12
cyclonev_lcell_comb \instMem|data~11 (
// Equation(s):
// \instMem|data~11_combout  = ( \instMem|data~9_combout  & ( \instMem|data~7_combout  & ( (!\pc|dataOut [2] & (((\instMem|data~10_combout  & !\pc|dataOut [8])))) # (\pc|dataOut [2] & ((!\pc|dataOut [9]) # ((!\pc|dataOut [8])))) ) ) ) # ( 
// !\instMem|data~9_combout  & ( \instMem|data~7_combout  & ( (!\pc|dataOut [2] & (((\instMem|data~10_combout  & !\pc|dataOut [8])))) # (\pc|dataOut [2] & (!\pc|dataOut [9] & ((\pc|dataOut [8])))) ) ) )

	.dataa(!\pc|dataOut [2]),
	.datab(!\pc|dataOut [9]),
	.datac(!\instMem|data~10_combout ),
	.datad(!\pc|dataOut [8]),
	.datae(!\instMem|data~9_combout ),
	.dataf(!\instMem|data~7_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~11 .extended_lut = "off";
defparam \instMem|data~11 .lut_mask = 64'h000000000A445F44;
defparam \instMem|data~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N27
cyclonev_lcell_comb \controller|mem_wrt_en~0 (
// Equation(s):
// \controller|mem_wrt_en~0_combout  = ( \instMem|data~71_combout  & ( \instMem|data~8_combout  & ( (!\instMem|data~7_combout  & (\instMem|data~11_combout  & ((!\instMem|data~5_combout ) # (\pc|dataOut [12])))) ) ) ) # ( !\instMem|data~71_combout  & ( 
// \instMem|data~8_combout  & ( (!\instMem|data~7_combout  & \instMem|data~11_combout ) ) ) ) # ( \instMem|data~71_combout  & ( !\instMem|data~8_combout  & ( (\instMem|data~11_combout  & ((!\instMem|data~5_combout ) # (\pc|dataOut [12]))) ) ) ) # ( 
// !\instMem|data~71_combout  & ( !\instMem|data~8_combout  & ( \instMem|data~11_combout  ) ) )

	.dataa(!\instMem|data~5_combout ),
	.datab(!\instMem|data~7_combout ),
	.datac(!\pc|dataOut [12]),
	.datad(!\instMem|data~11_combout ),
	.datae(!\instMem|data~71_combout ),
	.dataf(!\instMem|data~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|mem_wrt_en~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|mem_wrt_en~0 .extended_lut = "off";
defparam \controller|mem_wrt_en~0 .lut_mask = 64'h00FF00AF00CC008C;
defparam \controller|mem_wrt_en~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N15
cyclonev_lcell_comb \controller|pc_sel[1]~0 (
// Equation(s):
// \controller|pc_sel[1]~0_combout  = ( !\instMem|data~62_combout  & ( \instMem|data~14_combout  & ( (!\instMem|data~56_combout  & (!\instMem|data~141_combout  & (\controller|mem_wrt_en~0_combout  & !\instMem|data~6_combout ))) ) ) )

	.dataa(!\instMem|data~56_combout ),
	.datab(!\instMem|data~141_combout ),
	.datac(!\controller|mem_wrt_en~0_combout ),
	.datad(!\instMem|data~6_combout ),
	.datae(!\instMem|data~62_combout ),
	.dataf(!\instMem|data~14_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|pc_sel[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|pc_sel[1]~0 .extended_lut = "off";
defparam \controller|pc_sel[1]~0 .lut_mask = 64'h0000000008000000;
defparam \controller|pc_sel[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N24
cyclonev_lcell_comb \controller|WideOr4~0 (
// Equation(s):
// \controller|WideOr4~0_combout  = ( !\instMem|data~56_combout  & ( (\instMem|data~141_combout  & (!\instMem|data~62_combout  $ (\instMem|data~76_combout ))) ) )

	.dataa(!\instMem|data~141_combout ),
	.datab(!\instMem|data~62_combout ),
	.datac(gnd),
	.datad(!\instMem|data~76_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~56_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr4~0 .extended_lut = "off";
defparam \controller|WideOr4~0 .lut_mask = 64'h4411441100000000;
defparam \controller|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y23_N48
cyclonev_lcell_comb \pc_mux|Equal0~0 (
// Equation(s):
// \pc_mux|Equal0~0_combout  = ( \controller|Equal0~1_combout  & ( \controller|WideOr4~0_combout  & ( !\controller|pc_sel[1]~0_combout  ) ) ) # ( !\controller|Equal0~1_combout  & ( \controller|WideOr4~0_combout  & ( !\controller|pc_sel[1]~0_combout  ) ) ) # 
// ( \controller|Equal0~1_combout  & ( !\controller|WideOr4~0_combout  & ( (!\alu|branch_result~combout  & !\controller|pc_sel[1]~0_combout ) ) ) ) # ( !\controller|Equal0~1_combout  & ( !\controller|WideOr4~0_combout  & ( !\controller|pc_sel[1]~0_combout  ) 
// ) )

	.dataa(!\alu|branch_result~combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\controller|pc_sel[1]~0_combout ),
	.datae(!\controller|Equal0~1_combout ),
	.dataf(!\controller|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|Equal0~0 .extended_lut = "off";
defparam \pc_mux|Equal0~0 .lut_mask = 64'hFF00AA00FF00FF00;
defparam \pc_mux|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y18_N48
cyclonev_lcell_comb \pc_mux|out[3]~8 (
// Equation(s):
// \pc_mux|out[3]~8_combout  = ( \alu|Mux28~2_combout  & ( (!\pc_mux|Equal0~0_combout  & ((!\pc_mux|Equal0~1_combout ) # ((\pc_plus_4_plus_imm_adder|Add0~33_sumout )))) # (\pc_mux|Equal0~0_combout  & (((\pc_plus_4_adder|Add0~33_sumout )))) ) ) # ( 
// !\alu|Mux28~2_combout  & ( (!\pc_mux|Equal0~0_combout  & (\pc_mux|Equal0~1_combout  & (\pc_plus_4_plus_imm_adder|Add0~33_sumout ))) # (\pc_mux|Equal0~0_combout  & (((\pc_plus_4_adder|Add0~33_sumout )))) ) )

	.dataa(!\pc_mux|Equal0~1_combout ),
	.datab(!\pc_mux|Equal0~0_combout ),
	.datac(!\pc_plus_4_plus_imm_adder|Add0~33_sumout ),
	.datad(!\pc_plus_4_adder|Add0~33_sumout ),
	.datae(gnd),
	.dataf(!\alu|Mux28~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[3]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[3]~8 .extended_lut = "off";
defparam \pc_mux|out[3]~8 .lut_mask = 64'h043704378CBF8CBF;
defparam \pc_mux|out[3]~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N50
dffeas \pc|dataOut[3] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\pc_mux|out[3]~8_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pc|dataOut[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [3]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[3] .is_wysiwyg = "true";
defparam \pc|dataOut[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N18
cyclonev_lcell_comb \instMem|data~84 (
// Equation(s):
// \instMem|data~84_combout  = ( \pc|dataOut [6] & ( \pc|dataOut [2] & ( (!\pc|dataOut [4] & (!\pc|dataOut [5])) # (\pc|dataOut [4] & ((!\pc|dataOut [7]) # ((!\pc|dataOut [5] & \pc|dataOut [3])))) ) ) ) # ( !\pc|dataOut [6] & ( \pc|dataOut [2] & ( 
// (\pc|dataOut [5] & (\pc|dataOut [3] & \pc|dataOut [7])) ) ) ) # ( \pc|dataOut [6] & ( !\pc|dataOut [2] & ( (!\pc|dataOut [4] & (!\pc|dataOut [7] & (!\pc|dataOut [5] $ (!\pc|dataOut [3])))) # (\pc|dataOut [4] & (!\pc|dataOut [5])) ) ) ) # ( !\pc|dataOut 
// [6] & ( !\pc|dataOut [2] & ( (!\pc|dataOut [5] & (!\pc|dataOut [7] & ((!\pc|dataOut [3]) # (\pc|dataOut [4])))) # (\pc|dataOut [5] & (!\pc|dataOut [4])) ) ) )

	.dataa(!\pc|dataOut [5]),
	.datab(!\pc|dataOut [4]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [7]),
	.datae(!\pc|dataOut [6]),
	.dataf(!\pc|dataOut [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~84_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~84 .extended_lut = "off";
defparam \instMem|data~84 .lut_mask = 64'hE6446A220005BB8A;
defparam \instMem|data~84 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X28_Y18_N36
cyclonev_lcell_comb \instMem|data~85 (
// Equation(s):
// \instMem|data~85_combout  = ( \pc|dataOut [2] & ( \instMem|data~84_combout  & ( (!\pc|dataOut [8] & (((!\pc|dataOut [9])) # (\instMem|data~83_combout ))) # (\pc|dataOut [8] & (((\pc|dataOut [9]) # (\pc|dataOut [3])))) ) ) ) # ( !\pc|dataOut [2] & ( 
// \instMem|data~84_combout  & ( (!\pc|dataOut [8] & (((!\pc|dataOut [9])) # (\instMem|data~83_combout ))) # (\pc|dataOut [8] & (((!\pc|dataOut [3]) # (\pc|dataOut [9])))) ) ) ) # ( \pc|dataOut [2] & ( !\instMem|data~84_combout  & ( (!\pc|dataOut [8] & 
// (\instMem|data~83_combout  & ((\pc|dataOut [9])))) # (\pc|dataOut [8] & (((\pc|dataOut [9]) # (\pc|dataOut [3])))) ) ) ) # ( !\pc|dataOut [2] & ( !\instMem|data~84_combout  & ( (!\pc|dataOut [8] & (\instMem|data~83_combout  & ((\pc|dataOut [9])))) # 
// (\pc|dataOut [8] & (((!\pc|dataOut [3]) # (\pc|dataOut [9])))) ) ) )

	.dataa(!\instMem|data~83_combout ),
	.datab(!\pc|dataOut [8]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [9]),
	.datae(!\pc|dataOut [2]),
	.dataf(!\instMem|data~84_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~85_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~85 .extended_lut = "off";
defparam \instMem|data~85 .lut_mask = 64'h30770377FC77CF77;
defparam \instMem|data~85 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N51
cyclonev_lcell_comb \pc_mux|out[2]~1 (
// Equation(s):
// \pc_mux|out[2]~1_combout  = ( \pc_mux|Equal0~0_combout  & ( \pc_plus_4_adder|Add0~5_sumout  ) ) # ( !\pc_mux|Equal0~0_combout  & ( (!\pc_mux|Equal0~1_combout  & (\alu|Mux29~3_combout )) # (\pc_mux|Equal0~1_combout  & 
// ((\pc_plus_4_plus_imm_adder|Add0~5_sumout ))) ) )

	.dataa(!\alu|Mux29~3_combout ),
	.datab(!\pc_mux|Equal0~1_combout ),
	.datac(!\pc_plus_4_plus_imm_adder|Add0~5_sumout ),
	.datad(!\pc_plus_4_adder|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\pc_mux|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[2]~1 .extended_lut = "off";
defparam \pc_mux|out[2]~1 .lut_mask = 64'h4747474700FF00FF;
defparam \pc_mux|out[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N56
dffeas \pc|dataOut[2] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_mux|out[2]~1_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pc|dataOut[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [2]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[2] .is_wysiwyg = "true";
defparam \pc|dataOut[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N12
cyclonev_lcell_comb \instMem|data~48 (
// Equation(s):
// \instMem|data~48_combout  = ( !\pc|dataOut [5] & ( \pc|dataOut [3] & ( (!\pc|dataOut [8] & (!\pc|dataOut [2] & (\pc|dataOut [6] & \pc|dataOut [4]))) ) ) )

	.dataa(!\pc|dataOut [8]),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [6]),
	.datad(!\pc|dataOut [4]),
	.datae(!\pc|dataOut [5]),
	.dataf(!\pc|dataOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~48_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~48 .extended_lut = "off";
defparam \instMem|data~48 .lut_mask = 64'h0000000000080000;
defparam \instMem|data~48 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N45
cyclonev_lcell_comb \instMem|data~46 (
// Equation(s):
// \instMem|data~46_combout  = ( \pc|dataOut [5] & ( \pc|dataOut [3] & ( (!\pc|dataOut [8] & (\pc|dataOut [4] & \pc|dataOut [6])) ) ) ) # ( !\pc|dataOut [5] & ( \pc|dataOut [3] & ( (!\pc|dataOut [8] & (\pc|dataOut [2] & (!\pc|dataOut [4] & !\pc|dataOut 
// [6]))) ) ) ) # ( \pc|dataOut [5] & ( !\pc|dataOut [3] & ( (!\pc|dataOut [8] & (\pc|dataOut [2] & !\pc|dataOut [4])) ) ) ) # ( !\pc|dataOut [5] & ( !\pc|dataOut [3] & ( (!\pc|dataOut [8] & (!\pc|dataOut [4] & ((!\pc|dataOut [2]) # (!\pc|dataOut [6])))) ) ) 
// )

	.dataa(!\pc|dataOut [8]),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [4]),
	.datad(!\pc|dataOut [6]),
	.datae(!\pc|dataOut [5]),
	.dataf(!\pc|dataOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~46_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~46 .extended_lut = "off";
defparam \instMem|data~46 .lut_mask = 64'hA08020202000000A;
defparam \instMem|data~46 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N0
cyclonev_lcell_comb \instMem|data~47 (
// Equation(s):
// \instMem|data~47_combout  = ( \pc|dataOut [5] & ( \pc|dataOut [3] & ( (!\pc|dataOut [8] & (\pc|dataOut [6] & \pc|dataOut [2])) ) ) ) # ( \pc|dataOut [5] & ( !\pc|dataOut [3] & ( (!\pc|dataOut [2] & (((!\pc|dataOut [4] & !\pc|dataOut [6])) # (\pc|dataOut 
// [8]))) ) ) ) # ( !\pc|dataOut [5] & ( !\pc|dataOut [3] & ( (!\pc|dataOut [8] & (!\pc|dataOut [4] & (\pc|dataOut [6] & \pc|dataOut [2]))) # (\pc|dataOut [8] & (((!\pc|dataOut [2])))) ) ) )

	.dataa(!\pc|dataOut [8]),
	.datab(!\pc|dataOut [4]),
	.datac(!\pc|dataOut [6]),
	.datad(!\pc|dataOut [2]),
	.datae(!\pc|dataOut [5]),
	.dataf(!\pc|dataOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~47_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~47 .extended_lut = "off";
defparam \instMem|data~47 .lut_mask = 64'h5508D5000000000A;
defparam \instMem|data~47 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N24
cyclonev_lcell_comb \instMem|data~45 (
// Equation(s):
// \instMem|data~45_combout  = ( \pc|dataOut [5] & ( \pc|dataOut [3] & ( (!\pc|dataOut [8] & (\pc|dataOut [6] & !\pc|dataOut [4])) ) ) ) # ( !\pc|dataOut [5] & ( \pc|dataOut [3] & ( (!\pc|dataOut [8] & (((!\pc|dataOut [2] & \pc|dataOut [4])) # (\pc|dataOut 
// [6]))) ) ) ) # ( \pc|dataOut [5] & ( !\pc|dataOut [3] & ( (!\pc|dataOut [8] & (\pc|dataOut [6] & (!\pc|dataOut [2] $ (\pc|dataOut [4])))) # (\pc|dataOut [8] & (!\pc|dataOut [2])) ) ) ) # ( !\pc|dataOut [5] & ( !\pc|dataOut [3] & ( (!\pc|dataOut [8] & 
// ((!\pc|dataOut [2] & ((!\pc|dataOut [6]) # (\pc|dataOut [4]))) # (\pc|dataOut [2] & (\pc|dataOut [6])))) # (\pc|dataOut [8] & (!\pc|dataOut [2])) ) ) )

	.dataa(!\pc|dataOut [8]),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [6]),
	.datad(!\pc|dataOut [4]),
	.datae(!\pc|dataOut [5]),
	.dataf(!\pc|dataOut [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~45_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~45 .extended_lut = "off";
defparam \instMem|data~45 .lut_mask = 64'hC6CE4C460A8A0A00;
defparam \instMem|data~45 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N6
cyclonev_lcell_comb \instMem|data~49 (
// Equation(s):
// \instMem|data~49_combout  = ( \instMem|data~47_combout  & ( \instMem|data~45_combout  & ( (!\pc|dataOut [9]) # ((!\pc|dataOut [7] & ((\instMem|data~46_combout ))) # (\pc|dataOut [7] & (\instMem|data~48_combout ))) ) ) ) # ( !\instMem|data~47_combout  & ( 
// \instMem|data~45_combout  & ( (!\pc|dataOut [7] & (((!\pc|dataOut [9]) # (\instMem|data~46_combout )))) # (\pc|dataOut [7] & (\instMem|data~48_combout  & (\pc|dataOut [9]))) ) ) ) # ( \instMem|data~47_combout  & ( !\instMem|data~45_combout  & ( 
// (!\pc|dataOut [7] & (((\pc|dataOut [9] & \instMem|data~46_combout )))) # (\pc|dataOut [7] & (((!\pc|dataOut [9])) # (\instMem|data~48_combout ))) ) ) ) # ( !\instMem|data~47_combout  & ( !\instMem|data~45_combout  & ( (\pc|dataOut [9] & ((!\pc|dataOut [7] 
// & ((\instMem|data~46_combout ))) # (\pc|dataOut [7] & (\instMem|data~48_combout )))) ) ) )

	.dataa(!\pc|dataOut [7]),
	.datab(!\instMem|data~48_combout ),
	.datac(!\pc|dataOut [9]),
	.datad(!\instMem|data~46_combout ),
	.datae(!\instMem|data~47_combout ),
	.dataf(!\instMem|data~45_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~49_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~49 .extended_lut = "off";
defparam \instMem|data~49 .lut_mask = 64'h010B515BA1ABF1FB;
defparam \instMem|data~49 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N54
cyclonev_lcell_comb \controller|rs1[1]~2 (
// Equation(s):
// \controller|rs1[1]~2_combout  = ( \controller|Equal0~1_combout  & ( (\instMem|data~7_combout  & \instMem|data~44_combout ) ) ) # ( !\controller|Equal0~1_combout  & ( (\instMem|data~49_combout  & \instMem|data~7_combout ) ) )

	.dataa(gnd),
	.datab(!\instMem|data~49_combout ),
	.datac(!\instMem|data~7_combout ),
	.datad(!\instMem|data~44_combout ),
	.datae(gnd),
	.dataf(!\controller|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|rs1[1]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|rs1[1]~2 .extended_lut = "off";
defparam \controller|rs1[1]~2 .lut_mask = 64'h03030303000F000F;
defparam \controller|rs1[1]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y26_N36
cyclonev_lcell_comb \reg_file|Mux20~1 (
// Equation(s):
// \reg_file|Mux20~1_combout  = ( \reg_file|data[5][11]~q  & ( \controller|rs1[0]~1_combout  & ( (!\controller|rs1[1]~2_combout ) # (\reg_file|data[7][11]~q ) ) ) ) # ( !\reg_file|data[5][11]~q  & ( \controller|rs1[0]~1_combout  & ( (\reg_file|data[7][11]~q  
// & \controller|rs1[1]~2_combout ) ) ) ) # ( \reg_file|data[5][11]~q  & ( !\controller|rs1[0]~1_combout  & ( (!\controller|rs1[1]~2_combout  & (\reg_file|data[4][11]~q )) # (\controller|rs1[1]~2_combout  & ((\reg_file|data[6][11]~q ))) ) ) ) # ( 
// !\reg_file|data[5][11]~q  & ( !\controller|rs1[0]~1_combout  & ( (!\controller|rs1[1]~2_combout  & (\reg_file|data[4][11]~q )) # (\controller|rs1[1]~2_combout  & ((\reg_file|data[6][11]~q ))) ) ) )

	.dataa(!\reg_file|data[7][11]~q ),
	.datab(!\controller|rs1[1]~2_combout ),
	.datac(!\reg_file|data[4][11]~q ),
	.datad(!\reg_file|data[6][11]~q ),
	.datae(!\reg_file|data[5][11]~q ),
	.dataf(!\controller|rs1[0]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux20~1 .extended_lut = "off";
defparam \reg_file|Mux20~1 .lut_mask = 64'h0C3F0C3F1111DDDD;
defparam \reg_file|Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y26_N51
cyclonev_lcell_comb \reg_file|Mux20~3 (
// Equation(s):
// \reg_file|Mux20~3_combout  = ( \reg_file|data[13][11]~q  & ( \reg_file|data[12][11]~q  & ( (!\controller|rs1[1]~2_combout ) # ((!\controller|rs1[0]~1_combout  & ((\reg_file|data[14][11]~q ))) # (\controller|rs1[0]~1_combout  & (\reg_file|data[15][11]~q 
// ))) ) ) ) # ( !\reg_file|data[13][11]~q  & ( \reg_file|data[12][11]~q  & ( (!\controller|rs1[1]~2_combout  & (!\controller|rs1[0]~1_combout )) # (\controller|rs1[1]~2_combout  & ((!\controller|rs1[0]~1_combout  & ((\reg_file|data[14][11]~q ))) # 
// (\controller|rs1[0]~1_combout  & (\reg_file|data[15][11]~q )))) ) ) ) # ( \reg_file|data[13][11]~q  & ( !\reg_file|data[12][11]~q  & ( (!\controller|rs1[1]~2_combout  & (\controller|rs1[0]~1_combout )) # (\controller|rs1[1]~2_combout  & 
// ((!\controller|rs1[0]~1_combout  & ((\reg_file|data[14][11]~q ))) # (\controller|rs1[0]~1_combout  & (\reg_file|data[15][11]~q )))) ) ) ) # ( !\reg_file|data[13][11]~q  & ( !\reg_file|data[12][11]~q  & ( (\controller|rs1[1]~2_combout  & 
// ((!\controller|rs1[0]~1_combout  & ((\reg_file|data[14][11]~q ))) # (\controller|rs1[0]~1_combout  & (\reg_file|data[15][11]~q )))) ) ) )

	.dataa(!\controller|rs1[1]~2_combout ),
	.datab(!\controller|rs1[0]~1_combout ),
	.datac(!\reg_file|data[15][11]~q ),
	.datad(!\reg_file|data[14][11]~q ),
	.datae(!\reg_file|data[13][11]~q ),
	.dataf(!\reg_file|data[12][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux20~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux20~3 .extended_lut = "off";
defparam \reg_file|Mux20~3 .lut_mask = 64'h0145236789CDABEF;
defparam \reg_file|Mux20~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y26_N0
cyclonev_lcell_comb \reg_file|Mux20~2 (
// Equation(s):
// \reg_file|Mux20~2_combout  = ( \reg_file|data[8][11]~q  & ( \reg_file|data[11][11]~q  & ( (!\controller|rs1[0]~1_combout  & ((!\controller|rs1[1]~2_combout ) # ((\reg_file|data[10][11]~q )))) # (\controller|rs1[0]~1_combout  & (((\reg_file|data[9][11]~q 
// )) # (\controller|rs1[1]~2_combout ))) ) ) ) # ( !\reg_file|data[8][11]~q  & ( \reg_file|data[11][11]~q  & ( (!\controller|rs1[0]~1_combout  & (\controller|rs1[1]~2_combout  & ((\reg_file|data[10][11]~q )))) # (\controller|rs1[0]~1_combout  & 
// (((\reg_file|data[9][11]~q )) # (\controller|rs1[1]~2_combout ))) ) ) ) # ( \reg_file|data[8][11]~q  & ( !\reg_file|data[11][11]~q  & ( (!\controller|rs1[0]~1_combout  & ((!\controller|rs1[1]~2_combout ) # ((\reg_file|data[10][11]~q )))) # 
// (\controller|rs1[0]~1_combout  & (!\controller|rs1[1]~2_combout  & (\reg_file|data[9][11]~q ))) ) ) ) # ( !\reg_file|data[8][11]~q  & ( !\reg_file|data[11][11]~q  & ( (!\controller|rs1[0]~1_combout  & (\controller|rs1[1]~2_combout  & 
// ((\reg_file|data[10][11]~q )))) # (\controller|rs1[0]~1_combout  & (!\controller|rs1[1]~2_combout  & (\reg_file|data[9][11]~q ))) ) ) )

	.dataa(!\controller|rs1[0]~1_combout ),
	.datab(!\controller|rs1[1]~2_combout ),
	.datac(!\reg_file|data[9][11]~q ),
	.datad(!\reg_file|data[10][11]~q ),
	.datae(!\reg_file|data[8][11]~q ),
	.dataf(!\reg_file|data[11][11]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux20~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux20~2 .extended_lut = "off";
defparam \reg_file|Mux20~2 .lut_mask = 64'h04268CAE15379DBF;
defparam \reg_file|Mux20~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y25_N54
cyclonev_lcell_comb \reg_file|data[2][11]~feeder (
// Equation(s):
// \reg_file|data[2][11]~feeder_combout  = ( \rf_wrt_data_mux|out[11]~34_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\rf_wrt_data_mux|out[11]~34_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|data[2][11]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|data[2][11]~feeder .extended_lut = "off";
defparam \reg_file|data[2][11]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \reg_file|data[2][11]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X17_Y25_N56
dffeas \reg_file|data[2][11] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\reg_file|data[2][11]~feeder_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\reg_file|data[2][31]~8_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[2][11]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[2][11] .is_wysiwyg = "true";
defparam \reg_file|data[2][11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y26_N33
cyclonev_lcell_comb \reg_file|Mux20~0 (
// Equation(s):
// \reg_file|Mux20~0_combout  = ( \reg_file|data[2][11]~q  & ( \controller|rs1[1]~2_combout  & ( (!\controller|rs1[0]~1_combout ) # (\reg_file|data[3][11]~q ) ) ) ) # ( !\reg_file|data[2][11]~q  & ( \controller|rs1[1]~2_combout  & ( 
// (\controller|rs1[0]~1_combout  & \reg_file|data[3][11]~q ) ) ) ) # ( \reg_file|data[2][11]~q  & ( !\controller|rs1[1]~2_combout  & ( (!\controller|rs1[0]~1_combout  & (\reg_file|data[0][11]~q )) # (\controller|rs1[0]~1_combout  & ((\reg_file|data[1][11]~q 
// ))) ) ) ) # ( !\reg_file|data[2][11]~q  & ( !\controller|rs1[1]~2_combout  & ( (!\controller|rs1[0]~1_combout  & (\reg_file|data[0][11]~q )) # (\controller|rs1[0]~1_combout  & ((\reg_file|data[1][11]~q ))) ) ) )

	.dataa(!\reg_file|data[0][11]~q ),
	.datab(!\controller|rs1[0]~1_combout ),
	.datac(!\reg_file|data[1][11]~q ),
	.datad(!\reg_file|data[3][11]~q ),
	.datae(!\reg_file|data[2][11]~q ),
	.dataf(!\controller|rs1[1]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux20~0 .extended_lut = "off";
defparam \reg_file|Mux20~0 .lut_mask = 64'h474747470033CCFF;
defparam \reg_file|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y26_N57
cyclonev_lcell_comb \reg_file|Mux20~4 (
// Equation(s):
// \reg_file|Mux20~4_combout  = ( \reg_file|Mux20~2_combout  & ( \reg_file|Mux20~0_combout  & ( (!\controller|rs1[2]~3_combout ) # ((!\controller|rs1[3]~4_combout  & (\reg_file|Mux20~1_combout )) # (\controller|rs1[3]~4_combout  & ((\reg_file|Mux20~3_combout 
// )))) ) ) ) # ( !\reg_file|Mux20~2_combout  & ( \reg_file|Mux20~0_combout  & ( (!\controller|rs1[3]~4_combout  & (((!\controller|rs1[2]~3_combout )) # (\reg_file|Mux20~1_combout ))) # (\controller|rs1[3]~4_combout  & (((\controller|rs1[2]~3_combout  & 
// \reg_file|Mux20~3_combout )))) ) ) ) # ( \reg_file|Mux20~2_combout  & ( !\reg_file|Mux20~0_combout  & ( (!\controller|rs1[3]~4_combout  & (\reg_file|Mux20~1_combout  & (\controller|rs1[2]~3_combout ))) # (\controller|rs1[3]~4_combout  & 
// (((!\controller|rs1[2]~3_combout ) # (\reg_file|Mux20~3_combout )))) ) ) ) # ( !\reg_file|Mux20~2_combout  & ( !\reg_file|Mux20~0_combout  & ( (\controller|rs1[2]~3_combout  & ((!\controller|rs1[3]~4_combout  & (\reg_file|Mux20~1_combout )) # 
// (\controller|rs1[3]~4_combout  & ((\reg_file|Mux20~3_combout ))))) ) ) )

	.dataa(!\controller|rs1[3]~4_combout ),
	.datab(!\reg_file|Mux20~1_combout ),
	.datac(!\controller|rs1[2]~3_combout ),
	.datad(!\reg_file|Mux20~3_combout ),
	.datae(!\reg_file|Mux20~2_combout ),
	.dataf(!\reg_file|Mux20~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux20~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux20~4 .extended_lut = "off";
defparam \reg_file|Mux20~4 .lut_mask = 64'h02075257A2A7F2F7;
defparam \reg_file|Mux20~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N9
cyclonev_lcell_comb \alu|Mux20~0 (
// Equation(s):
// \alu|Mux20~0_combout  = ( !\reg_file|Mux20~4_combout  & ( !\alu_in2_mux|out[11]~16_combout  ) )

	.dataa(!\alu_in2_mux|out[11]~16_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\reg_file|Mux20~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux20~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux20~0 .extended_lut = "off";
defparam \alu|Mux20~0 .lut_mask = 64'hAAAAAAAA00000000;
defparam \alu|Mux20~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y22_N24
cyclonev_lcell_comb \alu|Mux20~1 (
// Equation(s):
// \alu|Mux20~1_combout  = ( \controller|WideOr2~2_combout  & ( \controller|WideOr3~2_combout  & ( (!\alu|Mux20~0_combout  & \alu|Mux29~1_combout ) ) ) ) # ( !\controller|WideOr2~2_combout  & ( \controller|WideOr3~2_combout  & ( (\alu|Mux29~1_combout  & 
// \alu|Add1~49_sumout ) ) ) ) # ( \controller|WideOr2~2_combout  & ( !\controller|WideOr3~2_combout  & ( (!\alu|Mux20~0_combout  & \alu|Mux29~1_combout ) ) ) ) # ( !\controller|WideOr2~2_combout  & ( !\controller|WideOr3~2_combout  & ( (\alu|Add0~49_sumout  
// & \alu|Mux29~1_combout ) ) ) )

	.dataa(!\alu|Add0~49_sumout ),
	.datab(!\alu|Mux20~0_combout ),
	.datac(!\alu|Mux29~1_combout ),
	.datad(!\alu|Add1~49_sumout ),
	.datae(!\controller|WideOr2~2_combout ),
	.dataf(!\controller|WideOr3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux20~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux20~1 .extended_lut = "off";
defparam \alu|Mux20~1 .lut_mask = 64'h05050C0C000F0C0C;
defparam \alu|Mux20~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N54
cyclonev_lcell_comb \pc_mux|out[11]~10 (
// Equation(s):
// \pc_mux|out[11]~10_combout  = ( \pc_plus_4_plus_imm_adder|Add0~41_sumout  & ( \pc_plus_4_adder|Add0~41_sumout  & ( (((\pc_mux|Equal0~0_combout ) # (\pc_mux|Equal0~1_combout )) # (\alu|Mux20~1_combout )) # (\alu|Mux20~2_combout ) ) ) ) # ( 
// !\pc_plus_4_plus_imm_adder|Add0~41_sumout  & ( \pc_plus_4_adder|Add0~41_sumout  & ( ((!\pc_mux|Equal0~1_combout  & ((\alu|Mux20~1_combout ) # (\alu|Mux20~2_combout )))) # (\pc_mux|Equal0~0_combout ) ) ) ) # ( \pc_plus_4_plus_imm_adder|Add0~41_sumout  & ( 
// !\pc_plus_4_adder|Add0~41_sumout  & ( (!\pc_mux|Equal0~0_combout  & (((\pc_mux|Equal0~1_combout ) # (\alu|Mux20~1_combout )) # (\alu|Mux20~2_combout ))) ) ) ) # ( !\pc_plus_4_plus_imm_adder|Add0~41_sumout  & ( !\pc_plus_4_adder|Add0~41_sumout  & ( 
// (!\pc_mux|Equal0~1_combout  & (!\pc_mux|Equal0~0_combout  & ((\alu|Mux20~1_combout ) # (\alu|Mux20~2_combout )))) ) ) )

	.dataa(!\alu|Mux20~2_combout ),
	.datab(!\alu|Mux20~1_combout ),
	.datac(!\pc_mux|Equal0~1_combout ),
	.datad(!\pc_mux|Equal0~0_combout ),
	.datae(!\pc_plus_4_plus_imm_adder|Add0~41_sumout ),
	.dataf(!\pc_plus_4_adder|Add0~41_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[11]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[11]~10 .extended_lut = "off";
defparam \pc_mux|out[11]~10 .lut_mask = 64'h70007F0070FF7FFF;
defparam \pc_mux|out[11]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N56
dffeas \pc|dataOut[11] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\pc_mux|out[11]~10_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pc|dataOut[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [11]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[11] .is_wysiwyg = "true";
defparam \pc|dataOut[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y20_N6
cyclonev_lcell_comb \pc_mux|out[9]~7 (
// Equation(s):
// \pc_mux|out[9]~7_combout  = ( \alu|Mux22~1_combout  & ( \pc_mux|Equal0~0_combout  & ( \pc_plus_4_adder|Add0~29_sumout  ) ) ) # ( !\alu|Mux22~1_combout  & ( \pc_mux|Equal0~0_combout  & ( \pc_plus_4_adder|Add0~29_sumout  ) ) ) # ( \alu|Mux22~1_combout  & ( 
// !\pc_mux|Equal0~0_combout  & ( (!\pc_mux|Equal0~1_combout ) # (\pc_plus_4_plus_imm_adder|Add0~29_sumout ) ) ) ) # ( !\alu|Mux22~1_combout  & ( !\pc_mux|Equal0~0_combout  & ( (!\pc_mux|Equal0~1_combout  & (\alu|Mux22~2_combout )) # 
// (\pc_mux|Equal0~1_combout  & ((\pc_plus_4_plus_imm_adder|Add0~29_sumout ))) ) ) )

	.dataa(!\alu|Mux22~2_combout ),
	.datab(!\pc_mux|Equal0~1_combout ),
	.datac(!\pc_plus_4_adder|Add0~29_sumout ),
	.datad(!\pc_plus_4_plus_imm_adder|Add0~29_sumout ),
	.datae(!\alu|Mux22~1_combout ),
	.dataf(!\pc_mux|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[9]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[9]~7 .extended_lut = "off";
defparam \pc_mux|out[9]~7 .lut_mask = 64'h4477CCFF0F0F0F0F;
defparam \pc_mux|out[9]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y20_N8
dffeas \pc|dataOut[9] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\pc_mux|out[9]~7_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pc|dataOut[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [9]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[9] .is_wysiwyg = "true";
defparam \pc|dataOut[9] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N18
cyclonev_lcell_comb \instMem|data~65 (
// Equation(s):
// \instMem|data~65_combout  = ( \pc|dataOut [5] & ( \pc|dataOut [8] & ( \pc|dataOut [3] ) ) ) # ( !\pc|dataOut [5] & ( \pc|dataOut [8] & ( \pc|dataOut [3] ) ) ) # ( \pc|dataOut [5] & ( !\pc|dataOut [8] & ( (!\pc|dataOut [6] & ((!\pc|dataOut [4] & 
// ((!\pc|dataOut [7]) # (\pc|dataOut [3]))) # (\pc|dataOut [4] & ((\pc|dataOut [7]))))) # (\pc|dataOut [6] & (((!\pc|dataOut [3] & !\pc|dataOut [7])))) ) ) ) # ( !\pc|dataOut [5] & ( !\pc|dataOut [8] & ( (!\pc|dataOut [6] & (!\pc|dataOut [4] & ((\pc|dataOut 
// [7]) # (\pc|dataOut [3])))) # (\pc|dataOut [6] & ((!\pc|dataOut [4]) # ((!\pc|dataOut [3]) # (!\pc|dataOut [7])))) ) ) )

	.dataa(!\pc|dataOut [6]),
	.datab(!\pc|dataOut [4]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [7]),
	.datae(!\pc|dataOut [5]),
	.dataf(!\pc|dataOut [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~65_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~65 .extended_lut = "off";
defparam \instMem|data~65 .lut_mask = 64'h5DDCD82A0F0F0F0F;
defparam \instMem|data~65 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N30
cyclonev_lcell_comb \instMem|data~66 (
// Equation(s):
// \instMem|data~66_combout  = ( \pc|dataOut [5] & ( !\pc|dataOut [8] & ( (!\pc|dataOut [4] & (((!\pc|dataOut [7])))) # (\pc|dataOut [4] & (!\pc|dataOut [3] & ((!\pc|dataOut [7]) # (\pc|dataOut [6])))) ) ) ) # ( !\pc|dataOut [5] & ( !\pc|dataOut [8] & ( 
// (\pc|dataOut [3] & (!\pc|dataOut [4] & (!\pc|dataOut [7] & \pc|dataOut [6]))) ) ) )

	.dataa(!\pc|dataOut [3]),
	.datab(!\pc|dataOut [4]),
	.datac(!\pc|dataOut [7]),
	.datad(!\pc|dataOut [6]),
	.datae(!\pc|dataOut [5]),
	.dataf(!\pc|dataOut [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~66_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~66 .extended_lut = "off";
defparam \instMem|data~66 .lut_mask = 64'h0040E0E200000000;
defparam \instMem|data~66 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y17_N12
cyclonev_lcell_comb \instMem|data~64 (
// Equation(s):
// \instMem|data~64_combout  = ( \pc|dataOut [4] & ( !\pc|dataOut [8] & ( (!\pc|dataOut [3] & (!\pc|dataOut [7] & ((!\pc|dataOut [6]) # (\pc|dataOut [5])))) # (\pc|dataOut [3] & (\pc|dataOut [6] & (\pc|dataOut [7] & !\pc|dataOut [5]))) ) ) ) # ( !\pc|dataOut 
// [4] & ( !\pc|dataOut [8] & ( (!\pc|dataOut [6] & (((!\pc|dataOut [7] & !\pc|dataOut [5])))) # (\pc|dataOut [6] & ((!\pc|dataOut [3] & ((!\pc|dataOut [5]))) # (\pc|dataOut [3] & (\pc|dataOut [7] & \pc|dataOut [5])))) ) ) )

	.dataa(!\pc|dataOut [6]),
	.datab(!\pc|dataOut [3]),
	.datac(!\pc|dataOut [7]),
	.datad(!\pc|dataOut [5]),
	.datae(!\pc|dataOut [4]),
	.dataf(!\pc|dataOut [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~64_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~64 .extended_lut = "off";
defparam \instMem|data~64 .lut_mask = 64'hE40181C000000000;
defparam \instMem|data~64 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X23_Y18_N36
cyclonev_lcell_comb \instMem|data~63 (
// Equation(s):
// \instMem|data~63_combout  = ( \pc|dataOut [5] & ( \pc|dataOut [8] & ( (!\pc|dataOut [3]) # ((!\pc|dataOut [7] $ (!\pc|dataOut [6])) # (\pc|dataOut [4])) ) ) ) # ( !\pc|dataOut [5] & ( \pc|dataOut [8] & ( (!\pc|dataOut [3]) # (((\pc|dataOut [7] & 
// \pc|dataOut [6])) # (\pc|dataOut [4])) ) ) ) # ( \pc|dataOut [5] & ( !\pc|dataOut [8] & ( (!\pc|dataOut [3] & ((!\pc|dataOut [6]) # (!\pc|dataOut [4] $ (\pc|dataOut [7])))) # (\pc|dataOut [3] & (!\pc|dataOut [6] & ((!\pc|dataOut [4]) # (\pc|dataOut 
// [7])))) ) ) ) # ( !\pc|dataOut [5] & ( !\pc|dataOut [8] & ( (!\pc|dataOut [6] & (((!\pc|dataOut [4]) # (!\pc|dataOut [7])))) # (\pc|dataOut [6] & ((!\pc|dataOut [3] & (\pc|dataOut [4])) # (\pc|dataOut [3] & ((!\pc|dataOut [7]))))) ) ) )

	.dataa(!\pc|dataOut [3]),
	.datab(!\pc|dataOut [4]),
	.datac(!\pc|dataOut [7]),
	.datad(!\pc|dataOut [6]),
	.datae(!\pc|dataOut [5]),
	.dataf(!\pc|dataOut [8]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~63_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~63 .extended_lut = "off";
defparam \instMem|data~63 .lut_mask = 64'hFC72EF82BBBFBFFB;
defparam \instMem|data~63 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y18_N18
cyclonev_lcell_comb \instMem|data~141 (
// Equation(s):
// \instMem|data~141_combout  = ( !\pc|dataOut [2] & ( (\instMem|data~7_combout  & ((!\pc|dataOut [9] & (\instMem|data~63_combout )) # (\pc|dataOut [9] & (((\instMem|data~64_combout )))))) ) ) # ( \pc|dataOut [2] & ( (\instMem|data~7_combout  & 
// ((!\pc|dataOut [9] & (\instMem|data~65_combout )) # (\pc|dataOut [9] & (((\instMem|data~66_combout )))))) ) )

	.dataa(!\instMem|data~7_combout ),
	.datab(!\pc|dataOut [9]),
	.datac(!\instMem|data~65_combout ),
	.datad(!\instMem|data~66_combout ),
	.datae(!\pc|dataOut [2]),
	.dataf(!\instMem|data~64_combout ),
	.datag(!\instMem|data~63_combout ),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~141_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~141 .extended_lut = "on";
defparam \instMem|data~141 .lut_mask = 64'h0404041515150415;
defparam \instMem|data~141 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N30
cyclonev_lcell_comb \controller|WideOr0~2 (
// Equation(s):
// \controller|WideOr0~2_combout  = ( \instMem|data~76_combout  & ( !\instMem|data~141_combout  $ (!\instMem|data~62_combout  $ (!\instMem|data~56_combout )) ) ) # ( !\instMem|data~76_combout  & ( !\instMem|data~141_combout  $ (!\instMem|data~62_combout  $ 
// (\instMem|data~56_combout )) ) )

	.dataa(gnd),
	.datab(!\instMem|data~141_combout ),
	.datac(!\instMem|data~62_combout ),
	.datad(!\instMem|data~56_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~76_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr0~2 .extended_lut = "off";
defparam \controller|WideOr0~2 .lut_mask = 64'h3CC33CC3C33CC33C;
defparam \controller|WideOr0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N3
cyclonev_lcell_comb \controller|WideOr0~1 (
// Equation(s):
// \controller|WideOr0~1_combout  = ( \instMem|data~141_combout  & ( (!\instMem|data~56_combout  & (!\instMem|data~62_combout  $ (\instMem|data~76_combout ))) ) )

	.dataa(!\instMem|data~62_combout ),
	.datab(gnd),
	.datac(!\instMem|data~76_combout ),
	.datad(!\instMem|data~56_combout ),
	.datae(gnd),
	.dataf(!\instMem|data~141_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr0~1 .extended_lut = "off";
defparam \controller|WideOr0~1 .lut_mask = 64'h00000000A500A500;
defparam \controller|WideOr0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y18_N42
cyclonev_lcell_comb \controller|WideOr0~3 (
// Equation(s):
// \controller|WideOr0~3_combout  = ( \controller|Equal0~1_combout  & ( (!\controller|WideOr0~1_combout ) # ((\instMem|data~6_combout  & (!\controller|WideOr0~2_combout  & \controller|WideOr0~0_combout ))) ) ) # ( !\controller|Equal0~1_combout  & ( 
// (\instMem|data~6_combout  & (!\controller|WideOr0~2_combout  & \controller|WideOr0~0_combout )) ) )

	.dataa(!\instMem|data~6_combout ),
	.datab(!\controller|WideOr0~2_combout ),
	.datac(!\controller|WideOr0~0_combout ),
	.datad(!\controller|WideOr0~1_combout ),
	.datae(gnd),
	.dataf(!\controller|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|WideOr0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|WideOr0~3 .extended_lut = "off";
defparam \controller|WideOr0~3 .lut_mask = 64'h04040404FF04FF04;
defparam \controller|WideOr0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y22_N51
cyclonev_lcell_comb \alu|Mux19~0 (
// Equation(s):
// \alu|Mux19~0_combout  = ( \controller|WideOr1~2_combout  & ( (!\controller|alu_op[4]~1_combout  & !\controller|WideOr0~3_combout ) ) ) # ( !\controller|WideOr1~2_combout  & ( (!\controller|alu_op[4]~1_combout  & (!\controller|WideOr0~3_combout  & 
// ((!\controller|WideOr2~2_combout ) # (\controller|WideOr3~2_combout )))) ) )

	.dataa(!\controller|alu_op[4]~1_combout ),
	.datab(!\controller|WideOr0~3_combout ),
	.datac(!\controller|WideOr2~2_combout ),
	.datad(!\controller|WideOr3~2_combout ),
	.datae(gnd),
	.dataf(!\controller|WideOr1~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux19~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux19~0 .extended_lut = "off";
defparam \alu|Mux19~0 .lut_mask = 64'h8088808888888888;
defparam \alu|Mux19~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y22_N39
cyclonev_lcell_comb \alu|Mux29~1 (
// Equation(s):
// \alu|Mux29~1_combout  = (\alu|Mux19~0_combout  & !\alu|Mux19~1_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\alu|Mux19~0_combout ),
	.datad(!\alu|Mux19~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux29~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux29~1 .extended_lut = "off";
defparam \alu|Mux29~1 .lut_mask = 64'h0F000F000F000F00;
defparam \alu|Mux29~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X19_Y23_N0
cyclonev_lcell_comb \alu|Mux24~1 (
// Equation(s):
// \alu|Mux24~1_combout  = ( \controller|WideOr3~2_combout  & ( (!\reg_file|Mux24~4_combout  & (\alu|Mux19~0_combout  & ((!\alu_in2_mux|out[7]~20_combout ) # (!\controller|WideOr2~2_combout )))) # (\reg_file|Mux24~4_combout  & 
// (!\alu_in2_mux|out[7]~20_combout  $ (((!\alu|Mux19~0_combout ) # (\controller|WideOr2~2_combout ))))) ) ) # ( !\controller|WideOr3~2_combout  & ( (!\reg_file|Mux24~4_combout  & (\alu|Mux19~0_combout  & (!\alu_in2_mux|out[7]~20_combout  $ 
// (!\controller|WideOr2~2_combout )))) # (\reg_file|Mux24~4_combout  & ((!\alu_in2_mux|out[7]~20_combout  & (\alu|Mux19~0_combout  & !\controller|WideOr2~2_combout )) # (\alu_in2_mux|out[7]~20_combout  & (!\alu|Mux19~0_combout )))) ) )

	.dataa(!\reg_file|Mux24~4_combout ),
	.datab(!\alu_in2_mux|out[7]~20_combout ),
	.datac(!\alu|Mux19~0_combout ),
	.datad(!\controller|WideOr2~2_combout ),
	.datae(gnd),
	.dataf(!\controller|WideOr3~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux24~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux24~1 .extended_lut = "off";
defparam \alu|Mux24~1 .lut_mask = 64'h161816181E191E19;
defparam \alu|Mux24~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N24
cyclonev_lcell_comb \alu|Mux24~0 (
// Equation(s):
// \alu|Mux24~0_combout  = ( \alu|Add1~25_sumout  & ( \alu|Add0~25_sumout  & ( (!\alu_in2_mux|out[7]~20_combout  & (\controller|WideOr2~2_combout  & !\reg_file|Mux24~4_combout )) ) ) ) # ( !\alu|Add1~25_sumout  & ( \alu|Add0~25_sumout  & ( 
// (!\controller|WideOr2~2_combout  & (((\controller|WideOr3~2_combout )))) # (\controller|WideOr2~2_combout  & (!\alu_in2_mux|out[7]~20_combout  & (!\reg_file|Mux24~4_combout ))) ) ) ) # ( \alu|Add1~25_sumout  & ( !\alu|Add0~25_sumout  & ( 
// (!\controller|WideOr2~2_combout  & (((!\controller|WideOr3~2_combout )))) # (\controller|WideOr2~2_combout  & (!\alu_in2_mux|out[7]~20_combout  & (!\reg_file|Mux24~4_combout ))) ) ) ) # ( !\alu|Add1~25_sumout  & ( !\alu|Add0~25_sumout  & ( 
// (!\controller|WideOr2~2_combout ) # ((!\alu_in2_mux|out[7]~20_combout  & !\reg_file|Mux24~4_combout )) ) ) )

	.dataa(!\alu_in2_mux|out[7]~20_combout ),
	.datab(!\controller|WideOr2~2_combout ),
	.datac(!\reg_file|Mux24~4_combout ),
	.datad(!\controller|WideOr3~2_combout ),
	.datae(!\alu|Add1~25_sumout ),
	.dataf(!\alu|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux24~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux24~0 .extended_lut = "off";
defparam \alu|Mux24~0 .lut_mask = 64'hECECEC2020EC2020;
defparam \alu|Mux24~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X21_Y23_N18
cyclonev_lcell_comb \alu|Mux24~2 (
// Equation(s):
// \alu|Mux24~2_combout  = ( \alu|Mux24~0_combout  & ( (\alu|Mux24~1_combout  & \alu|Mux19~1_combout ) ) ) # ( !\alu|Mux24~0_combout  & ( ((\alu|Mux24~1_combout  & \alu|Mux19~1_combout )) # (\alu|Mux29~1_combout ) ) )

	.dataa(gnd),
	.datab(!\alu|Mux29~1_combout ),
	.datac(!\alu|Mux24~1_combout ),
	.datad(!\alu|Mux19~1_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux24~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux24~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux24~2 .extended_lut = "off";
defparam \alu|Mux24~2 .lut_mask = 64'h333F333F000F000F;
defparam \alu|Mux24~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N45
cyclonev_lcell_comb \pc_mux|out[7]~3 (
// Equation(s):
// \pc_mux|out[7]~3_combout  = ( \pc_mux|Equal0~0_combout  & ( \pc_plus_4_adder|Add0~13_sumout  ) ) # ( !\pc_mux|Equal0~0_combout  & ( (!\pc_mux|Equal0~1_combout  & (\alu|Mux24~2_combout )) # (\pc_mux|Equal0~1_combout  & 
// ((\pc_plus_4_plus_imm_adder|Add0~13_sumout ))) ) )

	.dataa(!\pc_plus_4_adder|Add0~13_sumout ),
	.datab(!\alu|Mux24~2_combout ),
	.datac(!\pc_mux|Equal0~1_combout ),
	.datad(!\pc_plus_4_plus_imm_adder|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\pc_mux|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[7]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[7]~3 .extended_lut = "off";
defparam \pc_mux|out[7]~3 .lut_mask = 64'h303F303F55555555;
defparam \pc_mux|out[7]~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N17
dffeas \pc|dataOut[7] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_mux|out[7]~3_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pc|dataOut[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [7]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[7] .is_wysiwyg = "true";
defparam \pc|dataOut[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N18
cyclonev_lcell_comb \pc_plus_4_adder|Add0~25 (
// Equation(s):
// \pc_plus_4_adder|Add0~25_sumout  = SUM(( \pc|dataOut [8] ) + ( GND ) + ( \pc_plus_4_adder|Add0~14  ))
// \pc_plus_4_adder|Add0~26  = CARRY(( \pc|dataOut [8] ) + ( GND ) + ( \pc_plus_4_adder|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\pc|dataOut [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_plus_4_adder|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_adder|Add0~25_sumout ),
	.cout(\pc_plus_4_adder|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_adder|Add0~25 .extended_lut = "off";
defparam \pc_plus_4_adder|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \pc_plus_4_adder|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y20_N48
cyclonev_lcell_comb \pc_mux|out[8]~6 (
// Equation(s):
// \pc_mux|out[8]~6_combout  = ( \alu|Mux23~2_combout  & ( \alu|Mux23~1_combout  & ( (!\pc_mux|Equal0~0_combout  & (((!\pc_mux|Equal0~1_combout )) # (\pc_plus_4_plus_imm_adder|Add0~25_sumout ))) # (\pc_mux|Equal0~0_combout  & 
// (((\pc_plus_4_adder|Add0~25_sumout )))) ) ) ) # ( !\alu|Mux23~2_combout  & ( \alu|Mux23~1_combout  & ( (!\pc_mux|Equal0~0_combout  & (((!\pc_mux|Equal0~1_combout )) # (\pc_plus_4_plus_imm_adder|Add0~25_sumout ))) # (\pc_mux|Equal0~0_combout  & 
// (((\pc_plus_4_adder|Add0~25_sumout )))) ) ) ) # ( \alu|Mux23~2_combout  & ( !\alu|Mux23~1_combout  & ( (!\pc_mux|Equal0~0_combout  & (((!\pc_mux|Equal0~1_combout )) # (\pc_plus_4_plus_imm_adder|Add0~25_sumout ))) # (\pc_mux|Equal0~0_combout  & 
// (((\pc_plus_4_adder|Add0~25_sumout )))) ) ) ) # ( !\alu|Mux23~2_combout  & ( !\alu|Mux23~1_combout  & ( (!\pc_mux|Equal0~0_combout  & (\pc_plus_4_plus_imm_adder|Add0~25_sumout  & ((\pc_mux|Equal0~1_combout )))) # (\pc_mux|Equal0~0_combout  & 
// (((\pc_plus_4_adder|Add0~25_sumout )))) ) ) )

	.dataa(!\pc_plus_4_plus_imm_adder|Add0~25_sumout ),
	.datab(!\pc_plus_4_adder|Add0~25_sumout ),
	.datac(!\pc_mux|Equal0~0_combout ),
	.datad(!\pc_mux|Equal0~1_combout ),
	.datae(!\alu|Mux23~2_combout ),
	.dataf(!\alu|Mux23~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[8]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[8]~6 .extended_lut = "off";
defparam \pc_mux|out[8]~6 .lut_mask = 64'h0353F353F353F353;
defparam \pc_mux|out[8]~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X24_Y20_N50
dffeas \pc|dataOut[8] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\pc_mux|out[8]~6_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pc|dataOut[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [8]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[8] .is_wysiwyg = "true";
defparam \pc|dataOut[8] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X28_Y22_N24
cyclonev_lcell_comb \pc_plus_4_adder|Add0~37 (
// Equation(s):
// \pc_plus_4_adder|Add0~37_sumout  = SUM(( \pc|dataOut [10] ) + ( GND ) + ( \pc_plus_4_adder|Add0~30  ))
// \pc_plus_4_adder|Add0~38  = CARRY(( \pc|dataOut [10] ) + ( GND ) + ( \pc_plus_4_adder|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\pc|dataOut [10]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\pc_plus_4_adder|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\pc_plus_4_adder|Add0~37_sumout ),
	.cout(\pc_plus_4_adder|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \pc_plus_4_adder|Add0~37 .extended_lut = "off";
defparam \pc_plus_4_adder|Add0~37 .lut_mask = 64'h0000FFFF000000FF;
defparam \pc_plus_4_adder|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y23_N33
cyclonev_lcell_comb \alu|Mux21~2 (
// Equation(s):
// \alu|Mux21~2_combout  = ( \alu|Mux19~0_combout  & ( \reg_file|Mux21~4_combout  & ( (\alu|Mux19~1_combout  & ((!\controller|WideOr2~2_combout  & ((!\alu_in2_mux|out[10]~15_combout ))) # (\controller|WideOr2~2_combout  & (\controller|WideOr3~2_combout  & 
// \alu_in2_mux|out[10]~15_combout )))) ) ) ) # ( !\alu|Mux19~0_combout  & ( \reg_file|Mux21~4_combout  & ( (\alu|Mux19~1_combout  & \alu_in2_mux|out[10]~15_combout ) ) ) ) # ( \alu|Mux19~0_combout  & ( !\reg_file|Mux21~4_combout  & ( (\alu|Mux19~1_combout  
// & ((!\controller|WideOr2~2_combout  & ((\alu_in2_mux|out[10]~15_combout ) # (\controller|WideOr3~2_combout ))) # (\controller|WideOr2~2_combout  & ((!\alu_in2_mux|out[10]~15_combout ))))) ) ) )

	.dataa(!\controller|WideOr2~2_combout ),
	.datab(!\controller|WideOr3~2_combout ),
	.datac(!\alu|Mux19~1_combout ),
	.datad(!\alu_in2_mux|out[10]~15_combout ),
	.datae(!\alu|Mux19~0_combout ),
	.dataf(!\reg_file|Mux21~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\alu|Mux21~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \alu|Mux21~2 .extended_lut = "off";
defparam \alu|Mux21~2 .lut_mask = 64'h0000070A000F0A01;
defparam \alu|Mux21~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N24
cyclonev_lcell_comb \pc_mux|out[10]~9 (
// Equation(s):
// \pc_mux|out[10]~9_combout  = ( \alu|Mux21~2_combout  & ( \pc_mux|Equal0~0_combout  & ( \pc_plus_4_adder|Add0~37_sumout  ) ) ) # ( !\alu|Mux21~2_combout  & ( \pc_mux|Equal0~0_combout  & ( \pc_plus_4_adder|Add0~37_sumout  ) ) ) # ( \alu|Mux21~2_combout  & ( 
// !\pc_mux|Equal0~0_combout  & ( (!\pc_mux|Equal0~1_combout ) # (\pc_plus_4_plus_imm_adder|Add0~37_sumout ) ) ) ) # ( !\alu|Mux21~2_combout  & ( !\pc_mux|Equal0~0_combout  & ( (!\pc_mux|Equal0~1_combout  & ((\alu|Mux21~1_combout ))) # 
// (\pc_mux|Equal0~1_combout  & (\pc_plus_4_plus_imm_adder|Add0~37_sumout )) ) ) )

	.dataa(!\pc_plus_4_plus_imm_adder|Add0~37_sumout ),
	.datab(!\pc_plus_4_adder|Add0~37_sumout ),
	.datac(!\pc_mux|Equal0~1_combout ),
	.datad(!\alu|Mux21~1_combout ),
	.datae(!\alu|Mux21~2_combout ),
	.dataf(!\pc_mux|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[10]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[10]~9 .extended_lut = "off";
defparam \pc_mux|out[10]~9 .lut_mask = 64'h05F5F5F533333333;
defparam \pc_mux|out[10]~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N26
dffeas \pc|dataOut[10] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\pc_mux|out[10]~9_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pc|dataOut[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [10]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[10] .is_wysiwyg = "true";
defparam \pc|dataOut[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y19_N36
cyclonev_lcell_comb \pc_mux|out[12]~0 (
// Equation(s):
// \pc_mux|out[12]~0_combout  = ( \pc_plus_4_plus_imm_adder|Add0~1_sumout  & ( \pc_mux|Equal0~0_combout  & ( \pc_plus_4_adder|Add0~1_sumout  ) ) ) # ( !\pc_plus_4_plus_imm_adder|Add0~1_sumout  & ( \pc_mux|Equal0~0_combout  & ( \pc_plus_4_adder|Add0~1_sumout  
// ) ) ) # ( \pc_plus_4_plus_imm_adder|Add0~1_sumout  & ( !\pc_mux|Equal0~0_combout  & ( ((\alu|Mux19~4_combout ) # (\pc_mux|Equal0~1_combout )) # (\alu|Mux19~5_combout ) ) ) ) # ( !\pc_plus_4_plus_imm_adder|Add0~1_sumout  & ( !\pc_mux|Equal0~0_combout  & ( 
// (!\pc_mux|Equal0~1_combout  & ((\alu|Mux19~4_combout ) # (\alu|Mux19~5_combout ))) ) ) )

	.dataa(!\alu|Mux19~5_combout ),
	.datab(!\pc_plus_4_adder|Add0~1_sumout ),
	.datac(!\pc_mux|Equal0~1_combout ),
	.datad(!\alu|Mux19~4_combout ),
	.datae(!\pc_plus_4_plus_imm_adder|Add0~1_sumout ),
	.dataf(!\pc_mux|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[12]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[12]~0 .extended_lut = "off";
defparam \pc_mux|out[12]~0 .lut_mask = 64'h50F05FFF33333333;
defparam \pc_mux|out[12]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y19_N38
dffeas \pc|dataOut[12] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(\pc_mux|out[12]~0_combout ),
	.asdata(vcc),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pc|dataOut[28]~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [12]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[12] .is_wysiwyg = "true";
defparam \pc|dataOut[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y19_N24
cyclonev_lcell_comb \controller|Equal0~1 (
// Equation(s):
// \controller|Equal0~1_combout  = ( !\instMem|data~14_combout  & ( \instMem|data~11_combout  & ( ((!\instMem|data~5_combout ) # ((!\instMem|data~8_combout  & !\instMem|data~4_combout ))) # (\pc|dataOut [12]) ) ) )

	.dataa(!\instMem|data~8_combout ),
	.datab(!\pc|dataOut [12]),
	.datac(!\instMem|data~5_combout ),
	.datad(!\instMem|data~4_combout ),
	.datae(!\instMem|data~14_combout ),
	.dataf(!\instMem|data~11_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|Equal0~1 .extended_lut = "off";
defparam \controller|Equal0~1 .lut_mask = 64'h00000000FBF30000;
defparam \controller|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y25_N45
cyclonev_lcell_comb \pc_mux|Equal0~1 (
// Equation(s):
// \pc_mux|Equal0~1_combout  = ( !\controller|WideOr4~0_combout  & ( (\alu|branch_result~combout  & (\controller|Equal0~1_combout  & !\controller|pc_sel[1]~0_combout )) ) )

	.dataa(!\alu|branch_result~combout ),
	.datab(gnd),
	.datac(!\controller|Equal0~1_combout ),
	.datad(!\controller|pc_sel[1]~0_combout ),
	.datae(gnd),
	.dataf(!\controller|WideOr4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|Equal0~1 .extended_lut = "off";
defparam \pc_mux|Equal0~1 .lut_mask = 64'h0500050000000000;
defparam \pc_mux|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y18_N3
cyclonev_lcell_comb \pc_mux|out[5]~5 (
// Equation(s):
// \pc_mux|out[5]~5_combout  = ( \pc_mux|Equal0~0_combout  & ( \pc_plus_4_adder|Add0~21_sumout  ) ) # ( !\pc_mux|Equal0~0_combout  & ( (!\pc_mux|Equal0~1_combout  & (\alu|Mux26~2_combout )) # (\pc_mux|Equal0~1_combout  & 
// ((\pc_plus_4_plus_imm_adder|Add0~21_sumout ))) ) )

	.dataa(!\pc_plus_4_adder|Add0~21_sumout ),
	.datab(!\pc_mux|Equal0~1_combout ),
	.datac(!\alu|Mux26~2_combout ),
	.datad(!\pc_plus_4_plus_imm_adder|Add0~21_sumout ),
	.datae(gnd),
	.dataf(!\pc_mux|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\pc_mux|out[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \pc_mux|out[5]~5 .extended_lut = "off";
defparam \pc_mux|out[5]~5 .lut_mask = 64'h0C3F0C3F55555555;
defparam \pc_mux|out[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y18_N44
dffeas \pc|dataOut[5] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\pc_mux|out[5]~5_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(\pc|dataOut[28]~0_combout ),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\pc|dataOut [5]),
	.prn(vcc));
// synopsys translate_off
defparam \pc|dataOut[5] .is_wysiwyg = "true";
defparam \pc|dataOut[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N6
cyclonev_lcell_comb \instMem|data~39 (
// Equation(s):
// \instMem|data~39_combout  = ( \pc|dataOut [4] & ( (\pc|dataOut [7] & ((!\pc|dataOut [6]) # (\pc|dataOut [5]))) ) ) # ( !\pc|dataOut [4] & ( (\pc|dataOut [7] & !\pc|dataOut [6]) ) )

	.dataa(gnd),
	.datab(!\pc|dataOut [5]),
	.datac(!\pc|dataOut [7]),
	.datad(!\pc|dataOut [6]),
	.datae(gnd),
	.dataf(!\pc|dataOut [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~39_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~39 .extended_lut = "off";
defparam \instMem|data~39 .lut_mask = 64'h0F000F000F030F03;
defparam \instMem|data~39 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N33
cyclonev_lcell_comb \instMem|data~40 (
// Equation(s):
// \instMem|data~40_combout  = ( \pc|dataOut [7] & ( \pc|dataOut [5] & ( (!\pc|dataOut [6] & (\pc|dataOut [4] & (!\pc|dataOut [2] $ (!\pc|dataOut [3])))) # (\pc|dataOut [6] & ((!\pc|dataOut [2] & (!\pc|dataOut [4] & !\pc|dataOut [3])) # (\pc|dataOut [2] & 
// ((\pc|dataOut [3]))))) ) ) ) # ( !\pc|dataOut [7] & ( \pc|dataOut [5] & ( (!\pc|dataOut [2] & (!\pc|dataOut [4] & (!\pc|dataOut [3] & !\pc|dataOut [6]))) # (\pc|dataOut [2] & (!\pc|dataOut [4] $ (!\pc|dataOut [3] $ (\pc|dataOut [6])))) ) ) ) # ( 
// \pc|dataOut [7] & ( !\pc|dataOut [5] & ( (!\pc|dataOut [4] & (!\pc|dataOut [2] & (!\pc|dataOut [3] $ (!\pc|dataOut [6])))) # (\pc|dataOut [4] & ((!\pc|dataOut [2] & (!\pc|dataOut [3] & !\pc|dataOut [6])) # (\pc|dataOut [2] & (!\pc|dataOut [3] $ 
// (!\pc|dataOut [6]))))) ) ) ) # ( !\pc|dataOut [7] & ( !\pc|dataOut [5] & ( (!\pc|dataOut [4] & (!\pc|dataOut [6] & (!\pc|dataOut [2] $ (!\pc|dataOut [3])))) ) ) )

	.dataa(!\pc|dataOut [4]),
	.datab(!\pc|dataOut [2]),
	.datac(!\pc|dataOut [3]),
	.datad(!\pc|dataOut [6]),
	.datae(!\pc|dataOut [7]),
	.dataf(!\pc|dataOut [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~40_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~40 .extended_lut = "off";
defparam \instMem|data~40 .lut_mask = 64'h2800499092211483;
defparam \instMem|data~40 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X24_Y18_N42
cyclonev_lcell_comb \instMem|data~41 (
// Equation(s):
// \instMem|data~41_combout  = ( \pc|dataOut [9] & ( \instMem|data~24_combout  & ( ((!\instMem|data~39_combout ) # (\pc|dataOut [8])) # (\instMem|data~38_combout ) ) ) ) # ( !\pc|dataOut [9] & ( \instMem|data~24_combout  & ( (!\instMem|data~39_combout ) # 
// ((\instMem|data~40_combout  & !\pc|dataOut [8])) ) ) ) # ( \pc|dataOut [9] & ( !\instMem|data~24_combout  & ( (\pc|dataOut [8]) # (\instMem|data~38_combout ) ) ) ) # ( !\pc|dataOut [9] & ( !\instMem|data~24_combout  & ( (\instMem|data~40_combout  & 
// !\pc|dataOut [8]) ) ) )

	.dataa(!\instMem|data~38_combout ),
	.datab(!\instMem|data~39_combout ),
	.datac(!\instMem|data~40_combout ),
	.datad(!\pc|dataOut [8]),
	.datae(!\pc|dataOut [9]),
	.dataf(!\instMem|data~24_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\instMem|data~41_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \instMem|data~41 .extended_lut = "off";
defparam \instMem|data~41 .lut_mask = 64'h0F0055FFCFCCDDFF;
defparam \instMem|data~41 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X25_Y21_N36
cyclonev_lcell_comb \controller|rs2[0]~2 (
// Equation(s):
// \controller|rs2[0]~2_combout  = ( \instMem|data~6_combout  & ( \controller|Equal0~0_combout  & ( !\instMem|data~34_combout  ) ) ) # ( !\instMem|data~6_combout  & ( \controller|Equal0~0_combout  & ( (!\instMem|data~145_combout ) # (!\instMem|data~7_combout 
// ) ) ) ) # ( \instMem|data~6_combout  & ( !\controller|Equal0~0_combout  & ( (!\instMem|data~41_combout  & \instMem|data~7_combout ) ) ) ) # ( !\instMem|data~6_combout  & ( !\controller|Equal0~0_combout  & ( (!\instMem|data~41_combout  & 
// \instMem|data~7_combout ) ) ) )

	.dataa(!\instMem|data~145_combout ),
	.datab(!\instMem|data~41_combout ),
	.datac(!\instMem|data~7_combout ),
	.datad(!\instMem|data~34_combout ),
	.datae(!\instMem|data~6_combout ),
	.dataf(!\controller|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\controller|rs2[0]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \controller|rs2[0]~2 .extended_lut = "off";
defparam \controller|rs2[0]~2 .lut_mask = 64'h0C0C0C0CFAFAFF00;
defparam \controller|rs2[0]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X25_Y20_N49
dffeas \reg_file|data[10][0] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[0]~6_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[10][31]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[10][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[10][0] .is_wysiwyg = "true";
defparam \reg_file|data[10][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X25_Y20_N48
cyclonev_lcell_comb \reg_file|Mux63~2 (
// Equation(s):
// \reg_file|Mux63~2_combout  = ( \reg_file|data[10][0]~q  & ( \reg_file|data[2][0]~q  & ( (!\controller|rs2[2]~0_combout ) # ((!\controller|rs2[3]~1_combout  & (\reg_file|data[6][0]~q )) # (\controller|rs2[3]~1_combout  & ((\reg_file|data[14][0]~q )))) ) ) 
// ) # ( !\reg_file|data[10][0]~q  & ( \reg_file|data[2][0]~q  & ( (!\controller|rs2[2]~0_combout  & (((!\controller|rs2[3]~1_combout )))) # (\controller|rs2[2]~0_combout  & ((!\controller|rs2[3]~1_combout  & (\reg_file|data[6][0]~q )) # 
// (\controller|rs2[3]~1_combout  & ((\reg_file|data[14][0]~q ))))) ) ) ) # ( \reg_file|data[10][0]~q  & ( !\reg_file|data[2][0]~q  & ( (!\controller|rs2[2]~0_combout  & (((\controller|rs2[3]~1_combout )))) # (\controller|rs2[2]~0_combout  & 
// ((!\controller|rs2[3]~1_combout  & (\reg_file|data[6][0]~q )) # (\controller|rs2[3]~1_combout  & ((\reg_file|data[14][0]~q ))))) ) ) ) # ( !\reg_file|data[10][0]~q  & ( !\reg_file|data[2][0]~q  & ( (\controller|rs2[2]~0_combout  & 
// ((!\controller|rs2[3]~1_combout  & (\reg_file|data[6][0]~q )) # (\controller|rs2[3]~1_combout  & ((\reg_file|data[14][0]~q ))))) ) ) )

	.dataa(!\reg_file|data[6][0]~q ),
	.datab(!\controller|rs2[2]~0_combout ),
	.datac(!\controller|rs2[3]~1_combout ),
	.datad(!\reg_file|data[14][0]~q ),
	.datae(!\reg_file|data[10][0]~q ),
	.dataf(!\reg_file|data[2][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux63~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux63~2 .extended_lut = "off";
defparam \reg_file|Mux63~2 .lut_mask = 64'h10131C1FD0D3DCDF;
defparam \reg_file|Mux63~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X17_Y23_N30
cyclonev_lcell_comb \reg_file|Mux63~3 (
// Equation(s):
// \reg_file|Mux63~3_combout  = ( \controller|rs2[2]~0_combout  & ( \controller|rs2[3]~1_combout  & ( \reg_file|data[15][0]~q  ) ) ) # ( !\controller|rs2[2]~0_combout  & ( \controller|rs2[3]~1_combout  & ( \reg_file|data[11][0]~q  ) ) ) # ( 
// \controller|rs2[2]~0_combout  & ( !\controller|rs2[3]~1_combout  & ( \reg_file|data[7][0]~q  ) ) ) # ( !\controller|rs2[2]~0_combout  & ( !\controller|rs2[3]~1_combout  & ( \reg_file|data[3][0]~q  ) ) )

	.dataa(!\reg_file|data[15][0]~q ),
	.datab(!\reg_file|data[7][0]~q ),
	.datac(!\reg_file|data[3][0]~q ),
	.datad(!\reg_file|data[11][0]~q ),
	.datae(!\controller|rs2[2]~0_combout ),
	.dataf(!\controller|rs2[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux63~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux63~3 .extended_lut = "off";
defparam \reg_file|Mux63~3 .lut_mask = 64'h0F0F333300FF5555;
defparam \reg_file|Mux63~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X20_Y24_N11
dffeas \reg_file|data[8][0] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[0]~6_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[8][31]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[8][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[8][0] .is_wysiwyg = "true";
defparam \reg_file|data[8][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y24_N17
dffeas \reg_file|data[0][0] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[0]~6_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[0][31]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[0][0] .is_wysiwyg = "true";
defparam \reg_file|data[0][0] .power_up = "low";
// synopsys translate_on

// Location: FF_X25_Y19_N53
dffeas \reg_file|data[12][0] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\rf_wrt_data_mux|out[0]~6_combout ),
	.clrn(\KEY[0]~inputCLKENA0_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\reg_file|data[12][31]~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\reg_file|data[12][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \reg_file|data[12][0] .is_wysiwyg = "true";
defparam \reg_file|data[12][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X20_Y24_N24
cyclonev_lcell_comb \reg_file|Mux63~0 (
// Equation(s):
// \reg_file|Mux63~0_combout  = ( \controller|rs2[2]~0_combout  & ( \controller|rs2[3]~1_combout  & ( \reg_file|data[12][0]~q  ) ) ) # ( !\controller|rs2[2]~0_combout  & ( \controller|rs2[3]~1_combout  & ( \reg_file|data[8][0]~q  ) ) ) # ( 
// \controller|rs2[2]~0_combout  & ( !\controller|rs2[3]~1_combout  & ( \reg_file|data[4][0]~q  ) ) ) # ( !\controller|rs2[2]~0_combout  & ( !\controller|rs2[3]~1_combout  & ( \reg_file|data[0][0]~q  ) ) )

	.dataa(!\reg_file|data[4][0]~q ),
	.datab(!\reg_file|data[8][0]~q ),
	.datac(!\reg_file|data[0][0]~q ),
	.datad(!\reg_file|data[12][0]~q ),
	.datae(!\controller|rs2[2]~0_combout ),
	.dataf(!\controller|rs2[3]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux63~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux63~0 .extended_lut = "off";
defparam \reg_file|Mux63~0 .lut_mask = 64'h0F0F5555333300FF;
defparam \reg_file|Mux63~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X20_Y24_N33
cyclonev_lcell_comb \reg_file|Mux63~4 (
// Equation(s):
// \reg_file|Mux63~4_combout  = ( \reg_file|Mux63~3_combout  & ( \reg_file|Mux63~0_combout  & ( (!\controller|rs2[0]~2_combout  & (((\controller|rs2[1]~3_combout )) # (\reg_file|Mux63~1_combout ))) # (\controller|rs2[0]~2_combout  & 
// (((!\controller|rs2[1]~3_combout ) # (\reg_file|Mux63~2_combout )))) ) ) ) # ( !\reg_file|Mux63~3_combout  & ( \reg_file|Mux63~0_combout  & ( (!\controller|rs2[0]~2_combout  & (\reg_file|Mux63~1_combout  & (!\controller|rs2[1]~3_combout ))) # 
// (\controller|rs2[0]~2_combout  & (((!\controller|rs2[1]~3_combout ) # (\reg_file|Mux63~2_combout )))) ) ) ) # ( \reg_file|Mux63~3_combout  & ( !\reg_file|Mux63~0_combout  & ( (!\controller|rs2[0]~2_combout  & (((\controller|rs2[1]~3_combout )) # 
// (\reg_file|Mux63~1_combout ))) # (\controller|rs2[0]~2_combout  & (((\controller|rs2[1]~3_combout  & \reg_file|Mux63~2_combout )))) ) ) ) # ( !\reg_file|Mux63~3_combout  & ( !\reg_file|Mux63~0_combout  & ( (!\controller|rs2[0]~2_combout  & 
// (\reg_file|Mux63~1_combout  & (!\controller|rs2[1]~3_combout ))) # (\controller|rs2[0]~2_combout  & (((\controller|rs2[1]~3_combout  & \reg_file|Mux63~2_combout )))) ) ) )

	.dataa(!\reg_file|Mux63~1_combout ),
	.datab(!\controller|rs2[0]~2_combout ),
	.datac(!\controller|rs2[1]~3_combout ),
	.datad(!\reg_file|Mux63~2_combout ),
	.datae(!\reg_file|Mux63~3_combout ),
	.dataf(!\reg_file|Mux63~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\reg_file|Mux63~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \reg_file|Mux63~4 .extended_lut = "off";
defparam \reg_file|Mux63~4 .lut_mask = 64'h40434C4F70737C7F;
defparam \reg_file|Mux63~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y24_N51
cyclonev_lcell_comb \dataMem|ledr[0]~0 (
// Equation(s):
// \dataMem|ledr[0]~0_combout  = ( \alu|Mux2~0_combout  & ( (\controller|mem_wrt_en~2_combout  & (\alu|Mux29~3_combout  & ((\alu|Mux2~1_combout ) # (\alu|Mux2~3_combout )))) ) ) # ( !\alu|Mux2~0_combout  & ( (\controller|mem_wrt_en~2_combout  & 
// (\alu|Mux2~3_combout  & \alu|Mux29~3_combout )) ) )

	.dataa(!\controller|mem_wrt_en~2_combout ),
	.datab(!\alu|Mux2~3_combout ),
	.datac(!\alu|Mux2~1_combout ),
	.datad(!\alu|Mux29~3_combout ),
	.datae(gnd),
	.dataf(!\alu|Mux2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem|ledr[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem|ledr[0]~0 .extended_lut = "off";
defparam \dataMem|ledr[0]~0 .lut_mask = 64'h0011001100150015;
defparam \dataMem|ledr[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y24_N17
dffeas \dataMem|ledr[0] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|Mux63~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|ledr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|ledr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|ledr[0] .is_wysiwyg = "true";
defparam \dataMem|ledr[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N44
dffeas \dataMem|ledr[1] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|Mux62~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|ledr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|ledr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|ledr[1] .is_wysiwyg = "true";
defparam \dataMem|ledr[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N49
dffeas \dataMem|ledr[2] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|Mux61~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|ledr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|ledr [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|ledr[2] .is_wysiwyg = "true";
defparam \dataMem|ledr[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N46
dffeas \dataMem|ledr[3] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|Mux60~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|ledr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|ledr [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|ledr[3] .is_wysiwyg = "true";
defparam \dataMem|ledr[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N14
dffeas \dataMem|ledr[4] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|Mux59~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|ledr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|ledr [4]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|ledr[4] .is_wysiwyg = "true";
defparam \dataMem|ledr[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y24_N53
dffeas \dataMem|ledr[5] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|Mux58~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|ledr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|ledr [5]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|ledr[5] .is_wysiwyg = "true";
defparam \dataMem|ledr[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X19_Y23_N13
dffeas \dataMem|ledr[6] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|Mux57~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|ledr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|ledr [6]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|ledr[6] .is_wysiwyg = "true";
defparam \dataMem|ledr[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N52
dffeas \dataMem|ledr[7] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|Mux56~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|ledr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|ledr [7]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|ledr[7] .is_wysiwyg = "true";
defparam \dataMem|ledr[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X16_Y24_N40
dffeas \dataMem|ledr[8] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|Mux55~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|ledr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|ledr [8]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|ledr[8] .is_wysiwyg = "true";
defparam \dataMem|ledr[8] .power_up = "low";
// synopsys translate_on

// Location: FF_X28_Y24_N58
dffeas \dataMem|ledr[9] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|Mux54~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|ledr[0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|ledr [9]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|ledr[9] .is_wysiwyg = "true";
defparam \dataMem|ledr[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N36
cyclonev_lcell_comb \dataMem|hex[3]~0 (
// Equation(s):
// \dataMem|hex[3]~0_combout  = ( !\alu|Mux28~2_combout  & ( !\alu|Mux29~3_combout  & ( (\controller|mem_wrt_en~2_combout  & (((\alu|Mux2~0_combout  & \alu|Mux2~1_combout )) # (\alu|Mux2~3_combout ))) ) ) )

	.dataa(!\alu|Mux2~0_combout ),
	.datab(!\alu|Mux2~3_combout ),
	.datac(!\controller|mem_wrt_en~2_combout ),
	.datad(!\alu|Mux2~1_combout ),
	.datae(!\alu|Mux28~2_combout ),
	.dataf(!\alu|Mux29~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dataMem|hex[3]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dataMem|hex[3]~0 .extended_lut = "off";
defparam \dataMem|hex[3]~0 .lut_mask = 64'h0307000000000000;
defparam \dataMem|hex[3]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X26_Y23_N38
dffeas \dataMem|hex[2] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|Mux61~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|hex[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|hex [2]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|hex[2] .is_wysiwyg = "true";
defparam \dataMem|hex[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N41
dffeas \dataMem|hex[1] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|Mux62~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|hex[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|hex [1]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|hex[1] .is_wysiwyg = "true";
defparam \dataMem|hex[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N14
dffeas \dataMem|hex[3] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|Mux60~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|hex[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|hex [3]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|hex[3] .is_wysiwyg = "true";
defparam \dataMem|hex[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X26_Y23_N47
dffeas \dataMem|hex[0] (
	.clk(\clk_divider|c0~CLKENA0_outclk ),
	.d(gnd),
	.asdata(\reg_file|Mux63~4_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\dataMem|hex[3]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\dataMem|hex [0]),
	.prn(vcc));
// synopsys translate_off
defparam \dataMem|hex[0] .is_wysiwyg = "true";
defparam \dataMem|hex[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N9
cyclonev_lcell_comb \ss0|dOut[0]~0 (
// Equation(s):
// \ss0|dOut[0]~0_combout  = (!\dataMem|hex [2] & (\dataMem|hex [0] & (!\dataMem|hex [1] $ (\dataMem|hex [3])))) # (\dataMem|hex [2] & (!\dataMem|hex [1] & (!\dataMem|hex [3] $ (\dataMem|hex [0]))))

	.dataa(!\dataMem|hex [2]),
	.datab(!\dataMem|hex [1]),
	.datac(!\dataMem|hex [3]),
	.datad(!\dataMem|hex [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|dOut[0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|dOut[0]~0 .extended_lut = "off";
defparam \ss0|dOut[0]~0 .lut_mask = 64'h4086408640864086;
defparam \ss0|dOut[0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N0
cyclonev_lcell_comb \ss0|dOut[1]~1 (
// Equation(s):
// \ss0|dOut[1]~1_combout  = ( \dataMem|hex [3] & ( (!\dataMem|hex [0] & ((\dataMem|hex [2]))) # (\dataMem|hex [0] & (\dataMem|hex [1])) ) ) # ( !\dataMem|hex [3] & ( (\dataMem|hex [2] & (!\dataMem|hex [1] $ (!\dataMem|hex [0]))) ) )

	.dataa(gnd),
	.datab(!\dataMem|hex [1]),
	.datac(!\dataMem|hex [2]),
	.datad(!\dataMem|hex [0]),
	.datae(gnd),
	.dataf(!\dataMem|hex [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|dOut[1]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|dOut[1]~1 .extended_lut = "off";
defparam \ss0|dOut[1]~1 .lut_mask = 64'h030C030C0F330F33;
defparam \ss0|dOut[1]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N3
cyclonev_lcell_comb \ss0|dOut[2]~2 (
// Equation(s):
// \ss0|dOut[2]~2_combout  = (!\dataMem|hex [2] & ((!\dataMem|hex [1]) # ((\dataMem|hex [0]) # (\dataMem|hex [3])))) # (\dataMem|hex [2] & ((!\dataMem|hex [3]) # ((!\dataMem|hex [1] & \dataMem|hex [0]))))

	.dataa(!\dataMem|hex [2]),
	.datab(!\dataMem|hex [1]),
	.datac(!\dataMem|hex [3]),
	.datad(!\dataMem|hex [0]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|dOut[2]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|dOut[2]~2 .extended_lut = "off";
defparam \ss0|dOut[2]~2 .lut_mask = 64'hDAFEDAFEDAFEDAFE;
defparam \ss0|dOut[2]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N18
cyclonev_lcell_comb \ss0|dOut[3]~3 (
// Equation(s):
// \ss0|dOut[3]~3_combout  = ( \dataMem|hex [1] & ( (!\dataMem|hex [2] & (\dataMem|hex [3] & !\dataMem|hex [0])) # (\dataMem|hex [2] & ((\dataMem|hex [0]))) ) ) # ( !\dataMem|hex [1] & ( (!\dataMem|hex [3] & (!\dataMem|hex [2] $ (!\dataMem|hex [0]))) ) )

	.dataa(!\dataMem|hex [2]),
	.datab(!\dataMem|hex [3]),
	.datac(gnd),
	.datad(!\dataMem|hex [0]),
	.datae(gnd),
	.dataf(!\dataMem|hex [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|dOut[3]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|dOut[3]~3 .extended_lut = "off";
defparam \ss0|dOut[3]~3 .lut_mask = 64'h4488448822552255;
defparam \ss0|dOut[3]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N21
cyclonev_lcell_comb \ss0|dOut[4]~4 (
// Equation(s):
// \ss0|dOut[4]~4_combout  = ( \dataMem|hex [1] & ( (!\dataMem|hex [3] & \dataMem|hex [0]) ) ) # ( !\dataMem|hex [1] & ( (!\dataMem|hex [2] & ((\dataMem|hex [0]))) # (\dataMem|hex [2] & (!\dataMem|hex [3])) ) )

	.dataa(!\dataMem|hex [2]),
	.datab(gnd),
	.datac(!\dataMem|hex [3]),
	.datad(!\dataMem|hex [0]),
	.datae(gnd),
	.dataf(!\dataMem|hex [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|dOut[4]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|dOut[4]~4 .extended_lut = "off";
defparam \ss0|dOut[4]~4 .lut_mask = 64'h50FA50FA00F000F0;
defparam \ss0|dOut[4]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N48
cyclonev_lcell_comb \ss0|dOut[5]~5 (
// Equation(s):
// \ss0|dOut[5]~5_combout  = ( \dataMem|hex [3] & ( (!\dataMem|hex [1] & (\dataMem|hex [2] & \dataMem|hex [0])) ) ) # ( !\dataMem|hex [3] & ( (!\dataMem|hex [1] & (!\dataMem|hex [2] & \dataMem|hex [0])) # (\dataMem|hex [1] & ((!\dataMem|hex [2]) # 
// (\dataMem|hex [0]))) ) )

	.dataa(gnd),
	.datab(!\dataMem|hex [1]),
	.datac(!\dataMem|hex [2]),
	.datad(!\dataMem|hex [0]),
	.datae(gnd),
	.dataf(!\dataMem|hex [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|dOut[5]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|dOut[5]~5 .extended_lut = "off";
defparam \ss0|dOut[5]~5 .lut_mask = 64'h30F330F3000C000C;
defparam \ss0|dOut[5]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X26_Y23_N6
cyclonev_lcell_comb \ss0|dOut[6]~6 (
// Equation(s):
// \ss0|dOut[6]~6_combout  = ( \dataMem|hex [3] & ( (!\dataMem|hex [2]) # ((\dataMem|hex [0]) # (\dataMem|hex [1])) ) ) # ( !\dataMem|hex [3] & ( (!\dataMem|hex [2] & (\dataMem|hex [1])) # (\dataMem|hex [2] & ((!\dataMem|hex [1]) # (!\dataMem|hex [0]))) ) )

	.dataa(!\dataMem|hex [2]),
	.datab(!\dataMem|hex [1]),
	.datac(gnd),
	.datad(!\dataMem|hex [0]),
	.datae(gnd),
	.dataf(!\dataMem|hex [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\ss0|dOut[6]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \ss0|dOut[6]~6 .extended_lut = "off";
defparam \ss0|dOut[6]~6 .lut_mask = 64'h77667766BBFFBBFF;
defparam \ss0|dOut[6]~6 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X54_Y21_N55
cyclonev_io_ibuf \reset_sim~input (
	.i(reset_sim),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\reset_sim~input_o ));
// synopsys translate_off
defparam \reset_sim~input .bus_hold = "false";
defparam \reset_sim~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X10_Y18_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
