Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.1 (win64) Build 3526262 Mon Apr 18 15:48:16 MDT 2022
| Date         : Wed Nov 27 22:36:39 2024
| Host         : feduuk running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file filter_timing_summary_routed.rpt -pb filter_timing_summary_routed.pb -rpx filter_timing_summary_routed.rpx -warn_on_violation
| Design       : filter
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  49          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (16)
6. checking no_output_delay (33)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (16)
-------------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (33)
--------------------------------
 There are 33 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.867        0.000                      0                  709        0.037        0.000                      0                  709        4.020        0.000                       0                   727  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.867        0.000                      0                  709        0.037        0.000                      0                  709        4.020        0.000                       0                   727  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.867ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.020ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.867ns  (required time - arrival time)
  Source:                 filter_stages[9].cei/delay_line_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter_stages[10].cei/sum_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.125ns  (logic 1.962ns (62.780%)  route 1.163ns (37.220%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.636     5.157    filter_stages[9].cei/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  filter_stages[9].cei/delay_line_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.478     5.635 r  filter_stages[9].cei/delay_line_reg[2][6]/Q
                         net (fo=1, routed)           1.163     6.798    filter_stages[9].cei/delay_line_reg_n_0_[2][6]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.296     7.094 r  filter_stages[9].cei/sum0_carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     7.094    filter_stages[10].cei/sum_reg[7]_0[2]
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.492 r  filter_stages[10].cei/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.492    filter_stages[10].cei/sum0_carry__0_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.606 r  filter_stages[10].cei/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.606    filter_stages[10].cei/sum0_carry__1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.720 r  filter_stages[10].cei/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.720    filter_stages[10].cei/sum0_carry__2_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.834 r  filter_stages[10].cei/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.834    filter_stages[10].cei/sum0_carry__3_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.948 r  filter_stages[10].cei/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.948    filter_stages[10].cei/sum0_carry__4_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.282 r  filter_stages[10].cei/sum0_carry__5/O[1]
                         net (fo=1, routed)           0.000     8.282    filter_stages[10].cei/sum0_carry__5_n_6
    SLICE_X0Y20          FDRE                                         r  filter_stages[10].cei/sum_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.508    14.849    filter_stages[10].cei/clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  filter_stages[10].cei/sum_reg[25]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDRE (Setup_fdre_C_D)        0.062    15.150    filter_stages[10].cei/sum_reg[25]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -8.282    
  -------------------------------------------------------------------
                         slack                                  6.867    

Slack (MET) :             6.874ns  (required time - arrival time)
  Source:                 filter_stages[5].cei/delay_line_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter_stages[6].cei/sum_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.180ns  (logic 1.982ns (62.333%)  route 1.198ns (37.667%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.564     5.085    filter_stages[5].cei/clk_IBUF_BUFG
    SLICE_X8Y14          FDRE                                         r  filter_stages[5].cei/delay_line_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.518     5.603 r  filter_stages[5].cei/delay_line_reg[2][1]/Q
                         net (fo=2, routed)           1.198     6.801    filter_stages[5].cei/delay_line_reg[2][3]_0[1]
    SLICE_X3Y12          LUT2 (Prop_lut2_I1_O)        0.124     6.925 r  filter_stages[5].cei/sum0_carry_i_3__4/O
                         net (fo=1, routed)           0.000     6.925    filter_stages[6].cei/sum_reg[3]_1[1]
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.475 r  filter_stages[6].cei/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.475    filter_stages[6].cei/sum0_carry_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  filter_stages[6].cei/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.589    filter_stages[6].cei/sum0_carry__0_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.703 r  filter_stages[6].cei/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.703    filter_stages[6].cei/sum0_carry__1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.817 r  filter_stages[6].cei/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.817    filter_stages[6].cei/sum0_carry__2_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.931 r  filter_stages[6].cei/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.931    filter_stages[6].cei/sum0_carry__3_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.265 r  filter_stages[6].cei/sum0_carry__4/O[1]
                         net (fo=1, routed)           0.000     8.265    filter_stages[6].cei/sum0_carry__4_n_6
    SLICE_X3Y17          FDRE                                         r  filter_stages[6].cei/sum_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.511    14.852    filter_stages[6].cei/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  filter_stages[6].cei/sum_reg[21]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X3Y17          FDRE (Setup_fdre_C_D)        0.062    15.139    filter_stages[6].cei/sum_reg[21]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -8.265    
  -------------------------------------------------------------------
                         slack                                  6.874    

Slack (MET) :             6.969ns  (required time - arrival time)
  Source:                 filter_stages[5].cei/delay_line_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter_stages[6].cei/sum_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.085ns  (logic 1.887ns (61.173%)  route 1.198ns (38.827%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.564     5.085    filter_stages[5].cei/clk_IBUF_BUFG
    SLICE_X8Y14          FDRE                                         r  filter_stages[5].cei/delay_line_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.518     5.603 r  filter_stages[5].cei/delay_line_reg[2][1]/Q
                         net (fo=2, routed)           1.198     6.801    filter_stages[5].cei/delay_line_reg[2][3]_0[1]
    SLICE_X3Y12          LUT2 (Prop_lut2_I1_O)        0.124     6.925 r  filter_stages[5].cei/sum0_carry_i_3__4/O
                         net (fo=1, routed)           0.000     6.925    filter_stages[6].cei/sum_reg[3]_1[1]
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.475 r  filter_stages[6].cei/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.475    filter_stages[6].cei/sum0_carry_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  filter_stages[6].cei/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.589    filter_stages[6].cei/sum0_carry__0_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.703 r  filter_stages[6].cei/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.703    filter_stages[6].cei/sum0_carry__1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.817 r  filter_stages[6].cei/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.817    filter_stages[6].cei/sum0_carry__2_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.931 r  filter_stages[6].cei/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.931    filter_stages[6].cei/sum0_carry__3_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.170 r  filter_stages[6].cei/sum0_carry__4/O[2]
                         net (fo=1, routed)           0.000     8.170    filter_stages[6].cei/sum0_carry__4_n_5
    SLICE_X3Y17          FDRE                                         r  filter_stages[6].cei/sum_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.511    14.852    filter_stages[6].cei/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  filter_stages[6].cei/sum_reg[22]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X3Y17          FDRE (Setup_fdre_C_D)        0.062    15.139    filter_stages[6].cei/sum_reg[22]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -8.170    
  -------------------------------------------------------------------
                         slack                                  6.969    

Slack (MET) :             6.978ns  (required time - arrival time)
  Source:                 filter_stages[9].cei/delay_line_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter_stages[10].cei/sum_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.014ns  (logic 1.851ns (61.410%)  route 1.163ns (38.590%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.636     5.157    filter_stages[9].cei/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  filter_stages[9].cei/delay_line_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.478     5.635 r  filter_stages[9].cei/delay_line_reg[2][6]/Q
                         net (fo=1, routed)           1.163     6.798    filter_stages[9].cei/delay_line_reg_n_0_[2][6]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.296     7.094 r  filter_stages[9].cei/sum0_carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     7.094    filter_stages[10].cei/sum_reg[7]_0[2]
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.492 r  filter_stages[10].cei/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.492    filter_stages[10].cei/sum0_carry__0_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.606 r  filter_stages[10].cei/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.606    filter_stages[10].cei/sum0_carry__1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.720 r  filter_stages[10].cei/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.720    filter_stages[10].cei/sum0_carry__2_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.834 r  filter_stages[10].cei/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.834    filter_stages[10].cei/sum0_carry__3_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.948 r  filter_stages[10].cei/sum0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.948    filter_stages[10].cei/sum0_carry__4_n_0
    SLICE_X0Y20          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.171 r  filter_stages[10].cei/sum0_carry__5/O[0]
                         net (fo=1, routed)           0.000     8.171    filter_stages[10].cei/sum0_carry__5_n_7
    SLICE_X0Y20          FDRE                                         r  filter_stages[10].cei/sum_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.508    14.849    filter_stages[10].cei/clk_IBUF_BUFG
    SLICE_X0Y20          FDRE                                         r  filter_stages[10].cei/sum_reg[24]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDRE (Setup_fdre_C_D)        0.062    15.150    filter_stages[10].cei/sum_reg[24]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -8.171    
  -------------------------------------------------------------------
                         slack                                  6.978    

Slack (MET) :             6.981ns  (required time - arrival time)
  Source:                 filter_stages[9].cei/delay_line_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter_stages[10].cei/sum_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.011ns  (logic 1.848ns (61.371%)  route 1.163ns (38.629%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.636     5.157    filter_stages[9].cei/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  filter_stages[9].cei/delay_line_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.478     5.635 r  filter_stages[9].cei/delay_line_reg[2][6]/Q
                         net (fo=1, routed)           1.163     6.798    filter_stages[9].cei/delay_line_reg_n_0_[2][6]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.296     7.094 r  filter_stages[9].cei/sum0_carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     7.094    filter_stages[10].cei/sum_reg[7]_0[2]
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.492 r  filter_stages[10].cei/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.492    filter_stages[10].cei/sum0_carry__0_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.606 r  filter_stages[10].cei/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.606    filter_stages[10].cei/sum0_carry__1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.720 r  filter_stages[10].cei/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.720    filter_stages[10].cei/sum0_carry__2_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.834 r  filter_stages[10].cei/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.834    filter_stages[10].cei/sum0_carry__3_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.168 r  filter_stages[10].cei/sum0_carry__4/O[1]
                         net (fo=1, routed)           0.000     8.168    filter_stages[10].cei/sum0_carry__4_n_6
    SLICE_X0Y19          FDRE                                         r  filter_stages[10].cei/sum_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.508    14.849    filter_stages[10].cei/clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  filter_stages[10].cei/sum_reg[21]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDRE (Setup_fdre_C_D)        0.062    15.150    filter_stages[10].cei/sum_reg[21]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -8.168    
  -------------------------------------------------------------------
                         slack                                  6.981    

Slack (MET) :             6.985ns  (required time - arrival time)
  Source:                 filter_stages[5].cei/delay_line_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter_stages[6].cei/sum_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.069ns  (logic 1.871ns (60.970%)  route 1.198ns (39.030%))
  Logic Levels:           7  (CARRY4=6 LUT2=1)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.852ns = ( 14.852 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.564     5.085    filter_stages[5].cei/clk_IBUF_BUFG
    SLICE_X8Y14          FDRE                                         r  filter_stages[5].cei/delay_line_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.518     5.603 r  filter_stages[5].cei/delay_line_reg[2][1]/Q
                         net (fo=2, routed)           1.198     6.801    filter_stages[5].cei/delay_line_reg[2][3]_0[1]
    SLICE_X3Y12          LUT2 (Prop_lut2_I1_O)        0.124     6.925 r  filter_stages[5].cei/sum0_carry_i_3__4/O
                         net (fo=1, routed)           0.000     6.925    filter_stages[6].cei/sum_reg[3]_1[1]
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.475 r  filter_stages[6].cei/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.475    filter_stages[6].cei/sum0_carry_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  filter_stages[6].cei/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.589    filter_stages[6].cei/sum0_carry__0_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.703 r  filter_stages[6].cei/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.703    filter_stages[6].cei/sum0_carry__1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.817 r  filter_stages[6].cei/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.817    filter_stages[6].cei/sum0_carry__2_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.931 r  filter_stages[6].cei/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.931    filter_stages[6].cei/sum0_carry__3_n_0
    SLICE_X3Y17          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.154 r  filter_stages[6].cei/sum0_carry__4/O[0]
                         net (fo=1, routed)           0.000     8.154    filter_stages[6].cei/sum0_carry__4_n_7
    SLICE_X3Y17          FDRE                                         r  filter_stages[6].cei/sum_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.511    14.852    filter_stages[6].cei/clk_IBUF_BUFG
    SLICE_X3Y17          FDRE                                         r  filter_stages[6].cei/sum_reg[20]/C
                         clock pessimism              0.260    15.112    
                         clock uncertainty           -0.035    15.077    
    SLICE_X3Y17          FDRE (Setup_fdre_C_D)        0.062    15.139    filter_stages[6].cei/sum_reg[20]
  -------------------------------------------------------------------
                         required time                         15.139    
                         arrival time                          -8.154    
  -------------------------------------------------------------------
                         slack                                  6.985    

Slack (MET) :             6.989ns  (required time - arrival time)
  Source:                 filter_stages[5].cei/delay_line_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter_stages[6].cei/sum_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.066ns  (logic 1.868ns (60.932%)  route 1.198ns (39.068%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.564     5.085    filter_stages[5].cei/clk_IBUF_BUFG
    SLICE_X8Y14          FDRE                                         r  filter_stages[5].cei/delay_line_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.518     5.603 r  filter_stages[5].cei/delay_line_reg[2][1]/Q
                         net (fo=2, routed)           1.198     6.801    filter_stages[5].cei/delay_line_reg[2][3]_0[1]
    SLICE_X3Y12          LUT2 (Prop_lut2_I1_O)        0.124     6.925 r  filter_stages[5].cei/sum0_carry_i_3__4/O
                         net (fo=1, routed)           0.000     6.925    filter_stages[6].cei/sum_reg[3]_1[1]
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.475 r  filter_stages[6].cei/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.475    filter_stages[6].cei/sum0_carry_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  filter_stages[6].cei/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.589    filter_stages[6].cei/sum0_carry__0_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.703 r  filter_stages[6].cei/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.703    filter_stages[6].cei/sum0_carry__1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.817 r  filter_stages[6].cei/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.817    filter_stages[6].cei/sum0_carry__2_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.151 r  filter_stages[6].cei/sum0_carry__3/O[1]
                         net (fo=1, routed)           0.000     8.151    filter_stages[6].cei/sum0_carry__3_n_6
    SLICE_X3Y16          FDRE                                         r  filter_stages[6].cei/sum_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.512    14.853    filter_stages[6].cei/clk_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  filter_stages[6].cei/sum_reg[17]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X3Y16          FDRE (Setup_fdre_C_D)        0.062    15.140    filter_stages[6].cei/sum_reg[17]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -8.151    
  -------------------------------------------------------------------
                         slack                                  6.989    

Slack (MET) :             7.002ns  (required time - arrival time)
  Source:                 filter_stages[9].cei/delay_line_reg[2][6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter_stages[10].cei/sum_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.990ns  (logic 1.827ns (61.100%)  route 1.163ns (38.900%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.157ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.636     5.157    filter_stages[9].cei/clk_IBUF_BUFG
    SLICE_X2Y10          FDRE                                         r  filter_stages[9].cei/delay_line_reg[2][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y10          FDRE (Prop_fdre_C_Q)         0.478     5.635 r  filter_stages[9].cei/delay_line_reg[2][6]/Q
                         net (fo=1, routed)           1.163     6.798    filter_stages[9].cei/delay_line_reg_n_0_[2][6]
    SLICE_X0Y15          LUT2 (Prop_lut2_I1_O)        0.296     7.094 r  filter_stages[9].cei/sum0_carry__0_i_2__3/O
                         net (fo=1, routed)           0.000     7.094    filter_stages[10].cei/sum_reg[7]_0[2]
    SLICE_X0Y15          CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     7.492 r  filter_stages[10].cei/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.492    filter_stages[10].cei/sum0_carry__0_n_0
    SLICE_X0Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.606 r  filter_stages[10].cei/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.606    filter_stages[10].cei/sum0_carry__1_n_0
    SLICE_X0Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.720 r  filter_stages[10].cei/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.720    filter_stages[10].cei/sum0_carry__2_n_0
    SLICE_X0Y18          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.834 r  filter_stages[10].cei/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.834    filter_stages[10].cei/sum0_carry__3_n_0
    SLICE_X0Y19          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.147 r  filter_stages[10].cei/sum0_carry__4/O[3]
                         net (fo=1, routed)           0.000     8.147    filter_stages[10].cei/sum0_carry__4_n_4
    SLICE_X0Y19          FDRE                                         r  filter_stages[10].cei/sum_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.508    14.849    filter_stages[10].cei/clk_IBUF_BUFG
    SLICE_X0Y19          FDRE                                         r  filter_stages[10].cei/sum_reg[23]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y19          FDRE (Setup_fdre_C_D)        0.062    15.150    filter_stages[10].cei/sum_reg[23]
  -------------------------------------------------------------------
                         required time                         15.150    
                         arrival time                          -8.147    
  -------------------------------------------------------------------
                         slack                                  7.002    

Slack (MET) :             7.010ns  (required time - arrival time)
  Source:                 filter_stages[5].cei/delay_line_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter_stages[6].cei/sum_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.045ns  (logic 1.847ns (60.663%)  route 1.198ns (39.337%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.853ns = ( 14.853 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.564     5.085    filter_stages[5].cei/clk_IBUF_BUFG
    SLICE_X8Y14          FDRE                                         r  filter_stages[5].cei/delay_line_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y14          FDRE (Prop_fdre_C_Q)         0.518     5.603 r  filter_stages[5].cei/delay_line_reg[2][1]/Q
                         net (fo=2, routed)           1.198     6.801    filter_stages[5].cei/delay_line_reg[2][3]_0[1]
    SLICE_X3Y12          LUT2 (Prop_lut2_I1_O)        0.124     6.925 r  filter_stages[5].cei/sum0_carry_i_3__4/O
                         net (fo=1, routed)           0.000     6.925    filter_stages[6].cei/sum_reg[3]_1[1]
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.475 r  filter_stages[6].cei/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.475    filter_stages[6].cei/sum0_carry_n_0
    SLICE_X3Y13          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.589 r  filter_stages[6].cei/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.589    filter_stages[6].cei/sum0_carry__0_n_0
    SLICE_X3Y14          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.703 r  filter_stages[6].cei/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.703    filter_stages[6].cei/sum0_carry__1_n_0
    SLICE_X3Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.817 r  filter_stages[6].cei/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.817    filter_stages[6].cei/sum0_carry__2_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.130 r  filter_stages[6].cei/sum0_carry__3/O[3]
                         net (fo=1, routed)           0.000     8.130    filter_stages[6].cei/sum0_carry__3_n_4
    SLICE_X3Y16          FDRE                                         r  filter_stages[6].cei/sum_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.512    14.853    filter_stages[6].cei/clk_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  filter_stages[6].cei/sum_reg[19]/C
                         clock pessimism              0.260    15.113    
                         clock uncertainty           -0.035    15.078    
    SLICE_X3Y16          FDRE (Setup_fdre_C_D)        0.062    15.140    filter_stages[6].cei/sum_reg[19]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -8.130    
  -------------------------------------------------------------------
                         slack                                  7.010    

Slack (MET) :             7.031ns  (required time - arrival time)
  Source:                 filter_stages[6].cei/delay_line_reg[2][5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter_stages[7].cei/sum_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.964ns  (logic 2.005ns (67.638%)  route 0.959ns (32.362%))
  Logic Levels:           6  (CARRY4=5 LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.152ns
    Clock Pessimism Removal (CPR):    0.273ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.631     5.152    filter_stages[6].cei/clk_IBUF_BUFG
    SLICE_X6Y12          FDRE                                         r  filter_stages[6].cei/delay_line_reg[2][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y12          FDRE (Prop_fdre_C_Q)         0.478     5.630 r  filter_stages[6].cei/delay_line_reg[2][5]/Q
                         net (fo=2, routed)           0.959     6.590    filter_stages[6].cei/delay_line_reg[2][7]_0[1]
    SLICE_X5Y14          LUT2 (Prop_lut2_I1_O)        0.301     6.891 r  filter_stages[6].cei/sum0_carry__0_i_3__8/O
                         net (fo=1, routed)           0.000     6.891    filter_stages[7].cei/sum_reg[7]_1[1]
    SLICE_X5Y14          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.441 r  filter_stages[7].cei/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.441    filter_stages[7].cei/sum0_carry__0_n_0
    SLICE_X5Y15          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.555 r  filter_stages[7].cei/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.555    filter_stages[7].cei/sum0_carry__1_n_0
    SLICE_X5Y16          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.669 r  filter_stages[7].cei/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.669    filter_stages[7].cei/sum0_carry__2_n_0
    SLICE_X5Y17          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.783 r  filter_stages[7].cei/sum0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.783    filter_stages[7].cei/sum0_carry__3_n_0
    SLICE_X5Y18          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.117 r  filter_stages[7].cei/sum0_carry__4/O[1]
                         net (fo=1, routed)           0.000     8.117    filter_stages[7].cei/sum0_carry__4_n_6
    SLICE_X5Y18          FDRE                                         r  filter_stages[7].cei/sum_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.507    14.848    filter_stages[7].cei/clk_IBUF_BUFG
    SLICE_X5Y18          FDRE                                         r  filter_stages[7].cei/sum_reg[21]/C
                         clock pessimism              0.273    15.121    
                         clock uncertainty           -0.035    15.086    
    SLICE_X5Y18          FDRE (Setup_fdre_C_D)        0.062    15.148    filter_stages[7].cei/sum_reg[21]
  -------------------------------------------------------------------
                         required time                         15.148    
                         arrival time                          -8.117    
  -------------------------------------------------------------------
                         slack                                  7.031    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 filter_stages[1].cei/sum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter_stages[1].cei/delay_line_reg[1][7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.281%)  route 0.114ns (44.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.558     1.441    filter_stages[1].cei/clk_IBUF_BUFG
    SLICE_X9Y19          FDRE                                         r  filter_stages[1].cei/sum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y19          FDRE (Prop_fdre_C_Q)         0.141     1.582 r  filter_stages[1].cei/sum_reg[7]/Q
                         net (fo=1, routed)           0.114     1.696    filter_stages[1].cei/sum_reg_n_0_[7]
    SLICE_X10Y18         SRL16E                                       r  filter_stages[1].cei/delay_line_reg[1][7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.827     1.954    filter_stages[1].cei/clk_IBUF_BUFG
    SLICE_X10Y18         SRL16E                                       r  filter_stages[1].cei/delay_line_reg[1][7]_srl2/CLK
                         clock pessimism             -0.478     1.476    
    SLICE_X10Y18         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.659    filter_stages[1].cei/delay_line_reg[1][7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.696    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 filter_stages[1].cei/sum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter_stages[1].cei/delay_line_reg[1][15]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.281%)  route 0.114ns (44.719%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.556     1.439    filter_stages[1].cei/clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  filter_stages[1].cei/sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y21          FDRE (Prop_fdre_C_Q)         0.141     1.580 r  filter_stages[1].cei/sum_reg[15]/Q
                         net (fo=1, routed)           0.114     1.694    filter_stages[1].cei/sum_reg_n_0_[15]
    SLICE_X10Y20         SRL16E                                       r  filter_stages[1].cei/delay_line_reg[1][15]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.825     1.952    filter_stages[1].cei/clk_IBUF_BUFG
    SLICE_X10Y20         SRL16E                                       r  filter_stages[1].cei/delay_line_reg[1][15]_srl2/CLK
                         clock pessimism             -0.478     1.474    
    SLICE_X10Y20         SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.657    filter_stages[1].cei/delay_line_reg[1][15]_srl2
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.694    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 filter_stages[9].cei/sum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter_stages[9].cei/delay_line_reg[1][15]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.469%)  route 0.118ns (45.531%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.472ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.589     1.472    filter_stages[9].cei/clk_IBUF_BUFG
    SLICE_X4Y15          FDRE                                         r  filter_stages[9].cei/sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y15          FDRE (Prop_fdre_C_Q)         0.141     1.613 r  filter_stages[9].cei/sum_reg[15]/Q
                         net (fo=1, routed)           0.118     1.731    filter_stages[9].cei/sum_reg_n_0_[15]
    SLICE_X2Y14          SRL16E                                       r  filter_stages[9].cei/delay_line_reg[1][15]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.861     1.988    filter_stages[9].cei/clk_IBUF_BUFG
    SLICE_X2Y14          SRL16E                                       r  filter_stages[9].cei/delay_line_reg[1][15]_srl2/CLK
                         clock pessimism             -0.478     1.510    
    SLICE_X2Y14          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.693    filter_stages[9].cei/delay_line_reg[1][15]_srl2
  -------------------------------------------------------------------
                         required time                         -1.693    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 filter_stages[6].cei/sum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter_stages[6].cei/delay_line_reg[1][15]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.141ns (54.812%)  route 0.116ns (45.188%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.591     1.474    filter_stages[6].cei/clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  filter_stages[6].cei/sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y15          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  filter_stages[6].cei/sum_reg[15]/Q
                         net (fo=1, routed)           0.116     1.731    filter_stages[6].cei/sum_reg_n_0_[15]
    SLICE_X6Y15          SRL16E                                       r  filter_stages[6].cei/delay_line_reg[1][15]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.858     1.985    filter_stages[6].cei/clk_IBUF_BUFG
    SLICE_X6Y15          SRL16E                                       r  filter_stages[6].cei/delay_line_reg[1][15]_srl2/CLK
                         clock pessimism             -0.478     1.507    
    SLICE_X6Y15          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.690    filter_stages[6].cei/delay_line_reg[1][15]_srl2
  -------------------------------------------------------------------
                         required time                         -1.690    
                         arrival time                           1.731    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 filter_stages[8].cei/sum_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter_stages[8].cei/delay_line_reg[1][15]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.590     1.473    filter_stages[8].cei/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  filter_stages[8].cei/sum_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     1.614 r  filter_stages[8].cei/sum_reg[15]/Q
                         net (fo=1, routed)           0.100     1.714    filter_stages[8].cei/sum_reg_n_0_[15]
    SLICE_X2Y15          SRL16E                                       r  filter_stages[8].cei/delay_line_reg[1][15]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.860     1.987    filter_stages[8].cei/clk_IBUF_BUFG
    SLICE_X2Y15          SRL16E                                       r  filter_stages[8].cei/delay_line_reg[1][15]_srl2/CLK
                         clock pessimism             -0.499     1.488    
    SLICE_X2Y15          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.671    filter_stages[8].cei/delay_line_reg[1][15]_srl2
  -------------------------------------------------------------------
                         required time                         -1.671    
                         arrival time                           1.714    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 filter_stages[8].cei/sum_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter_stages[8].cei/delay_line_reg[1][23]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.588     1.471    filter_stages[8].cei/clk_IBUF_BUFG
    SLICE_X1Y18          FDRE                                         r  filter_stages[8].cei/sum_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     1.612 r  filter_stages[8].cei/sum_reg[23]/Q
                         net (fo=1, routed)           0.100     1.712    filter_stages[8].cei/sum_reg_n_0_[23]
    SLICE_X2Y17          SRL16E                                       r  filter_stages[8].cei/delay_line_reg[1][23]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.858     1.985    filter_stages[8].cei/clk_IBUF_BUFG
    SLICE_X2Y17          SRL16E                                       r  filter_stages[8].cei/delay_line_reg[1][23]_srl2/CLK
                         clock pessimism             -0.499     1.486    
    SLICE_X2Y17          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.669    filter_stages[8].cei/delay_line_reg[1][23]_srl2
  -------------------------------------------------------------------
                         required time                         -1.669    
                         arrival time                           1.712    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 filter_stages[8].cei/sum_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter_stages[8].cei/delay_line_reg[1][7]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.141ns (58.447%)  route 0.100ns (41.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.591     1.474    filter_stages[8].cei/clk_IBUF_BUFG
    SLICE_X1Y14          FDRE                                         r  filter_stages[8].cei/sum_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  filter_stages[8].cei/sum_reg[7]/Q
                         net (fo=1, routed)           0.100     1.715    filter_stages[8].cei/sum_reg_n_0_[7]
    SLICE_X2Y13          SRL16E                                       r  filter_stages[8].cei/delay_line_reg[1][7]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.861     1.988    filter_stages[8].cei/clk_IBUF_BUFG
    SLICE_X2Y13          SRL16E                                       r  filter_stages[8].cei/delay_line_reg[1][7]_srl2/CLK
                         clock pessimism             -0.499     1.489    
    SLICE_X2Y13          SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.672    filter_stages[8].cei/delay_line_reg[1][7]_srl2
  -------------------------------------------------------------------
                         required time                         -1.672    
                         arrival time                           1.715    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 filter_stages[4].cei/sum_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter_stages[4].cei/delay_line_reg[1][4]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.562     1.445    filter_stages[4].cei/clk_IBUF_BUFG
    SLICE_X9Y13          FDRE                                         r  filter_stages[4].cei/sum_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y13          FDRE (Prop_fdre_C_Q)         0.141     1.586 r  filter_stages[4].cei/sum_reg[4]/Q
                         net (fo=1, routed)           0.056     1.642    filter_stages[4].cei/sum_reg_n_0_[4]
    SLICE_X8Y13          SRL16E                                       r  filter_stages[4].cei/delay_line_reg[1][4]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.831     1.958    filter_stages[4].cei/clk_IBUF_BUFG
    SLICE_X8Y13          SRL16E                                       r  filter_stages[4].cei/delay_line_reg[1][4]_srl2/CLK
                         clock pessimism             -0.500     1.458    
    SLICE_X8Y13          SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.575    filter_stages[4].cei/delay_line_reg[1][4]_srl2
  -------------------------------------------------------------------
                         required time                         -1.575    
                         arrival time                           1.642    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 filter_stages[0].cei/sum_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter_stages[0].cei/delay_line_reg[1][13]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.556     1.439    filter_stages[0].cei/clk_IBUF_BUFG
    SLICE_X11Y21         FDRE                                         r  filter_stages[0].cei/sum_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y21         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  filter_stages[0].cei/sum_reg[13]/Q
                         net (fo=1, routed)           0.056     1.636    filter_stages[0].cei/sum_reg_n_0_[13]
    SLICE_X10Y21         SRL16E                                       r  filter_stages[0].cei/delay_line_reg[1][13]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.824     1.951    filter_stages[0].cei/clk_IBUF_BUFG
    SLICE_X10Y21         SRL16E                                       r  filter_stages[0].cei/delay_line_reg[1][13]_srl2/CLK
                         clock pessimism             -0.499     1.452    
    SLICE_X10Y21         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.569    filter_stages[0].cei/delay_line_reg[1][13]_srl2
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.636    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 filter_stages[0].cei/sum_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            filter_stages[0].cei/delay_line_reg[1][5]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.558     1.441    filter_stages[0].cei/clk_IBUF_BUFG
    SLICE_X11Y19         FDRE                                         r  filter_stages[0].cei/sum_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y19         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  filter_stages[0].cei/sum_reg[5]/Q
                         net (fo=1, routed)           0.056     1.638    filter_stages[0].cei/sum_reg_n_0_[5]
    SLICE_X10Y19         SRL16E                                       r  filter_stages[0].cei/delay_line_reg[1][5]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.826     1.953    filter_stages[0].cei/clk_IBUF_BUFG
    SLICE_X10Y19         SRL16E                                       r  filter_stages[0].cei/delay_line_reg[1][5]_srl2/CLK
                         clock pessimism             -0.499     1.454    
    SLICE_X10Y19         SRL16E (Hold_srl16e_CLK_D)
                                                      0.117     1.571    filter_stages[0].cei/delay_line_reg[1][5]_srl2
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.067    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X12Y18   filter_stages[0].cei/delay_line_reg[2][0]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y21   filter_stages[0].cei/delay_line_reg[2][10]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y21   filter_stages[0].cei/delay_line_reg[2][11]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y21   filter_stages[0].cei/delay_line_reg[2][12]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y21   filter_stages[0].cei/delay_line_reg[2][13]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y21   filter_stages[0].cei/delay_line_reg[2][14]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y21   filter_stages[0].cei/delay_line_reg[2][15]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y21   filter_stages[0].cei/delay_line_reg[2][16]/C
Min Period        n/a     FDRE/C      n/a            1.000         10.000      9.000      SLICE_X10Y19   filter_stages[0].cei/delay_line_reg[2][1]/C
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y18   filter_stages[0].cei/delay_line_reg[1][0]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y18   filter_stages[0].cei/delay_line_reg[1][0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y21   filter_stages[0].cei/delay_line_reg[1][10]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y21   filter_stages[0].cei/delay_line_reg[1][10]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y21   filter_stages[0].cei/delay_line_reg[1][11]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y21   filter_stages[0].cei/delay_line_reg[1][11]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y21   filter_stages[0].cei/delay_line_reg[1][12]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y21   filter_stages[0].cei/delay_line_reg[1][12]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y21   filter_stages[0].cei/delay_line_reg[1][13]_srl2/CLK
Low Pulse Width   Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y21   filter_stages[0].cei/delay_line_reg[1][13]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y18   filter_stages[0].cei/delay_line_reg[1][0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X12Y18   filter_stages[0].cei/delay_line_reg[1][0]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y21   filter_stages[0].cei/delay_line_reg[1][10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y21   filter_stages[0].cei/delay_line_reg[1][10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y21   filter_stages[0].cei/delay_line_reg[1][11]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y21   filter_stages[0].cei/delay_line_reg[1][11]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y21   filter_stages[0].cei/delay_line_reg[1][12]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y21   filter_stages[0].cei/delay_line_reg[1][12]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y21   filter_stages[0].cei/delay_line_reg[1][13]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK  n/a            0.980         5.000       4.020      SLICE_X10Y21   filter_stages[0].cei/delay_line_reg[1][13]_srl2/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 filter_stages[10].cei/delay_line_reg[2][25]_lopt_replica_7/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[31]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.559ns  (logic 3.139ns (56.471%)  route 2.420ns (43.529%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.624     5.145    filter_stages[10].cei/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  filter_stages[10].cei/delay_line_reg[2][25]_lopt_replica_7/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  filter_stages[10].cei/delay_line_reg[2][25]_lopt_replica_7/Q
                         net (fo=1, routed)           2.420     8.083    lopt_6
    D19                  OBUF (Prop_obuf_I_O)         2.621    10.704 r  data_out_OBUF[31]_inst/O
                         net (fo=0)                   0.000    10.704    data_out[31]
    D19                                                               r  data_out[31] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter_stages[10].cei/delay_line_reg[2][21]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.542ns  (logic 3.272ns (59.039%)  route 2.270ns (40.961%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.620     5.141    filter_stages[10].cei/clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  filter_stages[10].cei/delay_line_reg[2][21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.478     5.619 r  filter_stages[10].cei/delay_line_reg[2][21]/Q
                         net (fo=1, routed)           2.270     7.889    data_out_OBUF[21]
    J19                  OBUF (Prop_obuf_I_O)         2.794    10.683 r  data_out_OBUF[21]_inst/O
                         net (fo=0)                   0.000    10.683    data_out[21]
    J19                                                               r  data_out[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter_stages[10].cei/delay_line_reg[2][22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[22]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.538ns  (logic 3.253ns (58.737%)  route 2.285ns (41.263%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.620     5.141    filter_stages[10].cei/clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  filter_stages[10].cei/delay_line_reg[2][22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.478     5.619 r  filter_stages[10].cei/delay_line_reg[2][22]/Q
                         net (fo=1, routed)           2.285     7.904    data_out_OBUF[22]
    K19                  OBUF (Prop_obuf_I_O)         2.775    10.679 r  data_out_OBUF[22]_inst/O
                         net (fo=0)                   0.000    10.679    data_out[22]
    K19                                                               r  data_out[22] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter_stages[10].cei/delay_line_reg[2][20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.499ns  (logic 3.263ns (59.333%)  route 2.236ns (40.667%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.620     5.141    filter_stages[10].cei/clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  filter_stages[10].cei/delay_line_reg[2][20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.478     5.619 r  filter_stages[10].cei/delay_line_reg[2][20]/Q
                         net (fo=1, routed)           2.236     7.856    data_out_OBUF[20]
    J17                  OBUF (Prop_obuf_I_O)         2.785    10.641 r  data_out_OBUF[20]_inst/O
                         net (fo=0)                   0.000    10.641    data_out[20]
    J17                                                               r  data_out[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter_stages[10].cei/delay_line_reg[2][25]_lopt_replica_6/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[30]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.412ns  (logic 3.134ns (57.921%)  route 2.277ns (42.079%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.624     5.145    filter_stages[10].cei/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  filter_stages[10].cei/delay_line_reg[2][25]_lopt_replica_6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  filter_stages[10].cei/delay_line_reg[2][25]_lopt_replica_6/Q
                         net (fo=1, routed)           2.277     7.940    lopt_5
    G18                  OBUF (Prop_obuf_I_O)         2.616    10.557 r  data_out_OBUF[30]_inst/O
                         net (fo=0)                   0.000    10.557    data_out[30]
    G18                                                               r  data_out[30] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter_stages[10].cei/delay_line_reg[2][23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[23]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.415ns  (logic 3.274ns (60.463%)  route 2.141ns (39.537%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.620     5.141    filter_stages[10].cei/clk_IBUF_BUFG
    SLICE_X2Y23          FDRE                                         r  filter_stages[10].cei/delay_line_reg[2][23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y23          FDRE (Prop_fdre_C_Q)         0.478     5.619 r  filter_stages[10].cei/delay_line_reg[2][23]/Q
                         net (fo=1, routed)           2.141     7.760    data_out_OBUF[23]
    G17                  OBUF (Prop_obuf_I_O)         2.796    10.556 r  data_out_OBUF[23]_inst/O
                         net (fo=0)                   0.000    10.556    data_out[23]
    G17                                                               r  data_out[23] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter_stages[10].cei/delay_line_reg[2][25]_lopt_replica_4/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[28]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.393ns  (logic 3.146ns (58.333%)  route 2.247ns (41.667%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.624     5.145    filter_stages[10].cei/clk_IBUF_BUFG
    SLICE_X2Y28          FDRE                                         r  filter_stages[10].cei/delay_line_reg[2][25]_lopt_replica_4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y28          FDRE (Prop_fdre_C_Q)         0.518     5.663 r  filter_stages[10].cei/delay_line_reg[2][25]_lopt_replica_4/Q
                         net (fo=1, routed)           2.247     7.911    lopt_3
    E18                  OBUF (Prop_obuf_I_O)         2.628    10.539 r  data_out_OBUF[28]_inst/O
                         net (fo=0)                   0.000    10.539    data_out[28]
    E18                                                               r  data_out[28] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter_stages[10].cei/delay_line_reg[2][25]_lopt_replica_3/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[27]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.384ns  (logic 3.079ns (57.181%)  route 2.305ns (42.819%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.624     5.145    filter_stages[10].cei/clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  filter_stages[10].cei/delay_line_reg[2][25]_lopt_replica_3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  filter_stages[10].cei/delay_line_reg[2][25]_lopt_replica_3/Q
                         net (fo=1, routed)           2.305     7.907    lopt_2
    E19                  OBUF (Prop_obuf_I_O)         2.623    10.529 r  data_out_OBUF[27]_inst/O
                         net (fo=0)                   0.000    10.529    data_out[27]
    E19                                                               r  data_out[27] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter_stages[10].cei/delay_line_reg[2][25]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[32]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.379ns  (logic 3.078ns (57.225%)  route 2.301ns (42.775%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.624     5.145    filter_stages[10].cei/clk_IBUF_BUFG
    SLICE_X3Y28          FDRE                                         r  filter_stages[10].cei/delay_line_reg[2][25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  filter_stages[10].cei/delay_line_reg[2][25]/Q
                         net (fo=1, routed)           2.301     7.902    data_out_OBUF[25]
    D18                  OBUF (Prop_obuf_I_O)         2.622    10.525 r  data_out_OBUF[32]_inst/O
                         net (fo=0)                   0.000    10.525    data_out[32]
    D18                                                               r  data_out[32] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter_stages[10].cei/delay_line_reg[2][24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[24]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        5.351ns  (logic 3.116ns (58.237%)  route 2.235ns (41.763%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.618     5.139    filter_stages[10].cei/clk_IBUF_BUFG
    SLICE_X2Y25          FDRE                                         r  filter_stages[10].cei/delay_line_reg[2][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y25          FDRE (Prop_fdre_C_Q)         0.518     5.657 r  filter_stages[10].cei/delay_line_reg[2][24]/Q
                         net (fo=1, routed)           2.235     7.892    data_out_OBUF[24]
    H17                  OBUF (Prop_obuf_I_O)         2.598    10.491 r  data_out_OBUF[24]_inst/O
                         net (fo=0)                   0.000    10.491    data_out[24]
    H17                                                               r  data_out[24] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 filter_stages[10].cei/delay_line_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.625ns  (logic 1.280ns (78.777%)  route 0.345ns (21.223%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.592     1.475    filter_stages[10].cei/clk_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  filter_stages[10].cei/delay_line_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  filter_stages[10].cei/delay_line_reg[2][1]/Q
                         net (fo=1, routed)           0.345     1.984    data_out_OBUF[1]
    W19                  OBUF (Prop_obuf_I_O)         1.116     3.100 r  data_out_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.100    data_out[1]
    W19                                                               r  data_out[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter_stages[10].cei/delay_line_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.627ns  (logic 1.280ns (78.691%)  route 0.347ns (21.308%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.592     1.475    filter_stages[10].cei/clk_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  filter_stages[10].cei/delay_line_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  filter_stages[10].cei/delay_line_reg[2][0]/Q
                         net (fo=1, routed)           0.347     1.986    data_out_OBUF[0]
    T17                  OBUF (Prop_obuf_I_O)         1.116     3.102 r  data_out_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.102    data_out[0]
    T17                                                               r  data_out[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter_stages[10].cei/delay_line_reg[2][8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.667ns  (logic 1.267ns (75.978%)  route 0.400ns (24.022%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.585     1.468    filter_stages[10].cei/clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  filter_stages[10].cei/delay_line_reg[2][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  filter_stages[10].cei/delay_line_reg[2][8]/Q
                         net (fo=1, routed)           0.400     2.033    data_out_OBUF[8]
    N17                  OBUF (Prop_obuf_I_O)         1.103     3.135 r  data_out_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.135    data_out[8]
    N17                                                               r  data_out[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter_stages[10].cei/delay_line_reg[2][3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.694ns  (logic 1.283ns (75.750%)  route 0.411ns (24.250%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.592     1.475    filter_stages[10].cei/clk_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  filter_stages[10].cei/delay_line_reg[2][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  filter_stages[10].cei/delay_line_reg[2][3]/Q
                         net (fo=1, routed)           0.411     2.050    data_out_OBUF[3]
    V19                  OBUF (Prop_obuf_I_O)         1.119     3.169 r  data_out_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.169    data_out[3]
    V19                                                               r  data_out[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter_stages[10].cei/delay_line_reg[2][10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.710ns  (logic 1.305ns (76.293%)  route 0.405ns (23.707%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.585     1.468    filter_stages[10].cei/clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  filter_stages[10].cei/delay_line_reg[2][10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  filter_stages[10].cei/delay_line_reg[2][10]/Q
                         net (fo=1, routed)           0.405     2.038    data_out_OBUF[10]
    L17                  OBUF (Prop_obuf_I_O)         1.141     3.178 r  data_out_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.178    data_out[10]
    L17                                                               r  data_out[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter_stages[10].cei/delay_line_reg[2][2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.718ns  (logic 1.283ns (74.660%)  route 0.435ns (25.340%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.592     1.475    filter_stages[10].cei/clk_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  filter_stages[10].cei/delay_line_reg[2][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.164     1.639 r  filter_stages[10].cei/delay_line_reg[2][2]/Q
                         net (fo=1, routed)           0.435     2.074    data_out_OBUF[2]
    W18                  OBUF (Prop_obuf_I_O)         1.119     3.193 r  data_out_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.193    data_out[2]
    W18                                                               r  data_out[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter_stages[10].cei/delay_line_reg[2][11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.726ns  (logic 1.293ns (74.915%)  route 0.433ns (25.085%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.585     1.468    filter_stages[10].cei/clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  filter_stages[10].cei/delay_line_reg[2][11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  filter_stages[10].cei/delay_line_reg[2][11]/Q
                         net (fo=1, routed)           0.433     2.065    data_out_OBUF[11]
    M19                  OBUF (Prop_obuf_I_O)         1.129     3.194 r  data_out_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.194    data_out[11]
    M19                                                               r  data_out[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter_stages[10].cei/delay_line_reg[2][9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[9]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.746ns  (logic 1.311ns (75.064%)  route 0.435ns (24.935%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.585     1.468    filter_stages[10].cei/clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  filter_stages[10].cei/delay_line_reg[2][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.164     1.632 r  filter_stages[10].cei/delay_line_reg[2][9]/Q
                         net (fo=1, routed)           0.435     2.068    data_out_OBUF[9]
    K17                  OBUF (Prop_obuf_I_O)         1.147     3.214 r  data_out_OBUF[9]_inst/O
                         net (fo=0)                   0.000     3.214    data_out[9]
    K17                                                               r  data_out[9] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter_stages[10].cei/delay_line_reg[2][7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.740ns  (logic 1.308ns (75.163%)  route 0.432ns (24.837%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.592     1.475    filter_stages[10].cei/clk_IBUF_BUFG
    SLICE_X2Y12          FDRE                                         r  filter_stages[10].cei/delay_line_reg[2][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y12          FDRE (Prop_fdre_C_Q)         0.148     1.623 r  filter_stages[10].cei/delay_line_reg[2][7]/Q
                         net (fo=1, routed)           0.432     2.055    data_out_OBUF[7]
    P17                  OBUF (Prop_obuf_I_O)         1.160     3.215 r  data_out_OBUF[7]_inst/O
                         net (fo=0)                   0.000     3.215    data_out[7]
    P17                                                               r  data_out[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 filter_stages[10].cei/delay_line_reg[2][13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            data_out[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.759ns  (logic 1.315ns (74.791%)  route 0.443ns (25.209%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.585     1.468    filter_stages[10].cei/clk_IBUF_BUFG
    SLICE_X2Y22          FDRE                                         r  filter_stages[10].cei/delay_line_reg[2][13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y22          FDRE (Prop_fdre_C_Q)         0.148     1.616 r  filter_stages[10].cei/delay_line_reg[2][13]/Q
                         net (fo=1, routed)           0.443     2.060    data_out_OBUF[13]
    R19                  OBUF (Prop_obuf_I_O)         1.167     3.227 r  data_out_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.227    data_out[13]
    R19                                                               r  data_out[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay           240 Endpoints
Min Delay           240 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in[1]
                            (input port)
  Destination:            filter_stages[1].cei/sum_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.611ns  (logic 2.281ns (40.652%)  route 3.330ns (59.348%))
  Logic Levels:           7  (CARRY4=5 IBUF=1 LUT2=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  data_in_IBUF[1]_inst/O
                         net (fo=16, routed)          3.330     4.261    filter_stages[0].cei/data_in_IBUF[1]
    SLICE_X9Y18          LUT2 (Prop_lut2_I0_O)        0.124     4.385 r  filter_stages[0].cei/sum0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.385    filter_stages[1].cei/S[1]
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.935 r  filter_stages[1].cei/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.935    filter_stages[1].cei/sum0_carry_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.049 r  filter_stages[1].cei/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.049    filter_stages[1].cei/sum0_carry__0_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.163 r  filter_stages[1].cei/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.163    filter_stages[1].cei/sum0_carry__1_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.277 r  filter_stages[1].cei/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.277    filter_stages[1].cei/sum0_carry__2_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.611 r  filter_stages[1].cei/sum0_carry__3/O[1]
                         net (fo=1, routed)           0.000     5.611    filter_stages[1].cei/sum0_carry__3_n_6
    SLICE_X9Y22          FDRE                                         r  filter_stages[1].cei/sum_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.436     4.777    filter_stages[1].cei/clk_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  filter_stages[1].cei/sum_reg[17]/C

Slack:                    inf
  Source:                 data_in[1]
                            (input port)
  Destination:            filter_stages[1].cei/sum_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.500ns  (logic 2.170ns (39.454%)  route 3.330ns (60.546%))
  Logic Levels:           7  (CARRY4=5 IBUF=1 LUT2=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  data_in_IBUF[1]_inst/O
                         net (fo=16, routed)          3.330     4.261    filter_stages[0].cei/data_in_IBUF[1]
    SLICE_X9Y18          LUT2 (Prop_lut2_I0_O)        0.124     4.385 r  filter_stages[0].cei/sum0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.385    filter_stages[1].cei/S[1]
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.935 r  filter_stages[1].cei/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.935    filter_stages[1].cei/sum0_carry_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.049 r  filter_stages[1].cei/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.049    filter_stages[1].cei/sum0_carry__0_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.163 r  filter_stages[1].cei/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.163    filter_stages[1].cei/sum0_carry__1_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.277 r  filter_stages[1].cei/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.277    filter_stages[1].cei/sum0_carry__2_n_0
    SLICE_X9Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.500 r  filter_stages[1].cei/sum0_carry__3/O[0]
                         net (fo=1, routed)           0.000     5.500    filter_stages[1].cei/sum0_carry__3_n_7
    SLICE_X9Y22          FDRE                                         r  filter_stages[1].cei/sum_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.436     4.777    filter_stages[1].cei/clk_IBUF_BUFG
    SLICE_X9Y22          FDRE                                         r  filter_stages[1].cei/sum_reg[16]/C

Slack:                    inf
  Source:                 data_in[1]
                            (input port)
  Destination:            filter_stages[1].cei/sum_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.497ns  (logic 2.167ns (39.421%)  route 3.330ns (60.579%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT2=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  data_in_IBUF[1]_inst/O
                         net (fo=16, routed)          3.330     4.261    filter_stages[0].cei/data_in_IBUF[1]
    SLICE_X9Y18          LUT2 (Prop_lut2_I0_O)        0.124     4.385 r  filter_stages[0].cei/sum0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.385    filter_stages[1].cei/S[1]
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.935 r  filter_stages[1].cei/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.935    filter_stages[1].cei/sum0_carry_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.049 r  filter_stages[1].cei/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.049    filter_stages[1].cei/sum0_carry__0_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.163 r  filter_stages[1].cei/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.163    filter_stages[1].cei/sum0_carry__1_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.497 r  filter_stages[1].cei/sum0_carry__2/O[1]
                         net (fo=1, routed)           0.000     5.497    filter_stages[1].cei/sum0_carry__2_n_6
    SLICE_X9Y21          FDRE                                         r  filter_stages[1].cei/sum_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.438     4.779    filter_stages[1].cei/clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  filter_stages[1].cei/sum_reg[13]/C

Slack:                    inf
  Source:                 data_in[1]
                            (input port)
  Destination:            filter_stages[1].cei/sum_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.476ns  (logic 2.146ns (39.189%)  route 3.330ns (60.811%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT2=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  data_in_IBUF[1]_inst/O
                         net (fo=16, routed)          3.330     4.261    filter_stages[0].cei/data_in_IBUF[1]
    SLICE_X9Y18          LUT2 (Prop_lut2_I0_O)        0.124     4.385 r  filter_stages[0].cei/sum0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.385    filter_stages[1].cei/S[1]
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.935 r  filter_stages[1].cei/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.935    filter_stages[1].cei/sum0_carry_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.049 r  filter_stages[1].cei/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.049    filter_stages[1].cei/sum0_carry__0_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.163 r  filter_stages[1].cei/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.163    filter_stages[1].cei/sum0_carry__1_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     5.476 r  filter_stages[1].cei/sum0_carry__2/O[3]
                         net (fo=1, routed)           0.000     5.476    filter_stages[1].cei/sum0_carry__2_n_4
    SLICE_X9Y21          FDRE                                         r  filter_stages[1].cei/sum_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.438     4.779    filter_stages[1].cei/clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  filter_stages[1].cei/sum_reg[15]/C

Slack:                    inf
  Source:                 data_in[7]
                            (input port)
  Destination:            filter_stages[2].cei/sum_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.467ns  (logic 1.993ns (36.449%)  route 3.475ns (63.551%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT2=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  data_in[7] (IN)
                         net (fo=0)                   0.000     0.000    data_in[7]
    W15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  data_in_IBUF[7]_inst/O
                         net (fo=16, routed)          3.475     4.410    filter_stages[1].cei/data_in_IBUF[7]
    SLICE_X8Y19          LUT2 (Prop_lut2_I0_O)        0.124     4.534 r  filter_stages[1].cei/sum0_carry__0_i_1__6/O
                         net (fo=1, routed)           0.000     4.534    filter_stages[2].cei/sum_reg[7]_1[3]
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.910 r  filter_stages[2].cei/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.910    filter_stages[2].cei/sum0_carry__0_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.027 r  filter_stages[2].cei/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.027    filter_stages[2].cei/sum0_carry__1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.144 r  filter_stages[2].cei/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.144    filter_stages[2].cei/sum0_carry__2_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     5.467 r  filter_stages[2].cei/sum0_carry__3/O[1]
                         net (fo=1, routed)           0.000     5.467    filter_stages[2].cei/sum0_carry__3_n_6
    SLICE_X8Y22          FDRE                                         r  filter_stages[2].cei/sum_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.436     4.777    filter_stages[2].cei/clk_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  filter_stages[2].cei/sum_reg[17]/C

Slack:                    inf
  Source:                 data_in[1]
                            (input port)
  Destination:            filter_stages[1].cei/sum_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.402ns  (logic 2.072ns (38.355%)  route 3.330ns (61.645%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT2=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  data_in_IBUF[1]_inst/O
                         net (fo=16, routed)          3.330     4.261    filter_stages[0].cei/data_in_IBUF[1]
    SLICE_X9Y18          LUT2 (Prop_lut2_I0_O)        0.124     4.385 r  filter_stages[0].cei/sum0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.385    filter_stages[1].cei/S[1]
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.935 r  filter_stages[1].cei/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.935    filter_stages[1].cei/sum0_carry_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.049 r  filter_stages[1].cei/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.049    filter_stages[1].cei/sum0_carry__0_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.163 r  filter_stages[1].cei/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.163    filter_stages[1].cei/sum0_carry__1_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.402 r  filter_stages[1].cei/sum0_carry__2/O[2]
                         net (fo=1, routed)           0.000     5.402    filter_stages[1].cei/sum0_carry__2_n_5
    SLICE_X9Y21          FDRE                                         r  filter_stages[1].cei/sum_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.438     4.779    filter_stages[1].cei/clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  filter_stages[1].cei/sum_reg[14]/C

Slack:                    inf
  Source:                 data_in[1]
                            (input port)
  Destination:            filter_stages[1].cei/sum_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.386ns  (logic 2.056ns (38.172%)  route 3.330ns (61.828%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT2=1)
  Clock Path Skew:        4.779ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.779ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  data_in_IBUF[1]_inst/O
                         net (fo=16, routed)          3.330     4.261    filter_stages[0].cei/data_in_IBUF[1]
    SLICE_X9Y18          LUT2 (Prop_lut2_I0_O)        0.124     4.385 r  filter_stages[0].cei/sum0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.385    filter_stages[1].cei/S[1]
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.935 r  filter_stages[1].cei/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.935    filter_stages[1].cei/sum0_carry_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.049 r  filter_stages[1].cei/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.049    filter_stages[1].cei/sum0_carry__0_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.163 r  filter_stages[1].cei/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.163    filter_stages[1].cei/sum0_carry__1_n_0
    SLICE_X9Y21          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     5.386 r  filter_stages[1].cei/sum0_carry__2/O[0]
                         net (fo=1, routed)           0.000     5.386    filter_stages[1].cei/sum0_carry__2_n_7
    SLICE_X9Y21          FDRE                                         r  filter_stages[1].cei/sum_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.438     4.779    filter_stages[1].cei/clk_IBUF_BUFG
    SLICE_X9Y21          FDRE                                         r  filter_stages[1].cei/sum_reg[12]/C

Slack:                    inf
  Source:                 data_in[7]
                            (input port)
  Destination:            filter_stages[2].cei/sum_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.383ns  (logic 1.909ns (35.457%)  route 3.475ns (64.543%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT2=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  data_in[7] (IN)
                         net (fo=0)                   0.000     0.000    data_in[7]
    W15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  data_in_IBUF[7]_inst/O
                         net (fo=16, routed)          3.475     4.410    filter_stages[1].cei/data_in_IBUF[7]
    SLICE_X8Y19          LUT2 (Prop_lut2_I0_O)        0.124     4.534 r  filter_stages[1].cei/sum0_carry__0_i_1__6/O
                         net (fo=1, routed)           0.000     4.534    filter_stages[2].cei/sum_reg[7]_1[3]
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.910 r  filter_stages[2].cei/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.910    filter_stages[2].cei/sum0_carry__0_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.027 r  filter_stages[2].cei/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.027    filter_stages[2].cei/sum0_carry__1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.144 r  filter_stages[2].cei/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.144    filter_stages[2].cei/sum0_carry__2_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     5.383 r  filter_stages[2].cei/sum0_carry__3/O[2]
                         net (fo=1, routed)           0.000     5.383    filter_stages[2].cei/sum0_carry__3_n_5
    SLICE_X8Y22          FDRE                                         r  filter_stages[2].cei/sum_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.436     4.777    filter_stages[2].cei/clk_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  filter_stages[2].cei/sum_reg[18]/C

Slack:                    inf
  Source:                 data_in[1]
                            (input port)
  Destination:            filter_stages[1].cei/sum_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.383ns  (logic 2.053ns (38.138%)  route 3.330ns (61.862%))
  Logic Levels:           5  (CARRY4=3 IBUF=1 LUT2=1)
  Clock Path Skew:        4.780ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.780ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V14                                               0.000     0.000 r  data_in[1] (IN)
                         net (fo=0)                   0.000     0.000    data_in[1]
    V14                  IBUF (Prop_ibuf_I_O)         0.931     0.931 r  data_in_IBUF[1]_inst/O
                         net (fo=16, routed)          3.330     4.261    filter_stages[0].cei/data_in_IBUF[1]
    SLICE_X9Y18          LUT2 (Prop_lut2_I0_O)        0.124     4.385 r  filter_stages[0].cei/sum0_carry_i_3/O
                         net (fo=1, routed)           0.000     4.385    filter_stages[1].cei/S[1]
    SLICE_X9Y18          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.935 r  filter_stages[1].cei/sum0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.935    filter_stages[1].cei/sum0_carry_n_0
    SLICE_X9Y19          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     5.049 r  filter_stages[1].cei/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.049    filter_stages[1].cei/sum0_carry__0_n_0
    SLICE_X9Y20          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     5.383 r  filter_stages[1].cei/sum0_carry__1/O[1]
                         net (fo=1, routed)           0.000     5.383    filter_stages[1].cei/sum0_carry__1_n_6
    SLICE_X9Y20          FDRE                                         r  filter_stages[1].cei/sum_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.439     4.780    filter_stages[1].cei/clk_IBUF_BUFG
    SLICE_X9Y20          FDRE                                         r  filter_stages[1].cei/sum_reg[9]/C

Slack:                    inf
  Source:                 data_in[7]
                            (input port)
  Destination:            filter_stages[2].cei/sum_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.363ns  (logic 1.889ns (35.216%)  route 3.475ns (64.784%))
  Logic Levels:           6  (CARRY4=4 IBUF=1 LUT2=1)
  Clock Path Skew:        4.777ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W15                                               0.000     0.000 r  data_in[7] (IN)
                         net (fo=0)                   0.000     0.000    data_in[7]
    W15                  IBUF (Prop_ibuf_I_O)         0.936     0.936 r  data_in_IBUF[7]_inst/O
                         net (fo=16, routed)          3.475     4.410    filter_stages[1].cei/data_in_IBUF[7]
    SLICE_X8Y19          LUT2 (Prop_lut2_I0_O)        0.124     4.534 r  filter_stages[1].cei/sum0_carry__0_i_1__6/O
                         net (fo=1, routed)           0.000     4.534    filter_stages[2].cei/sum_reg[7]_1[3]
    SLICE_X8Y19          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     4.910 r  filter_stages[2].cei/sum0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     4.910    filter_stages[2].cei/sum0_carry__0_n_0
    SLICE_X8Y20          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.027 r  filter_stages[2].cei/sum0_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.027    filter_stages[2].cei/sum0_carry__1_n_0
    SLICE_X8Y21          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     5.144 r  filter_stages[2].cei/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.144    filter_stages[2].cei/sum0_carry__2_n_0
    SLICE_X8Y22          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     5.363 r  filter_stages[2].cei/sum0_carry__3/O[0]
                         net (fo=1, routed)           0.000     5.363    filter_stages[2].cei/sum0_carry__3_n_7
    SLICE_X8Y22          FDRE                                         r  filter_stages[2].cei/sum_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         1.436     4.777    filter_stages[2].cei/clk_IBUF_BUFG
    SLICE_X8Y22          FDRE                                         r  filter_stages[2].cei/sum_reg[16]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 data_in[15]
                            (input port)
  Destination:            filter_stages[6].cei/sum_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.635ns  (logic 0.276ns (43.415%)  route 0.360ns (56.585%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  data_in[15] (IN)
                         net (fo=0)                   0.000     0.000    data_in[15]
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  data_in_IBUF[15]_inst/O
                         net (fo=16, routed)          0.360     0.527    filter_stages[5].cei/data_in_IBUF[15]
    SLICE_X3Y15          LUT2 (Prop_lut2_I1_O)        0.045     0.572 r  filter_stages[5].cei/sum0_carry__2_i_1__8/O
                         net (fo=1, routed)           0.000     0.572    filter_stages[6].cei/sum_reg[15]_1[3]
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.635 r  filter_stages[6].cei/sum0_carry__2/O[3]
                         net (fo=1, routed)           0.000     0.635    filter_stages[6].cei/sum0_carry__2_n_4
    SLICE_X3Y15          FDRE                                         r  filter_stages[6].cei/sum_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.860     1.987    filter_stages[6].cei/clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  filter_stages[6].cei/sum_reg[15]/C

Slack:                    inf
  Source:                 data_in[12]
                            (input port)
  Destination:            filter_stages[8].cei/sum_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.708ns  (logic 0.290ns (41.035%)  route 0.417ns (58.965%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  data_in[12] (IN)
                         net (fo=0)                   0.000     0.000    data_in[12]
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  data_in_IBUF[12]_inst/O
                         net (fo=16, routed)          0.417     0.593    filter_stages[7].cei/data_in_IBUF[12]
    SLICE_X1Y16          LUT2 (Prop_lut2_I0_O)        0.045     0.638 r  filter_stages[7].cei/sum0_carry__2_i_5__1/O
                         net (fo=1, routed)           0.000     0.638    filter_stages[8].cei/sum_reg[15]_1[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.708 r  filter_stages[8].cei/sum0_carry__2/O[0]
                         net (fo=1, routed)           0.000     0.708    filter_stages[8].cei/sum0_carry__2_n_7
    SLICE_X1Y16          FDRE                                         r  filter_stages[8].cei/sum_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.859     1.986    filter_stages[8].cei/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  filter_stages[8].cei/sum_reg[12]/C

Slack:                    inf
  Source:                 data_in[11]
                            (input port)
  Destination:            filter_stages[8].cei/sum_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.714ns  (logic 0.275ns (38.495%)  route 0.439ns (61.505%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 r  data_in[11] (IN)
                         net (fo=0)                   0.000     0.000    data_in[11]
    V17                  IBUF (Prop_ibuf_I_O)         0.167     0.167 r  data_in_IBUF[11]_inst/O
                         net (fo=16, routed)          0.439     0.606    filter_stages[7].cei/data_in_IBUF[11]
    SLICE_X1Y15          LUT2 (Prop_lut2_I0_O)        0.045     0.651 r  filter_stages[7].cei/sum0_carry__1_i_1__1/O
                         net (fo=1, routed)           0.000     0.651    filter_stages[8].cei/sum_reg[11]_0[3]
    SLICE_X1Y15          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     0.714 r  filter_stages[8].cei/sum0_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.714    filter_stages[8].cei/sum0_carry__1_n_4
    SLICE_X1Y15          FDRE                                         r  filter_stages[8].cei/sum_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.860     1.987    filter_stages[8].cei/clk_IBUF_BUFG
    SLICE_X1Y15          FDRE                                         r  filter_stages[8].cei/sum_reg[11]/C

Slack:                    inf
  Source:                 data_in[12]
                            (input port)
  Destination:            filter_stages[10].cei/sum_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.720ns  (logic 0.299ns (41.605%)  route 0.420ns (58.395%))
  Logic Levels:           2  (CARRY4=1 IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  data_in[12] (IN)
                         net (fo=0)                   0.000     0.000    data_in[12]
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  data_in_IBUF[12]_inst/O
                         net (fo=16, routed)          0.420     0.596    filter_stages[10].cei/data_in_IBUF[12]
    SLICE_X0Y17          CARRY4 (Prop_carry4_DI[0]_O[1])
                                                      0.124     0.720 r  filter_stages[10].cei/sum0_carry__2/O[1]
                         net (fo=1, routed)           0.000     0.720    filter_stages[10].cei/sum0_carry__2_n_6
    SLICE_X0Y17          FDRE                                         r  filter_stages[10].cei/sum_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.858     1.985    filter_stages[10].cei/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  filter_stages[10].cei/sum_reg[13]/C

Slack:                    inf
  Source:                 data_in[15]
                            (input port)
  Destination:            filter_stages[6].cei/sum_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.741ns  (logic 0.382ns (51.505%)  route 0.360ns (48.495%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  data_in[15] (IN)
                         net (fo=0)                   0.000     0.000    data_in[15]
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  data_in_IBUF[15]_inst/O
                         net (fo=16, routed)          0.360     0.527    filter_stages[5].cei/data_in_IBUF[15]
    SLICE_X3Y15          LUT2 (Prop_lut2_I1_O)        0.045     0.572 r  filter_stages[5].cei/sum0_carry__2_i_1__8/O
                         net (fo=1, routed)           0.000     0.572    filter_stages[6].cei/sum_reg[15]_1[3]
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.687 r  filter_stages[6].cei/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.687    filter_stages[6].cei/sum0_carry__2_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     0.741 r  filter_stages[6].cei/sum0_carry__3/O[0]
                         net (fo=1, routed)           0.000     0.741    filter_stages[6].cei/sum0_carry__3_n_7
    SLICE_X3Y16          FDRE                                         r  filter_stages[6].cei/sum_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.859     1.986    filter_stages[6].cei/clk_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  filter_stages[6].cei/sum_reg[16]/C

Slack:                    inf
  Source:                 data_in[10]
                            (input port)
  Destination:            filter_stages[10].cei/sum_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.743ns  (logic 0.305ns (40.996%)  route 0.439ns (59.004%))
  Logic Levels:           2  (CARRY4=1 IBUF=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W16                                               0.000     0.000 r  data_in[10] (IN)
                         net (fo=0)                   0.000     0.000    data_in[10]
    W16                  IBUF (Prop_ibuf_I_O)         0.178     0.178 r  data_in_IBUF[10]_inst/O
                         net (fo=16, routed)          0.439     0.616    filter_stages[10].cei/data_in_IBUF[10]
    SLICE_X0Y16          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.127     0.743 r  filter_stages[10].cei/sum0_carry__1/O[3]
                         net (fo=1, routed)           0.000     0.743    filter_stages[10].cei/sum0_carry__1_n_4
    SLICE_X0Y16          FDRE                                         r  filter_stages[10].cei/sum_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.859     1.986    filter_stages[10].cei/clk_IBUF_BUFG
    SLICE_X0Y16          FDRE                                         r  filter_stages[10].cei/sum_reg[11]/C

Slack:                    inf
  Source:                 data_in[12]
                            (input port)
  Destination:            filter_stages[8].cei/sum_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.744ns  (logic 0.326ns (43.890%)  route 0.417ns (56.110%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  data_in[12] (IN)
                         net (fo=0)                   0.000     0.000    data_in[12]
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  data_in_IBUF[12]_inst/O
                         net (fo=16, routed)          0.417     0.593    filter_stages[7].cei/data_in_IBUF[12]
    SLICE_X1Y16          LUT2 (Prop_lut2_I0_O)        0.045     0.638 r  filter_stages[7].cei/sum0_carry__2_i_5__1/O
                         net (fo=1, routed)           0.000     0.638    filter_stages[8].cei/sum_reg[15]_1[0]
    SLICE_X1Y16          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.744 r  filter_stages[8].cei/sum0_carry__2/O[1]
                         net (fo=1, routed)           0.000     0.744    filter_stages[8].cei/sum0_carry__2_n_6
    SLICE_X1Y16          FDRE                                         r  filter_stages[8].cei/sum_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.859     1.986    filter_stages[8].cei/clk_IBUF_BUFG
    SLICE_X1Y16          FDRE                                         r  filter_stages[8].cei/sum_reg[13]/C

Slack:                    inf
  Source:                 data_in[13]
                            (input port)
  Destination:            filter_stages[6].cei/sum_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.751ns  (logic 0.266ns (35.334%)  route 0.486ns (64.666%))
  Logic Levels:           3  (CARRY4=1 IBUF=1 LUT2=1)
  Clock Path Skew:        1.987ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.987ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  data_in[13] (IN)
                         net (fo=0)                   0.000     0.000    data_in[13]
    U18                  IBUF (Prop_ibuf_I_O)         0.156     0.156 r  data_in_IBUF[13]_inst/O
                         net (fo=16, routed)          0.486     0.641    filter_stages[5].cei/data_in_IBUF[13]
    SLICE_X3Y15          LUT2 (Prop_lut2_I0_O)        0.045     0.686 r  filter_stages[5].cei/sum0_carry__2_i_3__4/O
                         net (fo=1, routed)           0.000     0.686    filter_stages[6].cei/sum_reg[15]_1[1]
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     0.751 r  filter_stages[6].cei/sum0_carry__2/O[1]
                         net (fo=1, routed)           0.000     0.751    filter_stages[6].cei/sum0_carry__2_n_6
    SLICE_X3Y15          FDRE                                         r  filter_stages[6].cei/sum_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.860     1.987    filter_stages[6].cei/clk_IBUF_BUFG
    SLICE_X3Y15          FDRE                                         r  filter_stages[6].cei/sum_reg[13]/C

Slack:                    inf
  Source:                 data_in[15]
                            (input port)
  Destination:            filter_stages[6].cei/sum_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.752ns  (logic 0.393ns (52.214%)  route 0.360ns (47.786%))
  Logic Levels:           4  (CARRY4=2 IBUF=1 LUT2=1)
  Clock Path Skew:        1.986ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  data_in[15] (IN)
                         net (fo=0)                   0.000     0.000    data_in[15]
    T18                  IBUF (Prop_ibuf_I_O)         0.168     0.168 r  data_in_IBUF[15]_inst/O
                         net (fo=16, routed)          0.360     0.527    filter_stages[5].cei/data_in_IBUF[15]
    SLICE_X3Y15          LUT2 (Prop_lut2_I1_O)        0.045     0.572 r  filter_stages[5].cei/sum0_carry__2_i_1__8/O
                         net (fo=1, routed)           0.000     0.572    filter_stages[6].cei/sum_reg[15]_1[3]
    SLICE_X3Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.115     0.687 r  filter_stages[6].cei/sum0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     0.687    filter_stages[6].cei/sum0_carry__2_n_0
    SLICE_X3Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065     0.752 r  filter_stages[6].cei/sum0_carry__3/O[2]
                         net (fo=1, routed)           0.000     0.752    filter_stages[6].cei/sum0_carry__3_n_5
    SLICE_X3Y16          FDRE                                         r  filter_stages[6].cei/sum_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.859     1.986    filter_stages[6].cei/clk_IBUF_BUFG
    SLICE_X3Y16          FDRE                                         r  filter_stages[6].cei/sum_reg[18]/C

Slack:                    inf
  Source:                 data_in[12]
                            (input port)
  Destination:            filter_stages[10].cei/sum_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.753ns  (logic 0.332ns (44.166%)  route 0.420ns (55.834%))
  Logic Levels:           2  (CARRY4=1 IBUF=1)
  Clock Path Skew:        1.985ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.985ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 r  data_in[12] (IN)
                         net (fo=0)                   0.000     0.000    data_in[12]
    V16                  IBUF (Prop_ibuf_I_O)         0.175     0.175 r  data_in_IBUF[12]_inst/O
                         net (fo=16, routed)          0.420     0.596    filter_stages[10].cei/data_in_IBUF[12]
    SLICE_X0Y17          CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.157     0.753 r  filter_stages[10].cei/sum0_carry__2/O[2]
                         net (fo=1, routed)           0.000     0.753    filter_stages[10].cei/sum0_carry__2_n_5
    SLICE_X0Y17          FDRE                                         r  filter_stages[10].cei/sum_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=726, routed)         0.858     1.985    filter_stages[10].cei/clk_IBUF_BUFG
    SLICE_X0Y17          FDRE                                         r  filter_stages[10].cei/sum_reg[14]/C





