

`include "bus.v"
`include "sysreg.v"

module CP0_reg(
    input wire clk,
    input wire rst,

    input wire read_en_i,
    input wire write_en_i,
    input [`REG_ADDR_BUS] read_addr_i,
    input [`REG_ADDR_BUS] write_addr_i,
    input [5:0] int_i,
    input [`DATA_BUS] write_data_i,

    output reg[`DATA_BUS] read_data_o,
    //output reg[`DATA_BUS] config_o,
    //output reg[`DATA_BUS] prid_o,
    output reg            timer_int_o
);
    reg[`ADDR_BUS] reg_badvaddr;
    reg[`DATA_BUS] reg_count;
    reg[`DATA_BUS] reg_compare;
    reg[`DATA_BUS] reg_status;
    reg[`DATA_BUS] reg_cause;
    reg[`DATA_BUS] reg_epc;
    //write operation
    always @(posedge clk) 
    begin
        if (rst)
        begin
            reg_badvaddr <= 0;
            reg_count <= 0;
            reg_compare <= 0;
            reg_status <= 32'h10000000;
            reg_cause <= 0;
            reg_epc <= 0;
            //config_o <= 0;
            //prid_o <= 0;
            timer_int_o <= 0;
        end
        else
        begin
            reg_count <= reg_count + 1;
            reg_cause[15:10] <= int_i; //å¤–éƒ¨ç¡¬ä»¶ä¸­æ–­
            
            //å¦‚æžœcompareçš„å?¼ä¸ä¸?0ä¸”ç­‰äºŽcountå¯„å­˜å™¨çš„å¯„å­˜å™?
            //è§¦å‘æ—¶é’Ÿä¸­æ–­
            if (reg_compare != 0 && reg_count == reg_compare)
            begin
                timer_int_o <= 0;
            end
            else 
            begin
                timer_int_o <= 1;
            end

            if (write_en_i == 1)
            begin
                case(write_addr_i)
                    `CP0_REG_COUNT:     //countå¯„å­˜å™?
                    begin
                        reg_count <= write_data_i;
                    end
                    `CP0_REG_COMPARE:  //compareå¯„å­˜å™?
                    begin
                        reg_compare <= write_data_i;
                        timer_int_o <= 0;
                    end
                    `CP0_REG_STATUS:    //statuså¯„å­˜å™?
                    begin
                        reg_status[15:8] <= write_data_i[15:8];
                        reg_status[1:0] <= write_data_i[1:0];
                    end
                    `CP0_REG_EPC:       //epcå¯„å­˜å™?
                    begin
                        reg_epc <= write_data_i;
                    end
                    `CP0_REG_CAUSE:     //causeå¯„å­˜å™?
                    begin
                        reg_cause[9:8] <= write_data_i[9:8];
                    end
                endcase
            end
            else
            begin
                reg_count <= reg_count;
                reg_compare <= reg_compare;
                reg_status <= reg_status;
                reg_epc <= reg_epc;
                reg_cause <= reg_cause;
            end
        end
    end

    //read operation
    always @(*)
    begin
        if (rst)
        begin
            read_data_o <= 0;
        end
        else
        begin
            case(read_addr_i)
                `CP0_REG_COUNT:
                begin
                    read_data_o <= reg_count;     //è¯»countå¯„å­˜å™?
                end
                `CP0_REG_COMPARE:
                begin
                    read_data_o <= reg_compare;   //è¯»compareå¯„å­˜å™?
                end
                `CP0_REG_STATUS:
                begin
                    read_data_o <= reg_status;    //è¯»statuså¯„å­˜å™?
                end
                `CP0_REG_CAUSE:
                begin
                    read_data_o <= reg_cause;     //è¯»causeå¯„å­˜å™?
                end
                `CP0_REG_EPC:
                begin
                    read_data_o <= reg_epc;       //è¯»epcå¯„å­˜å™?
                end
                default:
                begin
                    read_data_o <= 0;
                end
            endcase
        end
    end
    
endmodule