Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Apr 25 15:03:00 2024
| Host         : FlightSim2 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (22)
7. checking multiple_clock (131)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (22)
--------------------------------
 There are 22 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (131)
--------------------------------
 There are 131 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.178        0.000                      0                  256        0.107        0.000                      0                  256        2.000        0.000                       0                   137  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)         Period(ns)      Frequency(MHz)
-----                   ------------         ----------      --------------
CLK_I                   {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0    {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0    {0.000 20.000}       40.000          25.000          
sys_clk_pin             {0.000 4.000}        8.000           125.000         
  clk_out1_clk_wiz_0_1  {0.000 3.367}        6.734           148.500         
  clkfbout_clk_wiz_0_1  {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK_I                                                                                                                                                                     2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.178        0.000                      0                  256        0.222        0.000                      0                  256        2.867        0.000                       0                   133  
  clkfbout_clk_wiz_0                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               2.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.180        0.000                      0                  256        0.222        0.000                      0                  256        2.867        0.000                       0                   133  
  clkfbout_clk_wiz_0_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.178        0.000                      0                  256        0.107        0.000                      0                  256  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.178        0.000                      0                  256        0.107        0.000                      0                  256  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK_I
  To Clock:  CLK_I

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK_I
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.331ns  (logic 2.593ns (40.960%)  route 3.738ns (59.040%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.584     5.502    vga_green[3]
    SLICE_X113Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.680     5.269    pxl_clk
    SLICE_X113Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_11/C
                         clock pessimism              0.607     5.876    
                         clock uncertainty           -0.115     5.761    
    SLICE_X113Y84        FDRE (Setup_fdre_C_D)       -0.081     5.680    vga_red_reg_reg[3]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                          5.680    
                         arrival time                          -5.502    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.337ns  (logic 2.593ns (40.919%)  route 3.744ns (59.081%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.590     5.509    vga_green[3]
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.680     5.269    pxl_clk
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_6/C
                         clock pessimism              0.607     5.876    
                         clock uncertainty           -0.115     5.761    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)       -0.069     5.692    vga_red_reg_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                          5.692    
                         arrival time                          -5.509    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.337ns  (logic 2.593ns (40.919%)  route 3.744ns (59.081%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.590     5.509    vga_green[3]
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.680     5.269    pxl_clk
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_5/C
                         clock pessimism              0.607     5.876    
                         clock uncertainty           -0.115     5.761    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)       -0.057     5.704    vga_red_reg_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                          5.704    
                         arrival time                          -5.509    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.293ns  (logic 2.593ns (41.203%)  route 3.700ns (58.797%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.546     5.465    vga_green[3]
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.680     5.269    pxl_clk
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.607     5.876    
                         clock uncertainty           -0.115     5.761    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)       -0.089     5.672    vga_red_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.672    
                         arrival time                          -5.465    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.293ns  (logic 2.593ns (41.203%)  route 3.700ns (58.797%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.546     5.465    vga_green[3]
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.680     5.269    pxl_clk
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_9/C
                         clock pessimism              0.607     5.876    
                         clock uncertainty           -0.115     5.761    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)       -0.077     5.684    vga_red_reg_reg[3]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -5.465    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.278ns  (logic 2.593ns (41.300%)  route 3.685ns (58.700%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.532     5.450    vga_green[3]
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.680     5.269    pxl_clk
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]/C
                         clock pessimism              0.607     5.876    
                         clock uncertainty           -0.115     5.761    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)       -0.075     5.686    vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.686    
                         arrival time                          -5.450    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.278ns  (logic 2.593ns (41.300%)  route 3.685ns (58.700%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.532     5.450    vga_green[3]
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.680     5.269    pxl_clk
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_8/C
                         clock pessimism              0.607     5.876    
                         clock uncertainty           -0.115     5.761    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)       -0.063     5.698    vga_red_reg_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                          5.698    
                         arrival time                          -5.450    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 2.593ns (41.372%)  route 3.675ns (58.628%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 5.270 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.521     5.439    vga_green[3]
    SLICE_X111Y85        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.681     5.270    pxl_clk
    SLICE_X111Y85        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.607     5.877    
                         clock uncertainty           -0.115     5.762    
    SLICE_X111Y85        FDRE (Setup_fdre_C_D)       -0.040     5.722    vga_red_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.722    
                         arrival time                          -5.439    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.182ns  (logic 2.593ns (41.946%)  route 3.589ns (58.054%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.435     5.354    vga_green[3]
    SLICE_X112Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.680     5.269    pxl_clk
    SLICE_X112Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.607     5.876    
                         clock uncertainty           -0.115     5.761    
    SLICE_X112Y84        FDRE (Setup_fdre_C_D)       -0.045     5.716    vga_red_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.716    
                         arrival time                          -5.354    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.148ns  (logic 2.593ns (42.179%)  route 3.555ns (57.821%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.401     5.319    vga_green[3]
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.680     5.269    pxl_clk
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_7/C
                         clock pessimism              0.607     5.876    
                         clock uncertainty           -0.115     5.761    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)       -0.058     5.703    vga_red_reg_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                          5.703    
                         arrival time                          -5.319    
  -------------------------------------------------------------------
                         slack                                  0.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 P2_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            LEDout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (54.994%)  route 0.134ns (45.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.635    -0.573    pxl_clk
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  P2_score_reg[0]/Q
                         net (fo=5, routed)           0.134    -0.274    P2_score_reg[0]
    SLICE_X112Y93        FDRE                                         r  LEDout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.908    -0.807    pxl_clk
    SLICE_X112Y93        FDRE                                         r  LEDout_reg[0]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X112Y93        FDRE (Hold_fdre_C_D)         0.059    -0.497    LEDout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 P2_score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            LEDout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.148ns (53.090%)  route 0.131ns (46.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.635    -0.573    pxl_clk
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.148    -0.425 r  P2_score_reg[3]/Q
                         net (fo=2, routed)           0.131    -0.294    P2_score_reg[3]
    SLICE_X112Y93        FDRE                                         r  LEDout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.908    -0.807    pxl_clk
    SLICE_X112Y93        FDRE                                         r  LEDout_reg[3]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X112Y93        FDRE (Hold_fdre_C_D)         0.009    -0.547    LEDout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 P2_score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            LEDout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.380%)  route 0.175ns (51.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.635    -0.573    pxl_clk
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  P2_score_reg[2]/Q
                         net (fo=3, routed)           0.175    -0.234    P2_score_reg[2]
    SLICE_X112Y93        FDRE                                         r  LEDout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.908    -0.807    pxl_clk
    SLICE_X112Y93        FDRE                                         r  LEDout_reg[2]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X112Y93        FDRE (Hold_fdre_C_D)         0.063    -0.493    LEDout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 P2_score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            LEDout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.424%)  route 0.129ns (46.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.635    -0.573    pxl_clk
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.148    -0.425 r  P2_score_reg[1]/Q
                         net (fo=4, routed)           0.129    -0.295    P2_score_reg[1]
    SLICE_X112Y93        FDRE                                         r  LEDout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.908    -0.807    pxl_clk
    SLICE_X112Y93        FDRE                                         r  LEDout_reg[1]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X112Y93        FDRE (Hold_fdre_C_D)        -0.001    -0.557    LEDout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 P1_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            P1_score_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.632    -0.576    pxl_clk
    SLICE_X112Y86        FDRE                                         r  P1_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  P1_score_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.226    P1_score_reg[0]
    SLICE_X112Y86        LUT2 (Prop_lut2_I0_O)        0.043    -0.183 r  P1_score[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    plusOp__0[1]
    SLICE_X112Y86        FDRE                                         r  P1_score_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.903    -0.812    pxl_clk
    SLICE_X112Y86        FDRE                                         r  P1_score_reg[1]/C
                         clock pessimism              0.237    -0.576    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.131    -0.445    P1_score_reg[1]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 P1_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            P1_score_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.632    -0.576    pxl_clk
    SLICE_X112Y86        FDRE                                         r  P1_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  P1_score_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.226    P1_score_reg[0]
    SLICE_X112Y86        LUT4 (Prop_lut4_I1_O)        0.043    -0.183 r  P1_score[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.183    plusOp__0[3]
    SLICE_X112Y86        FDRE                                         r  P1_score_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.903    -0.812    pxl_clk
    SLICE_X112Y86        FDRE                                         r  P1_score_reg[3]/C
                         clock pessimism              0.237    -0.576    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.131    -0.445    P1_score_reg[3]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 P2_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            P2_score_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.635    -0.573    pxl_clk
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  P2_score_reg[0]/Q
                         net (fo=5, routed)           0.186    -0.222    P2_score_reg[0]
    SLICE_X112Y92        LUT2 (Prop_lut2_I0_O)        0.043    -0.179 r  P2_score[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    plusOp__1[1]
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.907    -0.808    pxl_clk
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[1]/C
                         clock pessimism              0.236    -0.573    
    SLICE_X112Y92        FDRE (Hold_fdre_C_D)         0.131    -0.442    P2_score_reg[1]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 P2_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            P2_score_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.635    -0.573    pxl_clk
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  P2_score_reg[0]/Q
                         net (fo=5, routed)           0.186    -0.222    P2_score_reg[0]
    SLICE_X112Y92        LUT4 (Prop_lut4_I1_O)        0.043    -0.179 r  P2_score[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.179    plusOp__1[3]
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.907    -0.808    pxl_clk
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[3]/C
                         clock pessimism              0.236    -0.573    
    SLICE_X112Y92        FDRE (Hold_fdre_C_D)         0.131    -0.442    P2_score_reg[3]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.634    -0.574    pxl_clk
    SLICE_X107Y92        FDRE                                         r  v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  v_cntr_reg_reg[6]/Q
                         net (fo=19, routed)          0.122    -0.311    v_cntr_reg_reg_n_0_[6]
    SLICE_X107Y92        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.200 r  v_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.200    v_cntr_reg_reg[4]_i_1_n_5
    SLICE_X107Y92        FDRE                                         r  v_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.904    -0.811    pxl_clk
    SLICE_X107Y92        FDRE                                         r  v_cntr_reg_reg[6]/C
                         clock pessimism              0.238    -0.574    
    SLICE_X107Y92        FDRE (Hold_fdre_C_D)         0.105    -0.469    v_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 P1_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            P1_score_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.632    -0.576    pxl_clk
    SLICE_X112Y86        FDRE                                         r  P1_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  P1_score_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.226    P1_score_reg[0]
    SLICE_X112Y86        LUT3 (Prop_lut3_I1_O)        0.045    -0.181 r  P1_score[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    plusOp__0[2]
    SLICE_X112Y86        FDRE                                         r  P1_score_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.903    -0.812    pxl_clk
    SLICE_X112Y86        FDRE                                         r  P1_score_reg[2]/C
                         clock pessimism              0.237    -0.576    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.121    -0.455    P1_score_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk_div_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X112Y93    LEDout_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X112Y93    LEDout_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X112Y93    LEDout_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X112Y93    LEDout_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X112Y86    P1_score_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X112Y86    P1_score_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X112Y86    P1_score_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X112Y86    P1_score_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y93    LEDout_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y93    LEDout_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y93    LEDout_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y93    LEDout_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y86    P1_score_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y86    P1_score_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y86    P1_score_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y86    P1_score_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y78    box_cntr_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y83    box_cntr_reg_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y93    LEDout_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y93    LEDout_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y93    LEDout_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y93    LEDout_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y86    P1_score_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y86    P1_score_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y86    P1_score_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y86    P1_score_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y82    box_cntr_reg_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y84    box_cntr_reg_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_div_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { CLK_I }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         8.000       6.751      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       8.000       92.000     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         4.000       2.000      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.180ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.222ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.867ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.180ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.331ns  (logic 2.593ns (40.960%)  route 3.738ns (59.040%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.584     5.502    vga_green[3]
    SLICE_X113Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.680     5.269    pxl_clk
    SLICE_X113Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_11/C
                         clock pessimism              0.607     5.876    
                         clock uncertainty           -0.113     5.763    
    SLICE_X113Y84        FDRE (Setup_fdre_C_D)       -0.081     5.682    vga_red_reg_reg[3]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                          5.682    
                         arrival time                          -5.502    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.337ns  (logic 2.593ns (40.919%)  route 3.744ns (59.081%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.590     5.509    vga_green[3]
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.680     5.269    pxl_clk
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_6/C
                         clock pessimism              0.607     5.876    
                         clock uncertainty           -0.113     5.763    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)       -0.069     5.694    vga_red_reg_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                          5.694    
                         arrival time                          -5.509    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.197ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.337ns  (logic 2.593ns (40.919%)  route 3.744ns (59.081%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.590     5.509    vga_green[3]
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.680     5.269    pxl_clk
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_5/C
                         clock pessimism              0.607     5.876    
                         clock uncertainty           -0.113     5.763    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)       -0.057     5.706    vga_red_reg_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                          5.706    
                         arrival time                          -5.509    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.209ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.293ns  (logic 2.593ns (41.203%)  route 3.700ns (58.797%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.546     5.465    vga_green[3]
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.680     5.269    pxl_clk
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.607     5.876    
                         clock uncertainty           -0.113     5.763    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)       -0.089     5.674    vga_red_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.674    
                         arrival time                          -5.465    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.221ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.293ns  (logic 2.593ns (41.203%)  route 3.700ns (58.797%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.546     5.465    vga_green[3]
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.680     5.269    pxl_clk
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_9/C
                         clock pessimism              0.607     5.876    
                         clock uncertainty           -0.113     5.763    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)       -0.077     5.686    vga_red_reg_reg[3]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                          5.686    
                         arrival time                          -5.465    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.238ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.278ns  (logic 2.593ns (41.300%)  route 3.685ns (58.700%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.532     5.450    vga_green[3]
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.680     5.269    pxl_clk
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]/C
                         clock pessimism              0.607     5.876    
                         clock uncertainty           -0.113     5.763    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)       -0.075     5.688    vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.688    
                         arrival time                          -5.450    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.250ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.278ns  (logic 2.593ns (41.300%)  route 3.685ns (58.700%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.532     5.450    vga_green[3]
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.680     5.269    pxl_clk
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_8/C
                         clock pessimism              0.607     5.876    
                         clock uncertainty           -0.113     5.763    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)       -0.063     5.700    vga_red_reg_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                          5.700    
                         arrival time                          -5.450    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.285ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 2.593ns (41.372%)  route 3.675ns (58.628%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 5.270 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.521     5.439    vga_green[3]
    SLICE_X111Y85        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.681     5.270    pxl_clk
    SLICE_X111Y85        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.607     5.877    
                         clock uncertainty           -0.113     5.764    
    SLICE_X111Y85        FDRE (Setup_fdre_C_D)       -0.040     5.724    vga_red_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.724    
                         arrival time                          -5.439    
  -------------------------------------------------------------------
                         slack                                  0.285    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.182ns  (logic 2.593ns (41.946%)  route 3.589ns (58.054%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.435     5.354    vga_green[3]
    SLICE_X112Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.680     5.269    pxl_clk
    SLICE_X112Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.607     5.876    
                         clock uncertainty           -0.113     5.763    
    SLICE_X112Y84        FDRE (Setup_fdre_C_D)       -0.045     5.718    vga_red_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.718    
                         arrival time                          -5.354    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.148ns  (logic 2.593ns (42.179%)  route 3.555ns (57.821%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.113ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.214ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.401     5.319    vga_green[3]
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.680     5.269    pxl_clk
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_7/C
                         clock pessimism              0.607     5.876    
                         clock uncertainty           -0.113     5.763    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)       -0.058     5.705    vga_red_reg_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                          5.705    
                         arrival time                          -5.319    
  -------------------------------------------------------------------
                         slack                                  0.386    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 P2_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            LEDout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (54.994%)  route 0.134ns (45.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.635    -0.573    pxl_clk
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  P2_score_reg[0]/Q
                         net (fo=5, routed)           0.134    -0.274    P2_score_reg[0]
    SLICE_X112Y93        FDRE                                         r  LEDout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.908    -0.807    pxl_clk
    SLICE_X112Y93        FDRE                                         r  LEDout_reg[0]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X112Y93        FDRE (Hold_fdre_C_D)         0.059    -0.497    LEDout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.497    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.253ns  (arrival time - required time)
  Source:                 P2_score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            LEDout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.148ns (53.090%)  route 0.131ns (46.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.635    -0.573    pxl_clk
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.148    -0.425 r  P2_score_reg[3]/Q
                         net (fo=2, routed)           0.131    -0.294    P2_score_reg[3]
    SLICE_X112Y93        FDRE                                         r  LEDout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.908    -0.807    pxl_clk
    SLICE_X112Y93        FDRE                                         r  LEDout_reg[3]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X112Y93        FDRE (Hold_fdre_C_D)         0.009    -0.547    LEDout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.253    

Slack (MET) :             0.259ns  (arrival time - required time)
  Source:                 P2_score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            LEDout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.380%)  route 0.175ns (51.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.635    -0.573    pxl_clk
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  P2_score_reg[2]/Q
                         net (fo=3, routed)           0.175    -0.234    P2_score_reg[2]
    SLICE_X112Y93        FDRE                                         r  LEDout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.908    -0.807    pxl_clk
    SLICE_X112Y93        FDRE                                         r  LEDout_reg[2]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X112Y93        FDRE (Hold_fdre_C_D)         0.063    -0.493    LEDout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.493    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.259    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 P2_score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            LEDout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.424%)  route 0.129ns (46.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.635    -0.573    pxl_clk
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.148    -0.425 r  P2_score_reg[1]/Q
                         net (fo=4, routed)           0.129    -0.295    P2_score_reg[1]
    SLICE_X112Y93        FDRE                                         r  LEDout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.908    -0.807    pxl_clk
    SLICE_X112Y93        FDRE                                         r  LEDout_reg[1]/C
                         clock pessimism              0.252    -0.556    
    SLICE_X112Y93        FDRE (Hold_fdre_C_D)        -0.001    -0.557    LEDout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.557    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 P1_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            P1_score_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.632    -0.576    pxl_clk
    SLICE_X112Y86        FDRE                                         r  P1_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  P1_score_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.226    P1_score_reg[0]
    SLICE_X112Y86        LUT2 (Prop_lut2_I0_O)        0.043    -0.183 r  P1_score[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    plusOp__0[1]
    SLICE_X112Y86        FDRE                                         r  P1_score_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.903    -0.812    pxl_clk
    SLICE_X112Y86        FDRE                                         r  P1_score_reg[1]/C
                         clock pessimism              0.237    -0.576    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.131    -0.445    P1_score_reg[1]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 P1_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            P1_score_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.632    -0.576    pxl_clk
    SLICE_X112Y86        FDRE                                         r  P1_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  P1_score_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.226    P1_score_reg[0]
    SLICE_X112Y86        LUT4 (Prop_lut4_I1_O)        0.043    -0.183 r  P1_score[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.183    plusOp__0[3]
    SLICE_X112Y86        FDRE                                         r  P1_score_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.903    -0.812    pxl_clk
    SLICE_X112Y86        FDRE                                         r  P1_score_reg[3]/C
                         clock pessimism              0.237    -0.576    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.131    -0.445    P1_score_reg[3]
  -------------------------------------------------------------------
                         required time                          0.445    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 P2_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            P2_score_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.635    -0.573    pxl_clk
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  P2_score_reg[0]/Q
                         net (fo=5, routed)           0.186    -0.222    P2_score_reg[0]
    SLICE_X112Y92        LUT2 (Prop_lut2_I0_O)        0.043    -0.179 r  P2_score[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    plusOp__1[1]
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.907    -0.808    pxl_clk
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[1]/C
                         clock pessimism              0.236    -0.573    
    SLICE_X112Y92        FDRE (Hold_fdre_C_D)         0.131    -0.442    P2_score_reg[1]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 P2_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            P2_score_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.635    -0.573    pxl_clk
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  P2_score_reg[0]/Q
                         net (fo=5, routed)           0.186    -0.222    P2_score_reg[0]
    SLICE_X112Y92        LUT4 (Prop_lut4_I1_O)        0.043    -0.179 r  P2_score[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.179    plusOp__1[3]
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.907    -0.808    pxl_clk
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[3]/C
                         clock pessimism              0.236    -0.573    
    SLICE_X112Y92        FDRE (Hold_fdre_C_D)         0.131    -0.442    P2_score_reg[3]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.634    -0.574    pxl_clk
    SLICE_X107Y92        FDRE                                         r  v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  v_cntr_reg_reg[6]/Q
                         net (fo=19, routed)          0.122    -0.311    v_cntr_reg_reg_n_0_[6]
    SLICE_X107Y92        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.200 r  v_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.200    v_cntr_reg_reg[4]_i_1_n_5
    SLICE_X107Y92        FDRE                                         r  v_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.904    -0.811    pxl_clk
    SLICE_X107Y92        FDRE                                         r  v_cntr_reg_reg[6]/C
                         clock pessimism              0.238    -0.574    
    SLICE_X107Y92        FDRE (Hold_fdre_C_D)         0.105    -0.469    v_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.269    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 P1_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            P1_score_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.632    -0.576    pxl_clk
    SLICE_X112Y86        FDRE                                         r  P1_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  P1_score_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.226    P1_score_reg[0]
    SLICE_X112Y86        LUT3 (Prop_lut3_I1_O)        0.045    -0.181 r  P1_score[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    plusOp__0[2]
    SLICE_X112Y86        FDRE                                         r  P1_score_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.903    -0.812    pxl_clk
    SLICE_X112Y86        FDRE                                         r  P1_score_reg[2]/C
                         clock pessimism              0.237    -0.576    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.121    -0.455    P1_score_reg[2]
  -------------------------------------------------------------------
                         required time                          0.455    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.734
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         6.734       4.579      BUFGCTRL_X0Y16   clk_div_inst/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         6.734       5.485      MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X112Y93    LEDout_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X112Y93    LEDout_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X112Y93    LEDout_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X112Y93    LEDout_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X112Y86    P1_score_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X112Y86    P1_score_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X112Y86    P1_score_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         6.734       5.734      SLICE_X112Y86    P1_score_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.734       206.626    MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y93    LEDout_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y93    LEDout_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y93    LEDout_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y93    LEDout_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y86    P1_score_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y86    P1_score_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y86    P1_score_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y86    P1_score_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y78    box_cntr_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y83    box_cntr_reg_reg[20]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y93    LEDout_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y93    LEDout_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y93    LEDout_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y93    LEDout_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y86    P1_score_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y86    P1_score_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y86    P1_score_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X112Y86    P1_score_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y82    box_cntr_reg_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         3.367       2.867      SLICE_X110Y84    box_cntr_reg_reg[24]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   clk_div_inst/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  clk_div_inst/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.331ns  (logic 2.593ns (40.960%)  route 3.738ns (59.040%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.584     5.502    vga_green[3]
    SLICE_X113Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.680     5.269    pxl_clk
    SLICE_X113Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_11/C
                         clock pessimism              0.607     5.876    
                         clock uncertainty           -0.115     5.761    
    SLICE_X113Y84        FDRE (Setup_fdre_C_D)       -0.081     5.680    vga_red_reg_reg[3]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                          5.680    
                         arrival time                          -5.502    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.337ns  (logic 2.593ns (40.919%)  route 3.744ns (59.081%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.590     5.509    vga_green[3]
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.680     5.269    pxl_clk
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_6/C
                         clock pessimism              0.607     5.876    
                         clock uncertainty           -0.115     5.761    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)       -0.069     5.692    vga_red_reg_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                          5.692    
                         arrival time                          -5.509    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.337ns  (logic 2.593ns (40.919%)  route 3.744ns (59.081%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.590     5.509    vga_green[3]
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.680     5.269    pxl_clk
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_5/C
                         clock pessimism              0.607     5.876    
                         clock uncertainty           -0.115     5.761    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)       -0.057     5.704    vga_red_reg_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                          5.704    
                         arrival time                          -5.509    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.293ns  (logic 2.593ns (41.203%)  route 3.700ns (58.797%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.546     5.465    vga_green[3]
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.680     5.269    pxl_clk
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.607     5.876    
                         clock uncertainty           -0.115     5.761    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)       -0.089     5.672    vga_red_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.672    
                         arrival time                          -5.465    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.293ns  (logic 2.593ns (41.203%)  route 3.700ns (58.797%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.546     5.465    vga_green[3]
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.680     5.269    pxl_clk
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_9/C
                         clock pessimism              0.607     5.876    
                         clock uncertainty           -0.115     5.761    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)       -0.077     5.684    vga_red_reg_reg[3]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -5.465    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.278ns  (logic 2.593ns (41.300%)  route 3.685ns (58.700%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.532     5.450    vga_green[3]
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.680     5.269    pxl_clk
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]/C
                         clock pessimism              0.607     5.876    
                         clock uncertainty           -0.115     5.761    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)       -0.075     5.686    vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.686    
                         arrival time                          -5.450    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.278ns  (logic 2.593ns (41.300%)  route 3.685ns (58.700%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.532     5.450    vga_green[3]
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.680     5.269    pxl_clk
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_8/C
                         clock pessimism              0.607     5.876    
                         clock uncertainty           -0.115     5.761    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)       -0.063     5.698    vga_red_reg_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                          5.698    
                         arrival time                          -5.450    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 2.593ns (41.372%)  route 3.675ns (58.628%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 5.270 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.521     5.439    vga_green[3]
    SLICE_X111Y85        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.681     5.270    pxl_clk
    SLICE_X111Y85        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.607     5.877    
                         clock uncertainty           -0.115     5.762    
    SLICE_X111Y85        FDRE (Setup_fdre_C_D)       -0.040     5.722    vga_red_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.722    
                         arrival time                          -5.439    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.182ns  (logic 2.593ns (41.946%)  route 3.589ns (58.054%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.435     5.354    vga_green[3]
    SLICE_X112Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.680     5.269    pxl_clk
    SLICE_X112Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.607     5.876    
                         clock uncertainty           -0.115     5.761    
    SLICE_X112Y84        FDRE (Setup_fdre_C_D)       -0.045     5.716    vga_red_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.716    
                         arrival time                          -5.354    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0 rise@6.734ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        6.148ns  (logic 2.593ns (42.179%)  route 3.555ns (57.821%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.401     5.319    vga_green[3]
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.680     5.269    pxl_clk
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_7/C
                         clock pessimism              0.607     5.876    
                         clock uncertainty           -0.115     5.761    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)       -0.058     5.703    vga_red_reg_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                          5.703    
                         arrival time                          -5.319    
  -------------------------------------------------------------------
                         slack                                  0.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 P2_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            LEDout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (54.994%)  route 0.134ns (45.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.635    -0.573    pxl_clk
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  P2_score_reg[0]/Q
                         net (fo=5, routed)           0.134    -0.274    P2_score_reg[0]
    SLICE_X112Y93        FDRE                                         r  LEDout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.908    -0.807    pxl_clk
    SLICE_X112Y93        FDRE                                         r  LEDout_reg[0]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.115    -0.441    
    SLICE_X112Y93        FDRE (Hold_fdre_C_D)         0.059    -0.382    LEDout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 P2_score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            LEDout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.148ns (53.090%)  route 0.131ns (46.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.635    -0.573    pxl_clk
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.148    -0.425 r  P2_score_reg[3]/Q
                         net (fo=2, routed)           0.131    -0.294    P2_score_reg[3]
    SLICE_X112Y93        FDRE                                         r  LEDout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.908    -0.807    pxl_clk
    SLICE_X112Y93        FDRE                                         r  LEDout_reg[3]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.115    -0.441    
    SLICE_X112Y93        FDRE (Hold_fdre_C_D)         0.009    -0.432    LEDout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 P2_score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            LEDout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.380%)  route 0.175ns (51.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.635    -0.573    pxl_clk
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  P2_score_reg[2]/Q
                         net (fo=3, routed)           0.175    -0.234    P2_score_reg[2]
    SLICE_X112Y93        FDRE                                         r  LEDout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.908    -0.807    pxl_clk
    SLICE_X112Y93        FDRE                                         r  LEDout_reg[2]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.115    -0.441    
    SLICE_X112Y93        FDRE (Hold_fdre_C_D)         0.063    -0.378    LEDout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 P2_score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            LEDout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.424%)  route 0.129ns (46.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.635    -0.573    pxl_clk
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.148    -0.425 r  P2_score_reg[1]/Q
                         net (fo=4, routed)           0.129    -0.295    P2_score_reg[1]
    SLICE_X112Y93        FDRE                                         r  LEDout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.908    -0.807    pxl_clk
    SLICE_X112Y93        FDRE                                         r  LEDout_reg[1]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.115    -0.441    
    SLICE_X112Y93        FDRE (Hold_fdre_C_D)        -0.001    -0.442    LEDout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 P1_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            P1_score_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.632    -0.576    pxl_clk
    SLICE_X112Y86        FDRE                                         r  P1_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  P1_score_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.226    P1_score_reg[0]
    SLICE_X112Y86        LUT2 (Prop_lut2_I0_O)        0.043    -0.183 r  P1_score[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    plusOp__0[1]
    SLICE_X112Y86        FDRE                                         r  P1_score_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.903    -0.812    pxl_clk
    SLICE_X112Y86        FDRE                                         r  P1_score_reg[1]/C
                         clock pessimism              0.237    -0.576    
                         clock uncertainty            0.115    -0.461    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.131    -0.330    P1_score_reg[1]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 P1_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            P1_score_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.632    -0.576    pxl_clk
    SLICE_X112Y86        FDRE                                         r  P1_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  P1_score_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.226    P1_score_reg[0]
    SLICE_X112Y86        LUT4 (Prop_lut4_I1_O)        0.043    -0.183 r  P1_score[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.183    plusOp__0[3]
    SLICE_X112Y86        FDRE                                         r  P1_score_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.903    -0.812    pxl_clk
    SLICE_X112Y86        FDRE                                         r  P1_score_reg[3]/C
                         clock pessimism              0.237    -0.576    
                         clock uncertainty            0.115    -0.461    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.131    -0.330    P1_score_reg[3]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 P2_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            P2_score_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.635    -0.573    pxl_clk
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  P2_score_reg[0]/Q
                         net (fo=5, routed)           0.186    -0.222    P2_score_reg[0]
    SLICE_X112Y92        LUT2 (Prop_lut2_I0_O)        0.043    -0.179 r  P2_score[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    plusOp__1[1]
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.907    -0.808    pxl_clk
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[1]/C
                         clock pessimism              0.236    -0.573    
                         clock uncertainty            0.115    -0.458    
    SLICE_X112Y92        FDRE (Hold_fdre_C_D)         0.131    -0.327    P2_score_reg[1]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 P2_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            P2_score_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.635    -0.573    pxl_clk
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  P2_score_reg[0]/Q
                         net (fo=5, routed)           0.186    -0.222    P2_score_reg[0]
    SLICE_X112Y92        LUT4 (Prop_lut4_I1_O)        0.043    -0.179 r  P2_score[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.179    plusOp__1[3]
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.907    -0.808    pxl_clk
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[3]/C
                         clock pessimism              0.236    -0.573    
                         clock uncertainty            0.115    -0.458    
    SLICE_X112Y92        FDRE (Hold_fdre_C_D)         0.131    -0.327    P2_score_reg[3]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.634    -0.574    pxl_clk
    SLICE_X107Y92        FDRE                                         r  v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  v_cntr_reg_reg[6]/Q
                         net (fo=19, routed)          0.122    -0.311    v_cntr_reg_reg_n_0_[6]
    SLICE_X107Y92        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.200 r  v_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.200    v_cntr_reg_reg[4]_i_1_n_5
    SLICE_X107Y92        FDRE                                         r  v_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.904    -0.811    pxl_clk
    SLICE_X107Y92        FDRE                                         r  v_cntr_reg_reg[6]/C
                         clock pessimism              0.238    -0.574    
                         clock uncertainty            0.115    -0.459    
    SLICE_X107Y92        FDRE (Hold_fdre_C_D)         0.105    -0.354    v_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 P1_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            P1_score_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.632    -0.576    pxl_clk
    SLICE_X112Y86        FDRE                                         r  P1_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  P1_score_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.226    P1_score_reg[0]
    SLICE_X112Y86        LUT3 (Prop_lut3_I1_O)        0.045    -0.181 r  P1_score[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    plusOp__0[2]
    SLICE_X112Y86        FDRE                                         r  P1_score_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.903    -0.812    pxl_clk
    SLICE_X112Y86        FDRE                                         r  P1_score_reg[2]/C
                         clock pessimism              0.237    -0.576    
                         clock uncertainty            0.115    -0.461    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.121    -0.340    P1_score_reg[2]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.158    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.107ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.331ns  (logic 2.593ns (40.960%)  route 3.738ns (59.040%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.584     5.502    vga_green[3]
    SLICE_X113Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.680     5.269    pxl_clk
    SLICE_X113Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_11/C
                         clock pessimism              0.607     5.876    
                         clock uncertainty           -0.115     5.761    
    SLICE_X113Y84        FDRE (Setup_fdre_C_D)       -0.081     5.680    vga_red_reg_reg[3]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                          5.680    
                         arrival time                          -5.502    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.183ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.337ns  (logic 2.593ns (40.919%)  route 3.744ns (59.081%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.590     5.509    vga_green[3]
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.680     5.269    pxl_clk
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_6/C
                         clock pessimism              0.607     5.876    
                         clock uncertainty           -0.115     5.761    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)       -0.069     5.692    vga_red_reg_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                          5.692    
                         arrival time                          -5.509    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.195ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.337ns  (logic 2.593ns (40.919%)  route 3.744ns (59.081%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.590     5.509    vga_green[3]
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.680     5.269    pxl_clk
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_5/C
                         clock pessimism              0.607     5.876    
                         clock uncertainty           -0.115     5.761    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)       -0.057     5.704    vga_red_reg_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                          5.704    
                         arrival time                          -5.509    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.207ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.293ns  (logic 2.593ns (41.203%)  route 3.700ns (58.797%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.546     5.465    vga_green[3]
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.680     5.269    pxl_clk
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica/C
                         clock pessimism              0.607     5.876    
                         clock uncertainty           -0.115     5.761    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)       -0.089     5.672    vga_red_reg_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          5.672    
                         arrival time                          -5.465    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.219ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.293ns  (logic 2.593ns (41.203%)  route 3.700ns (58.797%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.546     5.465    vga_green[3]
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.680     5.269    pxl_clk
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_9/C
                         clock pessimism              0.607     5.876    
                         clock uncertainty           -0.115     5.761    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)       -0.077     5.684    vga_red_reg_reg[3]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                          5.684    
                         arrival time                          -5.465    
  -------------------------------------------------------------------
                         slack                                  0.219    

Slack (MET) :             0.236ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.278ns  (logic 2.593ns (41.300%)  route 3.685ns (58.700%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.532     5.450    vga_green[3]
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.680     5.269    pxl_clk
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]/C
                         clock pessimism              0.607     5.876    
                         clock uncertainty           -0.115     5.761    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)       -0.075     5.686    vga_red_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          5.686    
                         arrival time                          -5.450    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.248ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.278ns  (logic 2.593ns (41.300%)  route 3.685ns (58.700%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.532     5.450    vga_green[3]
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.680     5.269    pxl_clk
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_8/C
                         clock pessimism              0.607     5.876    
                         clock uncertainty           -0.115     5.761    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)       -0.063     5.698    vga_red_reg_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                          5.698    
                         arrival time                          -5.450    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.283ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.268ns  (logic 2.593ns (41.372%)  route 3.675ns (58.628%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.464ns = ( 5.270 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.521     5.439    vga_green[3]
    SLICE_X111Y85        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.681     5.270    pxl_clk
    SLICE_X111Y85        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_2/C
                         clock pessimism              0.607     5.877    
                         clock uncertainty           -0.115     5.762    
    SLICE_X111Y85        FDRE (Setup_fdre_C_D)       -0.040     5.722    vga_red_reg_reg[3]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                          5.722    
                         arrival time                          -5.439    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.362ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.182ns  (logic 2.593ns (41.946%)  route 3.589ns (58.054%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.435     5.354    vga_green[3]
    SLICE_X112Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.680     5.269    pxl_clk
    SLICE_X112Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_3/C
                         clock pessimism              0.607     5.876    
                         clock uncertainty           -0.115     5.761    
    SLICE_X112Y84        FDRE (Setup_fdre_C_D)       -0.045     5.716    vga_red_reg_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                          5.716    
                         arrival time                          -5.354    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.384ns  (required time - arrival time)
  Source:                 box_x_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            vga_red_reg_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.734ns  (clk_out1_clk_wiz_0_1 rise@6.734ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        6.148ns  (logic 2.593ns (42.179%)  route 3.555ns (57.821%))
  Logic Levels:           8  (CARRY4=3 LUT1=1 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.465ns = ( 5.269 - 6.734 ) 
    Source Clock Delay      (SCD):    -0.828ns
    Clock Pessimism Removal (CPR):    0.607ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.475     1.475 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.760    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.759    -4.999 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.206    -2.793    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.692 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.864    -0.828    pxl_clk
    SLICE_X110Y91        FDRE                                         r  box_x_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X110Y91        FDRE (Prop_fdre_C_Q)         0.456    -0.372 f  box_x_reg_reg[4]/Q
                         net (fo=7, routed)           0.622     0.250    box_x_reg_reg[4]
    SLICE_X109Y88        LUT1 (Prop_lut1_I0_O)        0.124     0.374 r  vga_red_reg[3]_i_147/O
                         net (fo=1, routed)           0.000     0.374    vga_red_reg[3]_i_147_n_0
    SLICE_X109Y88        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     0.924 r  vga_red_reg_reg[3]_i_139/CO[3]
                         net (fo=1, routed)           0.000     0.924    vga_red_reg_reg[3]_i_139_n_0
    SLICE_X109Y89        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     1.163 r  vga_red_reg_reg[3]_i_78/O[2]
                         net (fo=1, routed)           0.552     1.715    plusOp10[9]
    SLICE_X111Y89        LUT2 (Prop_lut2_I1_O)        0.302     2.017 r  vga_red_reg[3]_i_29/O
                         net (fo=1, routed)           0.000     2.017    vga_red_reg[3]_i_29_n_0
    SLICE_X111Y89        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     2.567 r  vga_red_reg_reg[3]_i_9/CO[3]
                         net (fo=1, routed)           1.028     3.595    vga_red_reg_reg[3]_i_9_n_0
    SLICE_X111Y85        LUT6 (Prop_lut6_I2_O)        0.124     3.719 r  vga_red_reg[3]_i_3/O
                         net (fo=4, routed)           0.325     4.044    vga_red_reg[3]_i_3_n_0
    SLICE_X111Y84        LUT6 (Prop_lut6_I2_O)        0.124     4.168 r  vga_red_reg[3]_i_2/O
                         net (fo=1, routed)           0.627     4.795    vga_red_reg[3]_i_2_n_0
    SLICE_X113Y84        LUT6 (Prop_lut6_I0_O)        0.124     4.919 r  vga_red_reg[3]_i_1/O
                         net (fo=12, routed)          0.401     5.319    vga_green[3]
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      6.734     6.734 r  
    K17                                               0.000     6.734 r  CLK_I (IN)
                         net (fo=0)                   0.000     6.734    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.404     8.138 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     9.300    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.814     1.486 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.012     3.498    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.589 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         1.680     5.269    pxl_clk
    SLICE_X111Y84        FDRE                                         r  vga_red_reg_reg[3]_lopt_replica_7/C
                         clock pessimism              0.607     5.876    
                         clock uncertainty           -0.115     5.761    
    SLICE_X111Y84        FDRE (Setup_fdre_C_D)       -0.058     5.703    vga_red_reg_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                          5.703    
                         arrival time                          -5.319    
  -------------------------------------------------------------------
                         slack                                  0.384    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 P2_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            LEDout_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.298ns  (logic 0.164ns (54.994%)  route 0.134ns (45.006%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.635    -0.573    pxl_clk
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  P2_score_reg[0]/Q
                         net (fo=5, routed)           0.134    -0.274    P2_score_reg[0]
    SLICE_X112Y93        FDRE                                         r  LEDout_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.908    -0.807    pxl_clk
    SLICE_X112Y93        FDRE                                         r  LEDout_reg[0]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.115    -0.441    
    SLICE_X112Y93        FDRE (Hold_fdre_C_D)         0.059    -0.382    LEDout_reg[0]
  -------------------------------------------------------------------
                         required time                          0.382    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 P2_score_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            LEDout_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.148ns (53.090%)  route 0.131ns (46.910%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.635    -0.573    pxl_clk
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.148    -0.425 r  P2_score_reg[3]/Q
                         net (fo=2, routed)           0.131    -0.294    P2_score_reg[3]
    SLICE_X112Y93        FDRE                                         r  LEDout_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.908    -0.807    pxl_clk
    SLICE_X112Y93        FDRE                                         r  LEDout_reg[3]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.115    -0.441    
    SLICE_X112Y93        FDRE (Hold_fdre_C_D)         0.009    -0.432    LEDout_reg[3]
  -------------------------------------------------------------------
                         required time                          0.432    
                         arrival time                          -0.294    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 P2_score_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            LEDout_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.164ns (48.380%)  route 0.175ns (51.620%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.635    -0.573    pxl_clk
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  P2_score_reg[2]/Q
                         net (fo=3, routed)           0.175    -0.234    P2_score_reg[2]
    SLICE_X112Y93        FDRE                                         r  LEDout_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.908    -0.807    pxl_clk
    SLICE_X112Y93        FDRE                                         r  LEDout_reg[2]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.115    -0.441    
    SLICE_X112Y93        FDRE (Hold_fdre_C_D)         0.063    -0.378    LEDout_reg[2]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.234    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 P2_score_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            LEDout_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.148ns (53.424%)  route 0.129ns (46.576%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.807ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.252ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.635    -0.573    pxl_clk
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.148    -0.425 r  P2_score_reg[1]/Q
                         net (fo=4, routed)           0.129    -0.295    P2_score_reg[1]
    SLICE_X112Y93        FDRE                                         r  LEDout_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.908    -0.807    pxl_clk
    SLICE_X112Y93        FDRE                                         r  LEDout_reg[1]/C
                         clock pessimism              0.252    -0.556    
                         clock uncertainty            0.115    -0.441    
    SLICE_X112Y93        FDRE (Hold_fdre_C_D)        -0.001    -0.442    LEDout_reg[1]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.295    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 P1_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            P1_score_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.632    -0.576    pxl_clk
    SLICE_X112Y86        FDRE                                         r  P1_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  P1_score_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.226    P1_score_reg[0]
    SLICE_X112Y86        LUT2 (Prop_lut2_I0_O)        0.043    -0.183 r  P1_score[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.183    plusOp__0[1]
    SLICE_X112Y86        FDRE                                         r  P1_score_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.903    -0.812    pxl_clk
    SLICE_X112Y86        FDRE                                         r  P1_score_reg[1]/C
                         clock pessimism              0.237    -0.576    
                         clock uncertainty            0.115    -0.461    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.131    -0.330    P1_score_reg[1]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 P1_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            P1_score_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.207ns (52.792%)  route 0.185ns (47.208%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.632    -0.576    pxl_clk
    SLICE_X112Y86        FDRE                                         r  P1_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  P1_score_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.226    P1_score_reg[0]
    SLICE_X112Y86        LUT4 (Prop_lut4_I1_O)        0.043    -0.183 r  P1_score[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.183    plusOp__0[3]
    SLICE_X112Y86        FDRE                                         r  P1_score_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.903    -0.812    pxl_clk
    SLICE_X112Y86        FDRE                                         r  P1_score_reg[3]/C
                         clock pessimism              0.237    -0.576    
                         clock uncertainty            0.115    -0.461    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.131    -0.330    P1_score_reg[3]
  -------------------------------------------------------------------
                         required time                          0.330    
                         arrival time                          -0.183    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 P2_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            P2_score_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.635    -0.573    pxl_clk
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  P2_score_reg[0]/Q
                         net (fo=5, routed)           0.186    -0.222    P2_score_reg[0]
    SLICE_X112Y92        LUT2 (Prop_lut2_I0_O)        0.043    -0.179 r  P2_score[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.179    plusOp__1[1]
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.907    -0.808    pxl_clk
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[1]/C
                         clock pessimism              0.236    -0.573    
                         clock uncertainty            0.115    -0.458    
    SLICE_X112Y92        FDRE (Hold_fdre_C_D)         0.131    -0.327    P2_score_reg[1]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 P2_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            P2_score_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.808ns
    Source Clock Delay      (SCD):    -0.573ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.635    -0.573    pxl_clk
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y92        FDRE (Prop_fdre_C_Q)         0.164    -0.409 r  P2_score_reg[0]/Q
                         net (fo=5, routed)           0.186    -0.222    P2_score_reg[0]
    SLICE_X112Y92        LUT4 (Prop_lut4_I1_O)        0.043    -0.179 r  P2_score[3]_i_2/O
                         net (fo=1, routed)           0.000    -0.179    plusOp__1[3]
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.907    -0.808    pxl_clk
    SLICE_X112Y92        FDRE                                         r  P2_score_reg[3]/C
                         clock pessimism              0.236    -0.573    
                         clock uncertainty            0.115    -0.458    
    SLICE_X112Y92        FDRE (Hold_fdre_C_D)         0.131    -0.327    P2_score_reg[3]
  -------------------------------------------------------------------
                         required time                          0.327    
                         arrival time                          -0.179    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 v_cntr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            v_cntr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.252ns (67.456%)  route 0.122ns (32.544%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.811ns
    Source Clock Delay      (SCD):    -0.574ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.634    -0.574    pxl_clk
    SLICE_X107Y92        FDRE                                         r  v_cntr_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X107Y92        FDRE (Prop_fdre_C_Q)         0.141    -0.433 r  v_cntr_reg_reg[6]/Q
                         net (fo=19, routed)          0.122    -0.311    v_cntr_reg_reg_n_0_[6]
    SLICE_X107Y92        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111    -0.200 r  v_cntr_reg_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.200    v_cntr_reg_reg[4]_i_1_n_5
    SLICE_X107Y92        FDRE                                         r  v_cntr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.904    -0.811    pxl_clk
    SLICE_X107Y92        FDRE                                         r  v_cntr_reg_reg[6]/C
                         clock pessimism              0.238    -0.574    
                         clock uncertainty            0.115    -0.459    
    SLICE_X107Y92        FDRE (Hold_fdre_C_D)         0.105    -0.354    v_cntr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                          0.354    
                         arrival time                          -0.200    
  -------------------------------------------------------------------
                         slack                                  0.154    

Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 P1_score_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@3.367ns period=6.734ns})
  Destination:            P1_score_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@3.367ns period=6.734ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.394ns  (logic 0.209ns (53.031%)  route 0.185ns (46.969%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.576ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.115ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.219ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.243     0.243 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.613    -1.930 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.696    -1.233    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.207 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.632    -0.576    pxl_clk
    SLICE_X112Y86        FDRE                                         r  P1_score_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y86        FDRE (Prop_fdre_C_Q)         0.164    -0.412 r  P1_score_reg[0]/Q
                         net (fo=5, routed)           0.185    -0.226    P1_score_reg[0]
    SLICE_X112Y86        LUT3 (Prop_lut3_I1_O)        0.045    -0.181 r  P1_score[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.181    plusOp__0[2]
    SLICE_X112Y86        FDRE                                         r  P1_score_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  CLK_I (IN)
                         net (fo=0)                   0.000     0.000    clk_div_inst/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.431     0.431 r  clk_div_inst/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    clk_div_inst/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.407    -2.496 r  clk_div_inst/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.752    -1.744    clk_div_inst/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.715 r  clk_div_inst/inst/clkout1_buf/O
                         net (fo=131, routed)         0.903    -0.812    pxl_clk
    SLICE_X112Y86        FDRE                                         r  P1_score_reg[2]/C
                         clock pessimism              0.237    -0.576    
                         clock uncertainty            0.115    -0.461    
    SLICE_X112Y86        FDRE (Hold_fdre_C_D)         0.121    -0.340    P1_score_reg[2]
  -------------------------------------------------------------------
                         required time                          0.340    
                         arrival time                          -0.181    
  -------------------------------------------------------------------
                         slack                                  0.158    





