// ==============================================================
// Generated by Vitis HLS v2023.1
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="fft32_fft32,hls_ip_2023_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=0,HLS_INPUT_PART=xc7z030-sbv485-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=others,HLS_SYN_CLOCK=7.886540,HLS_SYN_LAT=2704,HLS_SYN_TPT=none,HLS_SYN_MEM=4,HLS_SYN_DSP=0,HLS_SYN_FF=2763,HLS_SYN_LUT=6112,HLS_VERSION=2023_1}" *)

module fft32 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        in_stream_dout,
        in_stream_empty_n,
        in_stream_read,
        out_stream_din,
        out_stream_full_n,
        out_stream_write
);

parameter    ap_ST_fsm_state1 = 82'd1;
parameter    ap_ST_fsm_state2 = 82'd2;
parameter    ap_ST_fsm_state3 = 82'd4;
parameter    ap_ST_fsm_state4 = 82'd8;
parameter    ap_ST_fsm_state5 = 82'd16;
parameter    ap_ST_fsm_state6 = 82'd32;
parameter    ap_ST_fsm_state7 = 82'd64;
parameter    ap_ST_fsm_state8 = 82'd128;
parameter    ap_ST_fsm_state9 = 82'd256;
parameter    ap_ST_fsm_state10 = 82'd512;
parameter    ap_ST_fsm_state11 = 82'd1024;
parameter    ap_ST_fsm_state12 = 82'd2048;
parameter    ap_ST_fsm_state13 = 82'd4096;
parameter    ap_ST_fsm_state14 = 82'd8192;
parameter    ap_ST_fsm_state15 = 82'd16384;
parameter    ap_ST_fsm_state16 = 82'd32768;
parameter    ap_ST_fsm_state17 = 82'd65536;
parameter    ap_ST_fsm_state18 = 82'd131072;
parameter    ap_ST_fsm_state19 = 82'd262144;
parameter    ap_ST_fsm_state20 = 82'd524288;
parameter    ap_ST_fsm_state21 = 82'd1048576;
parameter    ap_ST_fsm_state22 = 82'd2097152;
parameter    ap_ST_fsm_state23 = 82'd4194304;
parameter    ap_ST_fsm_state24 = 82'd8388608;
parameter    ap_ST_fsm_state25 = 82'd16777216;
parameter    ap_ST_fsm_state26 = 82'd33554432;
parameter    ap_ST_fsm_state27 = 82'd67108864;
parameter    ap_ST_fsm_state28 = 82'd134217728;
parameter    ap_ST_fsm_state29 = 82'd268435456;
parameter    ap_ST_fsm_state30 = 82'd536870912;
parameter    ap_ST_fsm_state31 = 82'd1073741824;
parameter    ap_ST_fsm_state32 = 82'd2147483648;
parameter    ap_ST_fsm_state33 = 82'd4294967296;
parameter    ap_ST_fsm_state34 = 82'd8589934592;
parameter    ap_ST_fsm_state35 = 82'd17179869184;
parameter    ap_ST_fsm_state36 = 82'd34359738368;
parameter    ap_ST_fsm_state37 = 82'd68719476736;
parameter    ap_ST_fsm_state38 = 82'd137438953472;
parameter    ap_ST_fsm_state39 = 82'd274877906944;
parameter    ap_ST_fsm_state40 = 82'd549755813888;
parameter    ap_ST_fsm_state41 = 82'd1099511627776;
parameter    ap_ST_fsm_state42 = 82'd2199023255552;
parameter    ap_ST_fsm_state43 = 82'd4398046511104;
parameter    ap_ST_fsm_state44 = 82'd8796093022208;
parameter    ap_ST_fsm_state45 = 82'd17592186044416;
parameter    ap_ST_fsm_state46 = 82'd35184372088832;
parameter    ap_ST_fsm_state47 = 82'd70368744177664;
parameter    ap_ST_fsm_state48 = 82'd140737488355328;
parameter    ap_ST_fsm_state49 = 82'd281474976710656;
parameter    ap_ST_fsm_state50 = 82'd562949953421312;
parameter    ap_ST_fsm_state51 = 82'd1125899906842624;
parameter    ap_ST_fsm_state52 = 82'd2251799813685248;
parameter    ap_ST_fsm_state53 = 82'd4503599627370496;
parameter    ap_ST_fsm_state54 = 82'd9007199254740992;
parameter    ap_ST_fsm_state55 = 82'd18014398509481984;
parameter    ap_ST_fsm_state56 = 82'd36028797018963968;
parameter    ap_ST_fsm_state57 = 82'd72057594037927936;
parameter    ap_ST_fsm_state58 = 82'd144115188075855872;
parameter    ap_ST_fsm_state59 = 82'd288230376151711744;
parameter    ap_ST_fsm_state60 = 82'd576460752303423488;
parameter    ap_ST_fsm_state61 = 82'd1152921504606846976;
parameter    ap_ST_fsm_state62 = 82'd2305843009213693952;
parameter    ap_ST_fsm_state63 = 82'd4611686018427387904;
parameter    ap_ST_fsm_state64 = 82'd9223372036854775808;
parameter    ap_ST_fsm_state65 = 82'd18446744073709551616;
parameter    ap_ST_fsm_state66 = 82'd36893488147419103232;
parameter    ap_ST_fsm_state67 = 82'd73786976294838206464;
parameter    ap_ST_fsm_state68 = 82'd147573952589676412928;
parameter    ap_ST_fsm_state69 = 82'd295147905179352825856;
parameter    ap_ST_fsm_state70 = 82'd590295810358705651712;
parameter    ap_ST_fsm_state71 = 82'd1180591620717411303424;
parameter    ap_ST_fsm_state72 = 82'd2361183241434822606848;
parameter    ap_ST_fsm_state73 = 82'd4722366482869645213696;
parameter    ap_ST_fsm_state74 = 82'd9444732965739290427392;
parameter    ap_ST_fsm_state75 = 82'd18889465931478580854784;
parameter    ap_ST_fsm_state76 = 82'd37778931862957161709568;
parameter    ap_ST_fsm_state77 = 82'd75557863725914323419136;
parameter    ap_ST_fsm_state78 = 82'd151115727451828646838272;
parameter    ap_ST_fsm_state79 = 82'd302231454903657293676544;
parameter    ap_ST_fsm_state80 = 82'd604462909807314587353088;
parameter    ap_ST_fsm_state81 = 82'd1208925819614629174706176;
parameter    ap_ST_fsm_state82 = 82'd2417851639229258349412352;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [32:0] in_stream_dout;
input   in_stream_empty_n;
output   in_stream_read;
output  [32:0] out_stream_din;
input   out_stream_full_n;
output   out_stream_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg in_stream_read;
reg out_stream_write;

(* fsm_encoding = "none" *) reg   [81:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
wire   [63:0] grp_fu_566_p1;
reg   [63:0] reg_577;
wire    ap_CS_fsm_state16;
wire    ap_CS_fsm_state60;
wire   [63:0] grp_fu_560_p2;
reg   [63:0] reg_583;
wire    ap_CS_fsm_state29;
wire    ap_CS_fsm_state36;
wire    ap_CS_fsm_state43;
wire    ap_CS_fsm_state67;
wire    ap_CS_fsm_state74;
wire   [15:0] stage1_real_q0;
reg   [15:0] reg_588;
wire    ap_CS_fsm_state48;
wire   [15:0] stage1_real_q1;
wire    ap_CS_fsm_state49;
wire    ap_CS_fsm_state52;
wire   [15:0] stage1_imag_q0;
reg   [15:0] reg_593;
wire   [15:0] stage1_imag_q1;
wire   [3:0] block_2_fu_612_p2;
reg   [3:0] block_2_reg_1806;
wire    ap_CS_fsm_state11;
wire   [31:0] group_cast_fu_652_p1;
wire   [0:0] icmp_ln110_fu_606_p2;
wire   [1:0] trunc_ln123_fu_686_p1;
reg   [1:0] trunc_ln123_reg_1862;
wire    ap_CS_fsm_state17;
wire   [0:0] icmp_ln122_fu_680_p2;
wire   [31:0] zext_ln123_1_fu_690_p1;
wire   [2:0] add_ln122_fu_695_p2;
reg   [2:0] add_ln122_reg_1873;
wire   [4:0] base_fu_704_p3;
reg   [4:0] base_reg_1878;
wire   [63:0] zext_ln130_fu_718_p1;
reg   [63:0] zext_ln130_reg_1885;
reg   [63:0] conv_reg_1901;
wire    ap_CS_fsm_state22;
wire   [63:0] bitcast_ln724_1_fu_758_p1;
reg   [63:0] bitcast_ln724_1_reg_1906;
wire    ap_CS_fsm_state44;
wire   [53:0] select_ln123_fu_810_p3;
reg   [53:0] select_ln123_reg_1911;
wire   [0:0] icmp_ln123_fu_818_p2;
reg   [0:0] icmp_ln123_reg_1916;
wire   [0:0] icmp_ln123_1_fu_830_p2;
reg   [0:0] icmp_ln123_1_reg_1923;
wire  signed [11:0] select_ln123_1_fu_848_p3;
reg  signed [11:0] select_ln123_1_reg_1928;
wire   [0:0] icmp_ln123_2_fu_856_p2;
reg   [0:0] icmp_ln123_2_reg_1934;
wire   [15:0] angle_9_fu_862_p1;
reg   [15:0] angle_9_reg_1940;
wire   [0:0] icmp_ln123_4_fu_876_p2;
reg   [0:0] icmp_ln123_4_reg_1946;
wire   [15:0] angle_18_fu_981_p3;
reg   [15:0] angle_18_reg_1951;
wire    ap_CS_fsm_state45;
wire   [15:0] w_real_3_fu_1009_p3;
wire    ap_CS_fsm_state47;
wire   [15:0] w_real_3_7_fu_1017_p3;
wire   [15:0] w_real_3_8_fu_1025_p3;
wire   [15:0] w_imag_3_fu_1037_p3;
wire   [15:0] w_imag_3_7_fu_1045_p3;
wire   [15:0] w_imag_3_8_fu_1053_p3;
wire   [63:0] zext_ln131_fu_1066_p1;
reg   [63:0] zext_ln131_reg_1986;
wire   [63:0] zext_ln132_fu_1077_p1;
reg   [63:0] zext_ln132_reg_2002;
wire  signed [27:0] sext_ln10_4_fu_1083_p1;
wire  signed [27:0] sext_ln10_6_fu_1091_p1;
wire  signed [27:0] sext_ln10_7_fu_1095_p1;
wire   [27:0] mul_ln10_2_fu_1099_p2;
reg  signed [27:0] mul_ln10_2_reg_2034;
wire   [27:0] mul_ln11_2_fu_1105_p2;
reg  signed [27:0] mul_ln11_2_reg_2039;
wire  signed [27:0] sext_ln10_8_fu_1111_p1;
reg  signed [27:0] sext_ln10_8_reg_2044;
wire  signed [27:0] sext_ln10_10_fu_1115_p1;
reg  signed [27:0] sext_ln10_10_reg_2050;
wire  signed [27:0] sext_ln10_11_fu_1119_p1;
reg   [15:0] x_real_3_load_reg_2062;
wire  signed [27:0] sext_ln10_12_fu_1123_p1;
reg  signed [27:0] sext_ln10_12_reg_2067;
wire  signed [27:0] sext_ln10_14_fu_1127_p1;
reg  signed [27:0] sext_ln10_14_reg_2073;
wire  signed [27:0] sext_ln10_15_fu_1131_p1;
wire   [27:0] mul_ln10_4_fu_1139_p2;
reg  signed [27:0] mul_ln10_4_reg_2085;
wire    ap_CS_fsm_state50;
wire   [27:0] mul_ln11_4_fu_1144_p2;
reg  signed [27:0] mul_ln11_4_reg_2090;
wire   [27:0] mul_ln10_6_fu_1152_p2;
reg  signed [27:0] mul_ln10_6_reg_2095;
wire   [27:0] mul_ln11_6_fu_1157_p2;
reg  signed [27:0] mul_ln11_6_reg_2100;
wire   [63:0] zext_ln129_fu_1162_p1;
reg   [63:0] zext_ln129_reg_2105;
wire    ap_CS_fsm_state51;
reg   [15:0] r_real_7_reg_2121;
reg   [15:0] r_imag_7_reg_2127;
reg   [15:0] r_real_8_reg_2133;
reg   [15:0] r_imag_8_reg_2139;
reg   [15:0] r_real_9_reg_2145;
reg   [15:0] r_imag_9_reg_2151;
wire   [15:0] r_real_11_fu_1285_p2;
reg   [15:0] r_real_11_reg_2157;
wire    ap_CS_fsm_state53;
wire   [15:0] r_imag_11_fu_1291_p2;
reg   [15:0] r_imag_11_reg_2162;
wire   [15:0] r_real_12_fu_1297_p2;
reg   [15:0] r_real_12_reg_2167;
wire   [15:0] r_imag_12_fu_1303_p2;
reg   [15:0] r_imag_12_reg_2172;
reg   [4:0] k_2_reg_2177;
wire    ap_CS_fsm_state55;
wire   [31:0] zext_ln147_1_fu_1334_p1;
wire   [0:0] icmp_ln145_fu_1318_p2;
reg   [4:0] a_real_reg_2190;
reg   [4:0] a_imag_reg_2195;
wire   [63:0] bitcast_ln724_fu_1344_p1;
reg   [63:0] bitcast_ln724_reg_2200;
wire    ap_CS_fsm_state75;
wire   [53:0] select_ln147_fu_1396_p3;
reg   [53:0] select_ln147_reg_2205;
wire   [0:0] icmp_ln147_fu_1404_p2;
reg   [0:0] icmp_ln147_reg_2210;
wire   [0:0] icmp_ln147_1_fu_1416_p2;
reg   [0:0] icmp_ln147_1_reg_2217;
wire  signed [11:0] select_ln147_1_fu_1434_p3;
reg  signed [11:0] select_ln147_1_reg_2222;
wire   [0:0] icmp_ln147_2_fu_1442_p2;
reg   [0:0] icmp_ln147_2_reg_2228;
wire   [15:0] angle_fu_1448_p1;
reg   [15:0] angle_reg_2234;
wire   [0:0] icmp_ln147_4_fu_1462_p2;
reg   [0:0] icmp_ln147_4_reg_2240;
wire   [15:0] angle_19_fu_1567_p3;
reg   [15:0] angle_19_reg_2245;
wire    ap_CS_fsm_state76;
reg   [4:0] b_real_reg_2250;
wire    ap_CS_fsm_state77;
reg   [4:0] b_imag_reg_2255;
reg   [13:0] outcos_reg_2260;
wire    ap_CS_fsm_state78;
wire  signed [27:0] sext_ln10_fu_1586_p1;
reg  signed [27:0] sext_ln10_reg_2265;
wire  signed [27:0] sext_ln10_2_fu_1590_p1;
reg  signed [27:0] sext_ln10_2_reg_2271;
wire  signed [27:0] sext_ln10_3_fu_1594_p1;
wire   [27:0] mul_ln10_fu_1601_p2;
reg  signed [27:0] mul_ln10_reg_2283;
wire    ap_CS_fsm_state79;
wire   [27:0] mul_ln11_1_fu_1606_p2;
reg  signed [27:0] mul_ln11_1_reg_2288;
reg   [4:0] data_real_address0;
reg    data_real_ce0;
reg    data_real_we0;
reg   [15:0] data_real_d0;
wire   [15:0] data_real_q0;
reg   [4:0] data_imag_address0;
reg    data_imag_ce0;
reg    data_imag_we0;
reg   [15:0] data_imag_d0;
wire   [15:0] data_imag_q0;
reg   [4:0] stage0_real_address0;
reg    stage0_real_ce0;
reg    stage0_real_we0;
reg   [15:0] stage0_real_d0;
wire   [15:0] stage0_real_q0;
reg    stage0_real_ce1;
reg    stage0_real_we1;
wire   [15:0] stage0_real_q1;
reg   [4:0] stage0_imag_address0;
reg    stage0_imag_ce0;
reg    stage0_imag_we0;
reg   [15:0] stage0_imag_d0;
wire   [15:0] stage0_imag_q0;
reg    stage0_imag_ce1;
reg    stage0_imag_we1;
wire   [15:0] stage0_imag_q1;
reg   [4:0] stage1_real_address0;
reg    stage1_real_ce0;
reg    stage1_real_we0;
reg   [15:0] stage1_real_d0;
reg   [4:0] stage1_real_address1;
reg    stage1_real_ce1;
reg    stage1_real_we1;
reg   [4:0] stage1_imag_address0;
reg    stage1_imag_ce0;
reg    stage1_imag_we0;
reg   [15:0] stage1_imag_d0;
reg   [4:0] stage1_imag_address1;
reg    stage1_imag_ce1;
reg    stage1_imag_we1;
reg   [4:0] stage2_real_address0;
reg    stage2_real_ce0;
reg    stage2_real_we0;
reg   [15:0] stage2_real_d0;
wire  signed [15:0] stage2_real_q0;
reg   [4:0] stage2_real_address1;
reg    stage2_real_ce1;
reg    stage2_real_we1;
reg   [15:0] stage2_real_d1;
wire   [15:0] stage2_real_q1;
reg   [4:0] stage2_imag_address0;
reg    stage2_imag_ce0;
reg    stage2_imag_we0;
reg   [15:0] stage2_imag_d0;
wire  signed [15:0] stage2_imag_q0;
reg   [4:0] stage2_imag_address1;
reg    stage2_imag_ce1;
reg    stage2_imag_we1;
reg   [15:0] stage2_imag_d1;
wire   [15:0] stage2_imag_q1;
wire    grp_fft32_Pipeline_1_fu_479_ap_start;
wire    grp_fft32_Pipeline_1_fu_479_ap_done;
wire    grp_fft32_Pipeline_1_fu_479_ap_idle;
wire    grp_fft32_Pipeline_1_fu_479_ap_ready;
wire   [4:0] grp_fft32_Pipeline_1_fu_479_data_real_address0;
wire    grp_fft32_Pipeline_1_fu_479_data_real_ce0;
wire    grp_fft32_Pipeline_1_fu_479_data_real_we0;
wire   [15:0] grp_fft32_Pipeline_1_fu_479_data_real_d0;
wire   [4:0] grp_fft32_Pipeline_1_fu_479_data_imag_address0;
wire    grp_fft32_Pipeline_1_fu_479_data_imag_ce0;
wire    grp_fft32_Pipeline_1_fu_479_data_imag_we0;
wire   [15:0] grp_fft32_Pipeline_1_fu_479_data_imag_d0;
wire    grp_fft32_Pipeline_input_loop_fu_487_ap_start;
wire    grp_fft32_Pipeline_input_loop_fu_487_ap_done;
wire    grp_fft32_Pipeline_input_loop_fu_487_ap_idle;
wire    grp_fft32_Pipeline_input_loop_fu_487_ap_ready;
wire    grp_fft32_Pipeline_input_loop_fu_487_in_stream_read;
wire   [4:0] grp_fft32_Pipeline_input_loop_fu_487_data_real_address0;
wire    grp_fft32_Pipeline_input_loop_fu_487_data_real_ce0;
wire    grp_fft32_Pipeline_input_loop_fu_487_data_real_we0;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_487_data_real_d0;
wire   [4:0] grp_fft32_Pipeline_input_loop_fu_487_data_imag_address0;
wire    grp_fft32_Pipeline_input_loop_fu_487_data_imag_ce0;
wire    grp_fft32_Pipeline_input_loop_fu_487_data_imag_we0;
wire   [15:0] grp_fft32_Pipeline_input_loop_fu_487_data_imag_d0;
wire    grp_fft32_Pipeline_3_fu_495_ap_start;
wire    grp_fft32_Pipeline_3_fu_495_ap_done;
wire    grp_fft32_Pipeline_3_fu_495_ap_idle;
wire    grp_fft32_Pipeline_3_fu_495_ap_ready;
wire   [4:0] grp_fft32_Pipeline_3_fu_495_stage0_real_address0;
wire    grp_fft32_Pipeline_3_fu_495_stage0_real_ce0;
wire    grp_fft32_Pipeline_3_fu_495_stage0_real_we0;
wire   [15:0] grp_fft32_Pipeline_3_fu_495_stage0_real_d0;
wire   [4:0] grp_fft32_Pipeline_3_fu_495_stage0_imag_address0;
wire    grp_fft32_Pipeline_3_fu_495_stage0_imag_ce0;
wire    grp_fft32_Pipeline_3_fu_495_stage0_imag_we0;
wire   [15:0] grp_fft32_Pipeline_3_fu_495_stage0_imag_d0;
wire    grp_fft32_Pipeline_5_fu_501_ap_start;
wire    grp_fft32_Pipeline_5_fu_501_ap_done;
wire    grp_fft32_Pipeline_5_fu_501_ap_idle;
wire    grp_fft32_Pipeline_5_fu_501_ap_ready;
wire   [4:0] grp_fft32_Pipeline_5_fu_501_stage1_real_address0;
wire    grp_fft32_Pipeline_5_fu_501_stage1_real_ce0;
wire    grp_fft32_Pipeline_5_fu_501_stage1_real_we0;
wire   [15:0] grp_fft32_Pipeline_5_fu_501_stage1_real_d0;
wire   [4:0] grp_fft32_Pipeline_5_fu_501_stage1_imag_address0;
wire    grp_fft32_Pipeline_5_fu_501_stage1_imag_ce0;
wire    grp_fft32_Pipeline_5_fu_501_stage1_imag_we0;
wire   [15:0] grp_fft32_Pipeline_5_fu_501_stage1_imag_d0;
wire    grp_fft32_Pipeline_7_fu_507_ap_start;
wire    grp_fft32_Pipeline_7_fu_507_ap_done;
wire    grp_fft32_Pipeline_7_fu_507_ap_idle;
wire    grp_fft32_Pipeline_7_fu_507_ap_ready;
wire   [4:0] grp_fft32_Pipeline_7_fu_507_stage2_real_address0;
wire    grp_fft32_Pipeline_7_fu_507_stage2_real_ce0;
wire    grp_fft32_Pipeline_7_fu_507_stage2_real_we0;
wire   [15:0] grp_fft32_Pipeline_7_fu_507_stage2_real_d0;
wire   [4:0] grp_fft32_Pipeline_7_fu_507_stage2_imag_address0;
wire    grp_fft32_Pipeline_7_fu_507_stage2_imag_ce0;
wire    grp_fft32_Pipeline_7_fu_507_stage2_imag_we0;
wire   [15:0] grp_fft32_Pipeline_7_fu_507_stage2_imag_d0;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_ap_start;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_ap_done;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_ap_idle;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_ap_ready;
wire   [4:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_data_real_address0;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_data_real_ce0;
wire   [4:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_data_imag_address0;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_data_imag_ce0;
wire   [4:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_stage0_real_address0;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_stage0_real_ce0;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_stage0_real_we0;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_stage0_real_d0;
wire   [4:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_stage0_imag_address0;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_stage0_imag_ce0;
wire    grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_stage0_imag_we0;
wire   [15:0] grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_stage0_imag_d0;
wire    grp_fft32_Pipeline_stage1_loop_fu_521_ap_start;
wire    grp_fft32_Pipeline_stage1_loop_fu_521_ap_done;
wire    grp_fft32_Pipeline_stage1_loop_fu_521_ap_idle;
wire    grp_fft32_Pipeline_stage1_loop_fu_521_ap_ready;
wire   [4:0] grp_fft32_Pipeline_stage1_loop_fu_521_stage0_real_address0;
wire    grp_fft32_Pipeline_stage1_loop_fu_521_stage0_real_ce0;
wire    grp_fft32_Pipeline_stage1_loop_fu_521_stage0_real_we0;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_521_stage0_real_d0;
wire   [4:0] grp_fft32_Pipeline_stage1_loop_fu_521_stage0_real_address1;
wire    grp_fft32_Pipeline_stage1_loop_fu_521_stage0_real_ce1;
wire    grp_fft32_Pipeline_stage1_loop_fu_521_stage0_real_we1;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_521_stage0_real_d1;
wire   [4:0] grp_fft32_Pipeline_stage1_loop_fu_521_stage0_imag_address0;
wire    grp_fft32_Pipeline_stage1_loop_fu_521_stage0_imag_ce0;
wire    grp_fft32_Pipeline_stage1_loop_fu_521_stage0_imag_we0;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_521_stage0_imag_d0;
wire   [4:0] grp_fft32_Pipeline_stage1_loop_fu_521_stage0_imag_address1;
wire    grp_fft32_Pipeline_stage1_loop_fu_521_stage0_imag_ce1;
wire    grp_fft32_Pipeline_stage1_loop_fu_521_stage0_imag_we1;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_521_stage0_imag_d1;
wire   [4:0] grp_fft32_Pipeline_stage1_loop_fu_521_stage1_real_address0;
wire    grp_fft32_Pipeline_stage1_loop_fu_521_stage1_real_ce0;
wire    grp_fft32_Pipeline_stage1_loop_fu_521_stage1_real_we0;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_521_stage1_real_d0;
wire   [4:0] grp_fft32_Pipeline_stage1_loop_fu_521_stage1_real_address1;
wire    grp_fft32_Pipeline_stage1_loop_fu_521_stage1_real_ce1;
wire    grp_fft32_Pipeline_stage1_loop_fu_521_stage1_real_we1;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_521_stage1_real_d1;
wire   [4:0] grp_fft32_Pipeline_stage1_loop_fu_521_stage1_imag_address0;
wire    grp_fft32_Pipeline_stage1_loop_fu_521_stage1_imag_ce0;
wire    grp_fft32_Pipeline_stage1_loop_fu_521_stage1_imag_we0;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_521_stage1_imag_d0;
wire   [4:0] grp_fft32_Pipeline_stage1_loop_fu_521_stage1_imag_address1;
wire    grp_fft32_Pipeline_stage1_loop_fu_521_stage1_imag_ce1;
wire    grp_fft32_Pipeline_stage1_loop_fu_521_stage1_imag_we1;
wire   [15:0] grp_fft32_Pipeline_stage1_loop_fu_521_stage1_imag_d1;
wire    grp_fft32_Pipeline_8_fu_529_ap_start;
wire    grp_fft32_Pipeline_8_fu_529_ap_done;
wire    grp_fft32_Pipeline_8_fu_529_ap_idle;
wire    grp_fft32_Pipeline_8_fu_529_ap_ready;
wire   [15:0] grp_fft32_Pipeline_8_fu_529_select_ln18_out;
wire    grp_fft32_Pipeline_8_fu_529_select_ln18_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_8_fu_529_select_ln18_1_out;
wire    grp_fft32_Pipeline_8_fu_529_select_ln18_1_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_8_fu_529_select_ln18_2_out;
wire    grp_fft32_Pipeline_8_fu_529_select_ln18_2_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_8_fu_529_select_ln18_3_out;
wire    grp_fft32_Pipeline_8_fu_529_select_ln18_3_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_8_fu_529_select_ln18_4_out;
wire    grp_fft32_Pipeline_8_fu_529_select_ln18_4_out_ap_vld;
wire   [15:0] grp_fft32_Pipeline_8_fu_529_select_ln18_5_out;
wire    grp_fft32_Pipeline_8_fu_529_select_ln18_5_out_ap_vld;
wire    grp_generic_sincos_16_4_s_fu_545_ap_start;
wire    grp_generic_sincos_16_4_s_fu_545_ap_done;
wire    grp_generic_sincos_16_4_s_fu_545_ap_idle;
wire    grp_generic_sincos_16_4_s_fu_545_ap_ready;
reg   [15:0] grp_generic_sincos_16_4_s_fu_545_in_val;
wire   [13:0] grp_generic_sincos_16_4_s_fu_545_ap_return_0;
wire   [13:0] grp_generic_sincos_16_4_s_fu_545_ap_return_1;
wire    grp_fft32_Pipeline_output_loop_fu_552_ap_start;
wire    grp_fft32_Pipeline_output_loop_fu_552_ap_done;
wire    grp_fft32_Pipeline_output_loop_fu_552_ap_idle;
wire    grp_fft32_Pipeline_output_loop_fu_552_ap_ready;
wire   [32:0] grp_fft32_Pipeline_output_loop_fu_552_out_stream_din;
wire    grp_fft32_Pipeline_output_loop_fu_552_out_stream_write;
wire   [4:0] grp_fft32_Pipeline_output_loop_fu_552_stage2_real_address0;
wire    grp_fft32_Pipeline_output_loop_fu_552_stage2_real_ce0;
wire   [4:0] grp_fft32_Pipeline_output_loop_fu_552_stage2_imag_address0;
wire    grp_fft32_Pipeline_output_loop_fu_552_stage2_imag_ce0;
reg  signed [15:0] w_imag_362_3_reg_408;
reg  signed [15:0] w_imag_261_3_reg_418;
reg  signed [15:0] w_imag_160_3_reg_428;
reg  signed [15:0] w_real_330_3_reg_438;
reg  signed [15:0] w_real_229_3_reg_448;
reg  signed [15:0] w_real_128_3_reg_458;
reg   [2:0] k_1_reg_468;
reg    grp_fft32_Pipeline_1_fu_479_ap_start_reg;
wire    ap_CS_fsm_state2;
reg    grp_fft32_Pipeline_input_loop_fu_487_ap_start_reg;
wire    ap_CS_fsm_state3;
wire    ap_CS_fsm_state4;
reg    grp_fft32_Pipeline_3_fu_495_ap_start_reg;
wire    ap_CS_fsm_state5;
wire    ap_CS_fsm_state6;
reg    grp_fft32_Pipeline_5_fu_501_ap_start_reg;
reg    grp_fft32_Pipeline_7_fu_507_ap_start_reg;
reg    grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_ap_start_reg;
wire    ap_CS_fsm_state7;
wire    ap_CS_fsm_state8;
reg    grp_fft32_Pipeline_stage1_loop_fu_521_ap_start_reg;
wire    ap_CS_fsm_state9;
wire    ap_CS_fsm_state10;
reg    grp_fft32_Pipeline_8_fu_529_ap_start_reg;
wire    ap_CS_fsm_state12;
reg   [15:0] select_ln18_loc_fu_194;
reg   [15:0] select_ln18_1_loc_fu_190;
reg   [15:0] select_ln18_2_loc_fu_186;
reg   [15:0] select_ln18_3_loc_fu_182;
reg   [15:0] select_ln18_4_loc_fu_178;
reg   [15:0] select_ln18_5_loc_fu_174;
reg    grp_generic_sincos_16_4_s_fu_545_ap_start_reg;
wire    ap_CS_fsm_state46;
reg    grp_fft32_Pipeline_output_loop_fu_552_ap_start_reg;
wire    ap_CS_fsm_state82;
wire    ap_CS_fsm_state54;
wire   [63:0] zext_ln145_fu_1312_p1;
wire   [63:0] zext_ln151_fu_1580_p1;
reg   [3:0] block_1_fu_146;
reg   [15:0] w_real_3_1_fu_150;
reg   [15:0] w_real_3_2_fu_154;
reg   [15:0] w_real_3_3_fu_158;
reg   [15:0] w_imag_3_1_fu_162;
reg   [15:0] w_imag_3_2_fu_166;
reg   [15:0] w_imag_3_3_fu_170;
reg   [4:0] k_fu_230;
wire   [4:0] add_ln145_fu_1324_p2;
wire   [15:0] a_real_2_fu_1257_p2;
wire   [15:0] r_real_10_fu_1271_p2;
wire    ap_CS_fsm_state80;
wire    ap_CS_fsm_state81;
wire   [15:0] add_ln45_fu_1629_p2;
wire   [15:0] sub_ln47_fu_1643_p2;
wire   [15:0] a_imag_2_fu_1264_p2;
wire   [15:0] r_imag_10_fu_1278_p2;
wire   [15:0] add_ln46_fu_1636_p2;
wire   [15:0] sub_ln48_fu_1650_p2;
reg   [63:0] grp_fu_560_p0;
reg   [63:0] grp_fu_560_p1;
wire    ap_CS_fsm_state23;
wire    ap_CS_fsm_state30;
wire    ap_CS_fsm_state37;
wire    ap_CS_fsm_state61;
wire    ap_CS_fsm_state68;
reg   [31:0] grp_fu_566_p0;
wire   [1:0] group_fu_642_p4;
wire   [2:0] trunc_ln114_fu_701_p1;
wire   [4:0] or_ln130_fu_712_p2;
wire   [10:0] tmp_1_fu_774_p4;
wire   [51:0] trunc_ln123_2_fu_788_p1;
wire   [52:0] zext_ln123_2_cast_fu_792_p3;
wire   [53:0] zext_ln123_2_fu_800_p1;
wire   [0:0] tmp_3_fu_766_p3;
wire   [53:0] sub_ln123_fu_804_p2;
wire   [62:0] trunc_ln123_1_fu_762_p1;
wire   [11:0] zext_ln123_fu_784_p1;
wire   [11:0] sub_ln123_1_fu_824_p2;
wire   [11:0] add_ln123_fu_836_p2;
wire   [11:0] sub_ln123_2_fu_842_p2;
wire   [7:0] tmp_5_fu_866_p4;
wire  signed [31:0] sext_ln123_fu_882_p1;
wire   [53:0] zext_ln123_3_fu_890_p1;
wire   [53:0] ashr_ln123_fu_894_p2;
wire   [0:0] angle_11_fu_903_p3;
wire   [0:0] icmp_ln123_3_fu_885_p2;
wire   [15:0] angle_10_fu_899_p1;
wire   [15:0] select_ln123_2_fu_910_p3;
wire   [15:0] sext_ln123cast_fu_926_p1;
wire   [15:0] shl_ln123_fu_930_p2;
wire   [15:0] angle_14_fu_935_p3;
wire   [0:0] xor_ln123_fu_949_p2;
wire   [0:0] and_ln123_fu_954_p2;
wire   [15:0] angle_15_fu_942_p3;
wire   [0:0] or_ln123_fu_966_p2;
wire   [0:0] xor_ln123_1_fu_970_p2;
wire   [0:0] and_ln123_1_fu_976_p2;
wire   [15:0] angle_12_fu_918_p3;
wire   [15:0] angle_16_fu_959_p3;
wire   [0:0] icmp_ln124_fu_993_p2;
wire   [0:0] icmp_ln124_1_fu_998_p2;
wire   [0:0] or_ln124_fu_1003_p2;
wire  signed [15:0] sext_ln124_fu_989_p1;
wire  signed [15:0] sext_ln125_fu_1033_p1;
wire   [4:0] or_ln131_fu_1061_p2;
wire   [4:0] or_ln132_fu_1072_p2;
wire  signed [15:0] mul_ln10_2_fu_1099_p0;
wire  signed [15:0] mul_ln10_2_fu_1099_p1;
wire  signed [27:0] sext_ln10_5_fu_1087_p1;
wire  signed [15:0] mul_ln11_2_fu_1105_p0;
wire  signed [15:0] mul_ln11_2_fu_1105_p1;
wire  signed [15:0] mul_ln10_4_fu_1139_p0;
wire  signed [15:0] mul_ln10_4_fu_1139_p1;
wire  signed [27:0] sext_ln10_9_fu_1135_p1;
wire  signed [15:0] mul_ln11_4_fu_1144_p0;
wire  signed [15:0] mul_ln11_4_fu_1144_p1;
wire  signed [15:0] mul_ln10_6_fu_1152_p0;
wire  signed [15:0] mul_ln10_6_fu_1152_p1;
wire  signed [27:0] sext_ln10_13_fu_1149_p1;
wire  signed [15:0] mul_ln11_6_fu_1157_p0;
wire  signed [15:0] mul_ln11_6_fu_1157_p1;
wire  signed [27:0] grp_fu_1657_p3;
wire  signed [27:0] grp_fu_1665_p3;
wire  signed [27:0] grp_fu_1673_p3;
wire  signed [27:0] grp_fu_1681_p3;
wire  signed [27:0] grp_fu_1689_p3;
wire  signed [27:0] grp_fu_1697_p3;
wire   [15:0] cr0_fu_1241_p2;
wire   [15:0] ar0_fu_1221_p2;
wire   [15:0] ci0_fu_1245_p2;
wire   [15:0] ai0_fu_1226_p2;
wire   [15:0] ci1_fu_1253_p2;
wire   [15:0] ar1_fu_1231_p2;
wire   [15:0] ai1_fu_1236_p2;
wire   [15:0] cr1_fu_1249_p2;
wire   [3:0] trunc_ln147_fu_1330_p1;
wire   [10:0] tmp_s_fu_1360_p4;
wire   [51:0] trunc_ln147_2_fu_1374_p1;
wire   [52:0] zext_ln147_2_cast_fu_1378_p3;
wire   [53:0] zext_ln147_2_fu_1386_p1;
wire   [0:0] tmp_fu_1352_p3;
wire   [53:0] sub_ln147_fu_1390_p2;
wire   [62:0] trunc_ln147_1_fu_1348_p1;
wire   [11:0] zext_ln147_fu_1370_p1;
wire   [11:0] sub_ln147_1_fu_1410_p2;
wire   [11:0] add_ln147_fu_1422_p2;
wire   [11:0] sub_ln147_2_fu_1428_p2;
wire   [7:0] tmp_2_fu_1452_p4;
wire  signed [31:0] sext_ln147_fu_1468_p1;
wire   [53:0] zext_ln147_3_fu_1476_p1;
wire   [53:0] ashr_ln147_fu_1480_p2;
wire   [0:0] angle_2_fu_1489_p3;
wire   [0:0] icmp_ln147_3_fu_1471_p2;
wire   [15:0] angle_1_fu_1485_p1;
wire   [15:0] select_ln147_2_fu_1496_p3;
wire   [15:0] sext_ln147cast_fu_1512_p1;
wire   [15:0] shl_ln147_fu_1516_p2;
wire   [15:0] angle_5_fu_1521_p3;
wire   [0:0] xor_ln147_fu_1535_p2;
wire   [0:0] and_ln147_fu_1540_p2;
wire   [15:0] angle_6_fu_1528_p3;
wire   [0:0] or_ln147_fu_1552_p2;
wire   [0:0] xor_ln147_1_fu_1556_p2;
wire   [0:0] and_ln147_1_fu_1562_p2;
wire   [15:0] angle_3_fu_1504_p3;
wire   [15:0] angle_7_fu_1545_p3;
wire   [4:0] xor_ln151_fu_1575_p2;
wire  signed [15:0] sext_ln10_fu_1586_p0;
wire  signed [15:0] sext_ln10_2_fu_1590_p0;
wire  signed [15:0] mul_ln10_fu_1601_p0;
wire  signed [13:0] mul_ln10_fu_1601_p1;
wire  signed [27:0] sext_ln10_1_fu_1598_p1;
wire  signed [15:0] mul_ln11_1_fu_1606_p0;
wire  signed [13:0] mul_ln11_1_fu_1606_p1;
wire  signed [27:0] grp_fu_1705_p3;
wire  signed [27:0] grp_fu_1713_p3;
wire   [15:0] t_real_fu_1611_p4;
wire   [15:0] t_imag_fu_1620_p4;
wire  signed [15:0] grp_fu_1657_p0;
wire  signed [15:0] grp_fu_1657_p1;
wire  signed [15:0] grp_fu_1665_p0;
wire  signed [15:0] grp_fu_1665_p1;
wire  signed [15:0] grp_fu_1673_p1;
wire  signed [15:0] grp_fu_1681_p0;
wire  signed [15:0] grp_fu_1689_p1;
wire  signed [15:0] grp_fu_1697_p0;
wire  signed [13:0] grp_fu_1705_p1;
wire  signed [13:0] grp_fu_1713_p1;
reg    grp_fu_566_ce;
wire    ap_CS_fsm_state13;
wire    ap_CS_fsm_state14;
wire    ap_CS_fsm_state15;
wire    ap_CS_fsm_state18;
wire    ap_CS_fsm_state19;
wire    ap_CS_fsm_state20;
wire    ap_CS_fsm_state21;
wire    ap_CS_fsm_state56;
wire    ap_CS_fsm_state57;
wire    ap_CS_fsm_state58;
wire    ap_CS_fsm_state59;
reg    grp_fu_1705_ce;
reg    grp_fu_1713_ce;
reg   [81:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
reg    ap_ST_fsm_state2_blk;
wire    ap_ST_fsm_state3_blk;
reg    ap_ST_fsm_state4_blk;
wire    ap_ST_fsm_state5_blk;
reg    ap_block_state6_on_subcall_done;
reg    ap_ST_fsm_state6_blk;
wire    ap_ST_fsm_state7_blk;
reg    ap_ST_fsm_state8_blk;
wire    ap_ST_fsm_state9_blk;
reg    ap_ST_fsm_state10_blk;
wire    ap_ST_fsm_state11_blk;
reg    ap_ST_fsm_state12_blk;
wire    ap_ST_fsm_state13_blk;
wire    ap_ST_fsm_state14_blk;
wire    ap_ST_fsm_state15_blk;
wire    ap_ST_fsm_state16_blk;
wire    ap_ST_fsm_state17_blk;
wire    ap_ST_fsm_state18_blk;
wire    ap_ST_fsm_state19_blk;
wire    ap_ST_fsm_state20_blk;
wire    ap_ST_fsm_state21_blk;
wire    ap_ST_fsm_state22_blk;
wire    ap_ST_fsm_state23_blk;
wire    ap_ST_fsm_state24_blk;
wire    ap_ST_fsm_state25_blk;
wire    ap_ST_fsm_state26_blk;
wire    ap_ST_fsm_state27_blk;
wire    ap_ST_fsm_state28_blk;
wire    ap_ST_fsm_state29_blk;
wire    ap_ST_fsm_state30_blk;
wire    ap_ST_fsm_state31_blk;
wire    ap_ST_fsm_state32_blk;
wire    ap_ST_fsm_state33_blk;
wire    ap_ST_fsm_state34_blk;
wire    ap_ST_fsm_state35_blk;
wire    ap_ST_fsm_state36_blk;
wire    ap_ST_fsm_state37_blk;
wire    ap_ST_fsm_state38_blk;
wire    ap_ST_fsm_state39_blk;
wire    ap_ST_fsm_state40_blk;
wire    ap_ST_fsm_state41_blk;
wire    ap_ST_fsm_state42_blk;
wire    ap_ST_fsm_state43_blk;
wire    ap_ST_fsm_state44_blk;
wire    ap_ST_fsm_state45_blk;
wire    ap_ST_fsm_state46_blk;
reg    ap_ST_fsm_state47_blk;
wire    ap_ST_fsm_state48_blk;
wire    ap_ST_fsm_state49_blk;
wire    ap_ST_fsm_state50_blk;
wire    ap_ST_fsm_state51_blk;
wire    ap_ST_fsm_state52_blk;
wire    ap_ST_fsm_state53_blk;
wire    ap_ST_fsm_state54_blk;
wire    ap_ST_fsm_state55_blk;
wire    ap_ST_fsm_state56_blk;
wire    ap_ST_fsm_state57_blk;
wire    ap_ST_fsm_state58_blk;
wire    ap_ST_fsm_state59_blk;
wire    ap_ST_fsm_state60_blk;
wire    ap_ST_fsm_state61_blk;
wire    ap_ST_fsm_state62_blk;
wire    ap_ST_fsm_state63_blk;
wire    ap_ST_fsm_state64_blk;
wire    ap_ST_fsm_state65_blk;
wire    ap_ST_fsm_state66_blk;
wire    ap_ST_fsm_state67_blk;
wire    ap_ST_fsm_state68_blk;
wire    ap_ST_fsm_state69_blk;
wire    ap_ST_fsm_state70_blk;
wire    ap_ST_fsm_state71_blk;
wire    ap_ST_fsm_state72_blk;
wire    ap_ST_fsm_state73_blk;
wire    ap_ST_fsm_state74_blk;
wire    ap_ST_fsm_state75_blk;
wire    ap_ST_fsm_state76_blk;
wire    ap_ST_fsm_state77_blk;
reg    ap_ST_fsm_state78_blk;
wire    ap_ST_fsm_state79_blk;
wire    ap_ST_fsm_state80_blk;
wire    ap_ST_fsm_state81_blk;
reg    ap_ST_fsm_state82_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 82'd1;
#0 grp_fft32_Pipeline_1_fu_479_ap_start_reg = 1'b0;
#0 grp_fft32_Pipeline_input_loop_fu_487_ap_start_reg = 1'b0;
#0 grp_fft32_Pipeline_3_fu_495_ap_start_reg = 1'b0;
#0 grp_fft32_Pipeline_5_fu_501_ap_start_reg = 1'b0;
#0 grp_fft32_Pipeline_7_fu_507_ap_start_reg = 1'b0;
#0 grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_ap_start_reg = 1'b0;
#0 grp_fft32_Pipeline_stage1_loop_fu_521_ap_start_reg = 1'b0;
#0 grp_fft32_Pipeline_8_fu_529_ap_start_reg = 1'b0;
#0 grp_generic_sincos_16_4_s_fu_545_ap_start_reg = 1'b0;
#0 grp_fft32_Pipeline_output_loop_fu_552_ap_start_reg = 1'b0;
end

fft32_data_real_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
data_real_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_real_address0),
    .ce0(data_real_ce0),
    .we0(data_real_we0),
    .d0(data_real_d0),
    .q0(data_real_q0)
);

fft32_data_real_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
data_imag_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(data_imag_address0),
    .ce0(data_imag_ce0),
    .we0(data_imag_we0),
    .d0(data_imag_d0),
    .q0(data_imag_q0)
);

fft32_stage0_real_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
stage0_real_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(stage0_real_address0),
    .ce0(stage0_real_ce0),
    .we0(stage0_real_we0),
    .d0(stage0_real_d0),
    .q0(stage0_real_q0),
    .address1(grp_fft32_Pipeline_stage1_loop_fu_521_stage0_real_address1),
    .ce1(stage0_real_ce1),
    .we1(stage0_real_we1),
    .d1(grp_fft32_Pipeline_stage1_loop_fu_521_stage0_real_d1),
    .q1(stage0_real_q1)
);

fft32_stage0_real_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
stage0_imag_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(stage0_imag_address0),
    .ce0(stage0_imag_ce0),
    .we0(stage0_imag_we0),
    .d0(stage0_imag_d0),
    .q0(stage0_imag_q0),
    .address1(grp_fft32_Pipeline_stage1_loop_fu_521_stage0_imag_address1),
    .ce1(stage0_imag_ce1),
    .we1(stage0_imag_we1),
    .d1(grp_fft32_Pipeline_stage1_loop_fu_521_stage0_imag_d1),
    .q1(stage0_imag_q1)
);

fft32_stage0_real_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
stage1_real_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(stage1_real_address0),
    .ce0(stage1_real_ce0),
    .we0(stage1_real_we0),
    .d0(stage1_real_d0),
    .q0(stage1_real_q0),
    .address1(stage1_real_address1),
    .ce1(stage1_real_ce1),
    .we1(stage1_real_we1),
    .d1(grp_fft32_Pipeline_stage1_loop_fu_521_stage1_real_d1),
    .q1(stage1_real_q1)
);

fft32_stage0_real_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
stage1_imag_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(stage1_imag_address0),
    .ce0(stage1_imag_ce0),
    .we0(stage1_imag_we0),
    .d0(stage1_imag_d0),
    .q0(stage1_imag_q0),
    .address1(stage1_imag_address1),
    .ce1(stage1_imag_ce1),
    .we1(stage1_imag_we1),
    .d1(grp_fft32_Pipeline_stage1_loop_fu_521_stage1_imag_d1),
    .q1(stage1_imag_q1)
);

fft32_stage0_real_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
stage2_real_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(stage2_real_address0),
    .ce0(stage2_real_ce0),
    .we0(stage2_real_we0),
    .d0(stage2_real_d0),
    .q0(stage2_real_q0),
    .address1(stage2_real_address1),
    .ce1(stage2_real_ce1),
    .we1(stage2_real_we1),
    .d1(stage2_real_d1),
    .q1(stage2_real_q1)
);

fft32_stage0_real_RAM_AUTO_1R1W #(
    .DataWidth( 16 ),
    .AddressRange( 32 ),
    .AddressWidth( 5 ))
stage2_imag_U(
    .clk(ap_clk),
    .reset(ap_rst),
    .address0(stage2_imag_address0),
    .ce0(stage2_imag_ce0),
    .we0(stage2_imag_we0),
    .d0(stage2_imag_d0),
    .q0(stage2_imag_q0),
    .address1(stage2_imag_address1),
    .ce1(stage2_imag_ce1),
    .we1(stage2_imag_we1),
    .d1(stage2_imag_d1),
    .q1(stage2_imag_q1)
);

fft32_fft32_Pipeline_1 grp_fft32_Pipeline_1_fu_479(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fft32_Pipeline_1_fu_479_ap_start),
    .ap_done(grp_fft32_Pipeline_1_fu_479_ap_done),
    .ap_idle(grp_fft32_Pipeline_1_fu_479_ap_idle),
    .ap_ready(grp_fft32_Pipeline_1_fu_479_ap_ready),
    .data_real_address0(grp_fft32_Pipeline_1_fu_479_data_real_address0),
    .data_real_ce0(grp_fft32_Pipeline_1_fu_479_data_real_ce0),
    .data_real_we0(grp_fft32_Pipeline_1_fu_479_data_real_we0),
    .data_real_d0(grp_fft32_Pipeline_1_fu_479_data_real_d0),
    .data_imag_address0(grp_fft32_Pipeline_1_fu_479_data_imag_address0),
    .data_imag_ce0(grp_fft32_Pipeline_1_fu_479_data_imag_ce0),
    .data_imag_we0(grp_fft32_Pipeline_1_fu_479_data_imag_we0),
    .data_imag_d0(grp_fft32_Pipeline_1_fu_479_data_imag_d0)
);

fft32_fft32_Pipeline_input_loop grp_fft32_Pipeline_input_loop_fu_487(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fft32_Pipeline_input_loop_fu_487_ap_start),
    .ap_done(grp_fft32_Pipeline_input_loop_fu_487_ap_done),
    .ap_idle(grp_fft32_Pipeline_input_loop_fu_487_ap_idle),
    .ap_ready(grp_fft32_Pipeline_input_loop_fu_487_ap_ready),
    .in_stream_dout(in_stream_dout),
    .in_stream_empty_n(in_stream_empty_n),
    .in_stream_read(grp_fft32_Pipeline_input_loop_fu_487_in_stream_read),
    .data_real_address0(grp_fft32_Pipeline_input_loop_fu_487_data_real_address0),
    .data_real_ce0(grp_fft32_Pipeline_input_loop_fu_487_data_real_ce0),
    .data_real_we0(grp_fft32_Pipeline_input_loop_fu_487_data_real_we0),
    .data_real_d0(grp_fft32_Pipeline_input_loop_fu_487_data_real_d0),
    .data_imag_address0(grp_fft32_Pipeline_input_loop_fu_487_data_imag_address0),
    .data_imag_ce0(grp_fft32_Pipeline_input_loop_fu_487_data_imag_ce0),
    .data_imag_we0(grp_fft32_Pipeline_input_loop_fu_487_data_imag_we0),
    .data_imag_d0(grp_fft32_Pipeline_input_loop_fu_487_data_imag_d0)
);

fft32_fft32_Pipeline_3 grp_fft32_Pipeline_3_fu_495(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fft32_Pipeline_3_fu_495_ap_start),
    .ap_done(grp_fft32_Pipeline_3_fu_495_ap_done),
    .ap_idle(grp_fft32_Pipeline_3_fu_495_ap_idle),
    .ap_ready(grp_fft32_Pipeline_3_fu_495_ap_ready),
    .stage0_real_address0(grp_fft32_Pipeline_3_fu_495_stage0_real_address0),
    .stage0_real_ce0(grp_fft32_Pipeline_3_fu_495_stage0_real_ce0),
    .stage0_real_we0(grp_fft32_Pipeline_3_fu_495_stage0_real_we0),
    .stage0_real_d0(grp_fft32_Pipeline_3_fu_495_stage0_real_d0),
    .stage0_imag_address0(grp_fft32_Pipeline_3_fu_495_stage0_imag_address0),
    .stage0_imag_ce0(grp_fft32_Pipeline_3_fu_495_stage0_imag_ce0),
    .stage0_imag_we0(grp_fft32_Pipeline_3_fu_495_stage0_imag_we0),
    .stage0_imag_d0(grp_fft32_Pipeline_3_fu_495_stage0_imag_d0)
);

fft32_fft32_Pipeline_5 grp_fft32_Pipeline_5_fu_501(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fft32_Pipeline_5_fu_501_ap_start),
    .ap_done(grp_fft32_Pipeline_5_fu_501_ap_done),
    .ap_idle(grp_fft32_Pipeline_5_fu_501_ap_idle),
    .ap_ready(grp_fft32_Pipeline_5_fu_501_ap_ready),
    .stage1_real_address0(grp_fft32_Pipeline_5_fu_501_stage1_real_address0),
    .stage1_real_ce0(grp_fft32_Pipeline_5_fu_501_stage1_real_ce0),
    .stage1_real_we0(grp_fft32_Pipeline_5_fu_501_stage1_real_we0),
    .stage1_real_d0(grp_fft32_Pipeline_5_fu_501_stage1_real_d0),
    .stage1_imag_address0(grp_fft32_Pipeline_5_fu_501_stage1_imag_address0),
    .stage1_imag_ce0(grp_fft32_Pipeline_5_fu_501_stage1_imag_ce0),
    .stage1_imag_we0(grp_fft32_Pipeline_5_fu_501_stage1_imag_we0),
    .stage1_imag_d0(grp_fft32_Pipeline_5_fu_501_stage1_imag_d0)
);

fft32_fft32_Pipeline_7 grp_fft32_Pipeline_7_fu_507(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fft32_Pipeline_7_fu_507_ap_start),
    .ap_done(grp_fft32_Pipeline_7_fu_507_ap_done),
    .ap_idle(grp_fft32_Pipeline_7_fu_507_ap_idle),
    .ap_ready(grp_fft32_Pipeline_7_fu_507_ap_ready),
    .stage2_real_address0(grp_fft32_Pipeline_7_fu_507_stage2_real_address0),
    .stage2_real_ce0(grp_fft32_Pipeline_7_fu_507_stage2_real_ce0),
    .stage2_real_we0(grp_fft32_Pipeline_7_fu_507_stage2_real_we0),
    .stage2_real_d0(grp_fft32_Pipeline_7_fu_507_stage2_real_d0),
    .stage2_imag_address0(grp_fft32_Pipeline_7_fu_507_stage2_imag_address0),
    .stage2_imag_ce0(grp_fft32_Pipeline_7_fu_507_stage2_imag_ce0),
    .stage2_imag_we0(grp_fft32_Pipeline_7_fu_507_stage2_imag_we0),
    .stage2_imag_d0(grp_fft32_Pipeline_7_fu_507_stage2_imag_d0)
);

fft32_fft32_Pipeline_bit_rev_assign_loop grp_fft32_Pipeline_bit_rev_assign_loop_fu_513(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_ap_start),
    .ap_done(grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_ap_done),
    .ap_idle(grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_ap_idle),
    .ap_ready(grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_ap_ready),
    .data_real_address0(grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_data_real_address0),
    .data_real_ce0(grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_data_real_ce0),
    .data_real_q0(data_real_q0),
    .data_imag_address0(grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_data_imag_address0),
    .data_imag_ce0(grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_data_imag_ce0),
    .data_imag_q0(data_imag_q0),
    .stage0_real_address0(grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_stage0_real_address0),
    .stage0_real_ce0(grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_stage0_real_ce0),
    .stage0_real_we0(grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_stage0_real_we0),
    .stage0_real_d0(grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_stage0_real_d0),
    .stage0_imag_address0(grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_stage0_imag_address0),
    .stage0_imag_ce0(grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_stage0_imag_ce0),
    .stage0_imag_we0(grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_stage0_imag_we0),
    .stage0_imag_d0(grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_stage0_imag_d0)
);

fft32_fft32_Pipeline_stage1_loop grp_fft32_Pipeline_stage1_loop_fu_521(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fft32_Pipeline_stage1_loop_fu_521_ap_start),
    .ap_done(grp_fft32_Pipeline_stage1_loop_fu_521_ap_done),
    .ap_idle(grp_fft32_Pipeline_stage1_loop_fu_521_ap_idle),
    .ap_ready(grp_fft32_Pipeline_stage1_loop_fu_521_ap_ready),
    .stage0_real_address0(grp_fft32_Pipeline_stage1_loop_fu_521_stage0_real_address0),
    .stage0_real_ce0(grp_fft32_Pipeline_stage1_loop_fu_521_stage0_real_ce0),
    .stage0_real_we0(grp_fft32_Pipeline_stage1_loop_fu_521_stage0_real_we0),
    .stage0_real_d0(grp_fft32_Pipeline_stage1_loop_fu_521_stage0_real_d0),
    .stage0_real_q0(stage0_real_q0),
    .stage0_real_address1(grp_fft32_Pipeline_stage1_loop_fu_521_stage0_real_address1),
    .stage0_real_ce1(grp_fft32_Pipeline_stage1_loop_fu_521_stage0_real_ce1),
    .stage0_real_we1(grp_fft32_Pipeline_stage1_loop_fu_521_stage0_real_we1),
    .stage0_real_d1(grp_fft32_Pipeline_stage1_loop_fu_521_stage0_real_d1),
    .stage0_real_q1(stage0_real_q1),
    .stage0_imag_address0(grp_fft32_Pipeline_stage1_loop_fu_521_stage0_imag_address0),
    .stage0_imag_ce0(grp_fft32_Pipeline_stage1_loop_fu_521_stage0_imag_ce0),
    .stage0_imag_we0(grp_fft32_Pipeline_stage1_loop_fu_521_stage0_imag_we0),
    .stage0_imag_d0(grp_fft32_Pipeline_stage1_loop_fu_521_stage0_imag_d0),
    .stage0_imag_q0(stage0_imag_q0),
    .stage0_imag_address1(grp_fft32_Pipeline_stage1_loop_fu_521_stage0_imag_address1),
    .stage0_imag_ce1(grp_fft32_Pipeline_stage1_loop_fu_521_stage0_imag_ce1),
    .stage0_imag_we1(grp_fft32_Pipeline_stage1_loop_fu_521_stage0_imag_we1),
    .stage0_imag_d1(grp_fft32_Pipeline_stage1_loop_fu_521_stage0_imag_d1),
    .stage0_imag_q1(stage0_imag_q1),
    .stage1_real_address0(grp_fft32_Pipeline_stage1_loop_fu_521_stage1_real_address0),
    .stage1_real_ce0(grp_fft32_Pipeline_stage1_loop_fu_521_stage1_real_ce0),
    .stage1_real_we0(grp_fft32_Pipeline_stage1_loop_fu_521_stage1_real_we0),
    .stage1_real_d0(grp_fft32_Pipeline_stage1_loop_fu_521_stage1_real_d0),
    .stage1_real_address1(grp_fft32_Pipeline_stage1_loop_fu_521_stage1_real_address1),
    .stage1_real_ce1(grp_fft32_Pipeline_stage1_loop_fu_521_stage1_real_ce1),
    .stage1_real_we1(grp_fft32_Pipeline_stage1_loop_fu_521_stage1_real_we1),
    .stage1_real_d1(grp_fft32_Pipeline_stage1_loop_fu_521_stage1_real_d1),
    .stage1_imag_address0(grp_fft32_Pipeline_stage1_loop_fu_521_stage1_imag_address0),
    .stage1_imag_ce0(grp_fft32_Pipeline_stage1_loop_fu_521_stage1_imag_ce0),
    .stage1_imag_we0(grp_fft32_Pipeline_stage1_loop_fu_521_stage1_imag_we0),
    .stage1_imag_d0(grp_fft32_Pipeline_stage1_loop_fu_521_stage1_imag_d0),
    .stage1_imag_address1(grp_fft32_Pipeline_stage1_loop_fu_521_stage1_imag_address1),
    .stage1_imag_ce1(grp_fft32_Pipeline_stage1_loop_fu_521_stage1_imag_ce1),
    .stage1_imag_we1(grp_fft32_Pipeline_stage1_loop_fu_521_stage1_imag_we1),
    .stage1_imag_d1(grp_fft32_Pipeline_stage1_loop_fu_521_stage1_imag_d1)
);

fft32_fft32_Pipeline_8 grp_fft32_Pipeline_8_fu_529(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fft32_Pipeline_8_fu_529_ap_start),
    .ap_done(grp_fft32_Pipeline_8_fu_529_ap_done),
    .ap_idle(grp_fft32_Pipeline_8_fu_529_ap_idle),
    .ap_ready(grp_fft32_Pipeline_8_fu_529_ap_ready),
    .w_imag_362_0(w_imag_3_3_fu_170),
    .w_imag_261_0(w_imag_3_2_fu_166),
    .w_imag_160_0(w_imag_3_1_fu_162),
    .w_real_330_0(w_real_3_3_fu_158),
    .w_real_229_0(w_real_3_2_fu_154),
    .w_real_128_0(w_real_3_1_fu_150),
    .select_ln18_out(grp_fft32_Pipeline_8_fu_529_select_ln18_out),
    .select_ln18_out_ap_vld(grp_fft32_Pipeline_8_fu_529_select_ln18_out_ap_vld),
    .select_ln18_1_out(grp_fft32_Pipeline_8_fu_529_select_ln18_1_out),
    .select_ln18_1_out_ap_vld(grp_fft32_Pipeline_8_fu_529_select_ln18_1_out_ap_vld),
    .select_ln18_2_out(grp_fft32_Pipeline_8_fu_529_select_ln18_2_out),
    .select_ln18_2_out_ap_vld(grp_fft32_Pipeline_8_fu_529_select_ln18_2_out_ap_vld),
    .select_ln18_3_out(grp_fft32_Pipeline_8_fu_529_select_ln18_3_out),
    .select_ln18_3_out_ap_vld(grp_fft32_Pipeline_8_fu_529_select_ln18_3_out_ap_vld),
    .select_ln18_4_out(grp_fft32_Pipeline_8_fu_529_select_ln18_4_out),
    .select_ln18_4_out_ap_vld(grp_fft32_Pipeline_8_fu_529_select_ln18_4_out_ap_vld),
    .select_ln18_5_out(grp_fft32_Pipeline_8_fu_529_select_ln18_5_out),
    .select_ln18_5_out_ap_vld(grp_fft32_Pipeline_8_fu_529_select_ln18_5_out_ap_vld)
);

fft32_generic_sincos_16_4_s grp_generic_sincos_16_4_s_fu_545(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_generic_sincos_16_4_s_fu_545_ap_start),
    .ap_done(grp_generic_sincos_16_4_s_fu_545_ap_done),
    .ap_idle(grp_generic_sincos_16_4_s_fu_545_ap_idle),
    .ap_ready(grp_generic_sincos_16_4_s_fu_545_ap_ready),
    .in_val(grp_generic_sincos_16_4_s_fu_545_in_val),
    .ap_return_0(grp_generic_sincos_16_4_s_fu_545_ap_return_0),
    .ap_return_1(grp_generic_sincos_16_4_s_fu_545_ap_return_1)
);

fft32_fft32_Pipeline_output_loop grp_fft32_Pipeline_output_loop_fu_552(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(grp_fft32_Pipeline_output_loop_fu_552_ap_start),
    .ap_done(grp_fft32_Pipeline_output_loop_fu_552_ap_done),
    .ap_idle(grp_fft32_Pipeline_output_loop_fu_552_ap_idle),
    .ap_ready(grp_fft32_Pipeline_output_loop_fu_552_ap_ready),
    .out_stream_din(grp_fft32_Pipeline_output_loop_fu_552_out_stream_din),
    .out_stream_full_n(out_stream_full_n),
    .out_stream_write(grp_fft32_Pipeline_output_loop_fu_552_out_stream_write),
    .stage2_real_address0(grp_fft32_Pipeline_output_loop_fu_552_stage2_real_address0),
    .stage2_real_ce0(grp_fft32_Pipeline_output_loop_fu_552_stage2_real_ce0),
    .stage2_real_q0(stage2_real_q0),
    .stage2_imag_address0(grp_fft32_Pipeline_output_loop_fu_552_stage2_imag_address0),
    .stage2_imag_ce0(grp_fft32_Pipeline_output_loop_fu_552_stage2_imag_ce0),
    .stage2_imag_q0(stage2_imag_q0)
);

fft32_dmul_64ns_64ns_64_7_max_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 7 ),
    .din0_WIDTH( 64 ),
    .din1_WIDTH( 64 ),
    .dout_WIDTH( 64 ))
dmul_64ns_64ns_64_7_max_dsp_1_U44(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_560_p0),
    .din1(grp_fu_560_p1),
    .ce(1'b1),
    .dout(grp_fu_560_p2)
);

fft32_sitodp_32ns_64_6_no_dsp_1 #(
    .ID( 1 ),
    .NUM_STAGE( 6 ),
    .din0_WIDTH( 32 ),
    .dout_WIDTH( 64 ))
sitodp_32ns_64_6_no_dsp_1_U45(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_566_p0),
    .ce(grp_fu_566_ce),
    .dout(grp_fu_566_p1)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U46(
    .din0(mul_ln10_2_fu_1099_p0),
    .din1(mul_ln10_2_fu_1099_p1),
    .dout(mul_ln10_2_fu_1099_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U47(
    .din0(mul_ln11_2_fu_1105_p0),
    .din1(mul_ln11_2_fu_1105_p1),
    .dout(mul_ln11_2_fu_1105_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U48(
    .din0(mul_ln10_4_fu_1139_p0),
    .din1(mul_ln10_4_fu_1139_p1),
    .dout(mul_ln10_4_fu_1139_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U49(
    .din0(mul_ln11_4_fu_1144_p0),
    .din1(mul_ln11_4_fu_1144_p1),
    .dout(mul_ln11_4_fu_1144_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U50(
    .din0(mul_ln10_6_fu_1152_p0),
    .din1(mul_ln10_6_fu_1152_p1),
    .dout(mul_ln10_6_fu_1152_p2)
);

fft32_mul_16s_16s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .dout_WIDTH( 28 ))
mul_16s_16s_28_1_1_U51(
    .din0(mul_ln11_6_fu_1157_p0),
    .din1(mul_ln11_6_fu_1157_p1),
    .dout(mul_ln11_6_fu_1157_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U52(
    .din0(mul_ln10_fu_1601_p0),
    .din1(mul_ln10_fu_1601_p1),
    .dout(mul_ln10_fu_1601_p2)
);

fft32_mul_16s_14s_28_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .dout_WIDTH( 28 ))
mul_16s_14s_28_1_1_U53(
    .din0(mul_ln11_1_fu_1606_p0),
    .din1(mul_ln11_1_fu_1606_p1),
    .dout(mul_ln11_1_fu_1606_p2)
);

fft32_mac_mulsub_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_16s_28s_28_4_1_U54(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1657_p0),
    .din1(grp_fu_1657_p1),
    .din2(mul_ln10_2_reg_2034),
    .ce(1'b1),
    .dout(grp_fu_1657_p3)
);

fft32_mac_muladd_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_16s_28s_28_4_1_U55(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1665_p0),
    .din1(grp_fu_1665_p1),
    .din2(mul_ln11_2_reg_2039),
    .ce(1'b1),
    .dout(grp_fu_1665_p3)
);

fft32_mac_mulsub_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_16s_28s_28_4_1_U56(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_imag_261_3_reg_418),
    .din1(grp_fu_1673_p1),
    .din2(mul_ln10_4_reg_2085),
    .ce(1'b1),
    .dout(grp_fu_1673_p3)
);

fft32_mac_muladd_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_16s_28s_28_4_1_U57(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1681_p0),
    .din1(w_real_229_3_reg_448),
    .din2(mul_ln11_4_reg_2090),
    .ce(1'b1),
    .dout(grp_fu_1681_p3)
);

fft32_mac_mulsub_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_16s_28s_28_4_1_U58(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(w_imag_362_3_reg_408),
    .din1(grp_fu_1689_p1),
    .din2(mul_ln10_6_reg_2095),
    .ce(1'b1),
    .dout(grp_fu_1689_p3)
);

fft32_mac_muladd_16s_16s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_16s_28s_28_4_1_U59(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_1697_p0),
    .din1(w_real_330_3_reg_438),
    .din2(mul_ln11_6_reg_2100),
    .ce(1'b1),
    .dout(grp_fu_1697_p3)
);

fft32_mac_mulsub_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_mulsub_16s_14s_28s_28_4_1_U60(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(stage2_imag_q0),
    .din1(grp_fu_1705_p1),
    .din2(mul_ln10_reg_2283),
    .ce(grp_fu_1705_ce),
    .dout(grp_fu_1705_p3)
);

fft32_mac_muladd_16s_14s_28s_28_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 14 ),
    .din2_WIDTH( 28 ),
    .dout_WIDTH( 28 ))
mac_muladd_16s_14s_28s_28_4_1_U61(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(stage2_real_q0),
    .din1(grp_fu_1713_p1),
    .din2(mul_ln11_1_reg_2288),
    .ce(grp_fu_1713_ce),
    .dout(grp_fu_1713_p3)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft32_Pipeline_1_fu_479_ap_start_reg <= 1'b0;
    end else begin
        if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
            grp_fft32_Pipeline_1_fu_479_ap_start_reg <= 1'b1;
        end else if ((grp_fft32_Pipeline_1_fu_479_ap_ready == 1'b1)) begin
            grp_fft32_Pipeline_1_fu_479_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft32_Pipeline_3_fu_495_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_fft32_Pipeline_3_fu_495_ap_start_reg <= 1'b1;
        end else if ((grp_fft32_Pipeline_3_fu_495_ap_ready == 1'b1)) begin
            grp_fft32_Pipeline_3_fu_495_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft32_Pipeline_5_fu_501_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_fft32_Pipeline_5_fu_501_ap_start_reg <= 1'b1;
        end else if ((grp_fft32_Pipeline_5_fu_501_ap_ready == 1'b1)) begin
            grp_fft32_Pipeline_5_fu_501_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft32_Pipeline_7_fu_507_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state5)) begin
            grp_fft32_Pipeline_7_fu_507_ap_start_reg <= 1'b1;
        end else if ((grp_fft32_Pipeline_7_fu_507_ap_ready == 1'b1)) begin
            grp_fft32_Pipeline_7_fu_507_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft32_Pipeline_8_fu_529_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln110_fu_606_p2 == 1'd0))) begin
            grp_fft32_Pipeline_8_fu_529_ap_start_reg <= 1'b1;
        end else if ((grp_fft32_Pipeline_8_fu_529_ap_ready == 1'b1)) begin
            grp_fft32_Pipeline_8_fu_529_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state7)) begin
            grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_ap_start_reg <= 1'b1;
        end else if ((grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_ap_ready == 1'b1)) begin
            grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft32_Pipeline_input_loop_fu_487_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state3)) begin
            grp_fft32_Pipeline_input_loop_fu_487_ap_start_reg <= 1'b1;
        end else if ((grp_fft32_Pipeline_input_loop_fu_487_ap_ready == 1'b1)) begin
            grp_fft32_Pipeline_input_loop_fu_487_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft32_Pipeline_output_loop_fu_552_ap_start_reg <= 1'b0;
    end else begin
        if (((icmp_ln145_fu_1318_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state55))) begin
            grp_fft32_Pipeline_output_loop_fu_552_ap_start_reg <= 1'b1;
        end else if ((grp_fft32_Pipeline_output_loop_fu_552_ap_ready == 1'b1)) begin
            grp_fft32_Pipeline_output_loop_fu_552_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_fft32_Pipeline_stage1_loop_fu_521_ap_start_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_fsm_state9)) begin
            grp_fft32_Pipeline_stage1_loop_fu_521_ap_start_reg <= 1'b1;
        end else if ((grp_fft32_Pipeline_stage1_loop_fu_521_ap_ready == 1'b1)) begin
            grp_fft32_Pipeline_stage1_loop_fu_521_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        grp_generic_sincos_16_4_s_fu_545_ap_start_reg <= 1'b0;
    end else begin
        if (((1'b1 == ap_CS_fsm_state46) | (1'b1 == ap_CS_fsm_state77))) begin
            grp_generic_sincos_16_4_s_fu_545_ap_start_reg <= 1'b1;
        end else if ((grp_generic_sincos_16_4_s_fu_545_ap_ready == 1'b1)) begin
            grp_generic_sincos_16_4_s_fu_545_ap_start_reg <= 1'b0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        block_1_fu_146 <= 4'd0;
    end else if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln122_fu_680_p2 == 1'd1))) begin
        block_1_fu_146 <= block_2_reg_1806;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_545_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state47))) begin
        k_1_reg_468 <= add_ln122_reg_1873;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        k_1_reg_468 <= 3'd1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln110_fu_606_p2 == 1'd1))) begin
        k_fu_230 <= 5'd0;
    end else if (((icmp_ln145_fu_1318_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state55))) begin
        k_fu_230 <= add_ln145_fu_1324_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state52) | (1'b1 == ap_CS_fsm_state49))) begin
        reg_588 <= stage1_real_q1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        reg_588 <= stage1_real_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        reg_593 <= stage1_imag_q1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        reg_593 <= stage1_imag_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_545_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state47))) begin
        w_imag_160_3_reg_428 <= w_imag_3_8_fu_1053_p3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        w_imag_160_3_reg_428 <= select_ln18_5_loc_fu_174;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_545_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state47))) begin
        w_imag_261_3_reg_418 <= w_imag_3_7_fu_1045_p3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        w_imag_261_3_reg_418 <= select_ln18_4_loc_fu_178;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_545_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state47))) begin
        w_imag_362_3_reg_408 <= w_imag_3_fu_1037_p3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        w_imag_362_3_reg_408 <= select_ln18_3_loc_fu_182;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_545_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state47))) begin
        w_real_128_3_reg_458 <= w_real_3_8_fu_1025_p3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        w_real_128_3_reg_458 <= select_ln18_2_loc_fu_186;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_545_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state47))) begin
        w_real_229_3_reg_448 <= w_real_3_7_fu_1017_p3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        w_real_229_3_reg_448 <= select_ln18_1_loc_fu_190;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_generic_sincos_16_4_s_fu_545_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state47))) begin
        w_real_330_3_reg_438 <= w_real_3_fu_1009_p3;
    end else if ((1'b1 == ap_CS_fsm_state16)) begin
        w_real_330_3_reg_438 <= select_ln18_loc_fu_194;
    end
end

always @ (posedge ap_clk) begin
    if (((icmp_ln145_fu_1318_p2 == 1'd0) & (1'b1 == ap_CS_fsm_state55))) begin
        a_imag_reg_2195 <= zext_ln145_fu_1312_p1;
        a_real_reg_2190 <= zext_ln145_fu_1312_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln122_fu_680_p2 == 1'd0))) begin
        add_ln122_reg_1873 <= add_ln122_fu_695_p2;
        trunc_ln123_reg_1862 <= trunc_ln123_fu_686_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state45)) begin
        angle_18_reg_1951 <= angle_18_fu_981_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state76)) begin
        angle_19_reg_2245 <= angle_19_fu_1567_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state44)) begin
        angle_9_reg_1940 <= angle_9_fu_862_p1;
        bitcast_ln724_1_reg_1906 <= bitcast_ln724_1_fu_758_p1;
        icmp_ln123_1_reg_1923 <= icmp_ln123_1_fu_830_p2;
        icmp_ln123_2_reg_1934 <= icmp_ln123_2_fu_856_p2;
        icmp_ln123_4_reg_1946 <= icmp_ln123_4_fu_876_p2;
        icmp_ln123_reg_1916 <= icmp_ln123_fu_818_p2;
        select_ln123_1_reg_1928 <= select_ln123_1_fu_848_p3;
        select_ln123_reg_1911 <= select_ln123_fu_810_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state75)) begin
        angle_reg_2234 <= angle_fu_1448_p1;
        bitcast_ln724_reg_2200 <= bitcast_ln724_fu_1344_p1;
        icmp_ln147_1_reg_2217 <= icmp_ln147_1_fu_1416_p2;
        icmp_ln147_2_reg_2228 <= icmp_ln147_2_fu_1442_p2;
        icmp_ln147_4_reg_2240 <= icmp_ln147_4_fu_1462_p2;
        icmp_ln147_reg_2210 <= icmp_ln147_fu_1404_p2;
        select_ln147_1_reg_2222 <= select_ln147_1_fu_1434_p3;
        select_ln147_reg_2205 <= select_ln147_fu_1396_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state77)) begin
        b_imag_reg_2255 <= zext_ln151_fu_1580_p1;
        b_real_reg_2250 <= zext_ln151_fu_1580_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln122_fu_680_p2 == 1'd1))) begin
        base_reg_1878[4 : 2] <= base_fu_704_p3[4 : 2];
        w_imag_3_1_fu_162 <= w_imag_160_3_reg_428;
        w_imag_3_2_fu_166 <= w_imag_261_3_reg_418;
        w_imag_3_3_fu_170 <= w_imag_362_3_reg_408;
        w_real_3_1_fu_150 <= w_real_128_3_reg_458;
        w_real_3_2_fu_154 <= w_real_229_3_reg_448;
        w_real_3_3_fu_158 <= w_real_330_3_reg_438;
        zext_ln130_reg_1885[4 : 2] <= zext_ln130_fu_718_p1[4 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state11)) begin
        block_2_reg_1806 <= block_2_fu_612_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state22)) begin
        conv_reg_1901 <= grp_fu_566_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        k_2_reg_2177 <= k_fu_230;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state49)) begin
        mul_ln10_2_reg_2034 <= mul_ln10_2_fu_1099_p2;
        mul_ln11_2_reg_2039 <= mul_ln11_2_fu_1105_p2;
        sext_ln10_10_reg_2050 <= sext_ln10_10_fu_1115_p1;
        sext_ln10_12_reg_2067 <= sext_ln10_12_fu_1123_p1;
        sext_ln10_14_reg_2073 <= sext_ln10_14_fu_1127_p1;
        sext_ln10_8_reg_2044 <= sext_ln10_8_fu_1111_p1;
        x_real_3_load_reg_2062 <= stage1_real_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state50)) begin
        mul_ln10_4_reg_2085 <= mul_ln10_4_fu_1139_p2;
        mul_ln10_6_reg_2095 <= mul_ln10_6_fu_1152_p2;
        mul_ln11_4_reg_2090 <= mul_ln11_4_fu_1144_p2;
        mul_ln11_6_reg_2100 <= mul_ln11_6_fu_1157_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state79)) begin
        mul_ln10_reg_2283 <= mul_ln10_fu_1601_p2;
        mul_ln11_1_reg_2288 <= mul_ln11_1_fu_1606_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        outcos_reg_2260 <= grp_generic_sincos_16_4_s_fu_545_ap_return_1;
        sext_ln10_2_reg_2271 <= sext_ln10_2_fu_1590_p1;
        sext_ln10_reg_2265 <= sext_ln10_fu_1586_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state53)) begin
        r_imag_11_reg_2162 <= r_imag_11_fu_1291_p2;
        r_imag_12_reg_2172 <= r_imag_12_fu_1303_p2;
        r_real_11_reg_2157 <= r_real_11_fu_1285_p2;
        r_real_12_reg_2167 <= r_real_12_fu_1297_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state52)) begin
        r_imag_7_reg_2127 <= {{grp_fu_1665_p3[27:12]}};
        r_imag_8_reg_2139 <= {{grp_fu_1681_p3[27:12]}};
        r_imag_9_reg_2151 <= {{grp_fu_1697_p3[27:12]}};
        r_real_7_reg_2121 <= {{grp_fu_1657_p3[27:12]}};
        r_real_8_reg_2133 <= {{grp_fu_1673_p3[27:12]}};
        r_real_9_reg_2145 <= {{grp_fu_1689_p3[27:12]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state16))) begin
        reg_577 <= grp_fu_566_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b1 == ap_CS_fsm_state74) | (1'b1 == ap_CS_fsm_state67) | (1'b1 == ap_CS_fsm_state43) | (1'b1 == ap_CS_fsm_state36) | (1'b1 == ap_CS_fsm_state29))) begin
        reg_583 <= grp_fu_560_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fft32_Pipeline_8_fu_529_select_ln18_1_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        select_ln18_1_loc_fu_190 <= grp_fft32_Pipeline_8_fu_529_select_ln18_1_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fft32_Pipeline_8_fu_529_select_ln18_2_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        select_ln18_2_loc_fu_186 <= grp_fft32_Pipeline_8_fu_529_select_ln18_2_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fft32_Pipeline_8_fu_529_select_ln18_3_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        select_ln18_3_loc_fu_182 <= grp_fft32_Pipeline_8_fu_529_select_ln18_3_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fft32_Pipeline_8_fu_529_select_ln18_4_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        select_ln18_4_loc_fu_178 <= grp_fft32_Pipeline_8_fu_529_select_ln18_4_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fft32_Pipeline_8_fu_529_select_ln18_5_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        select_ln18_5_loc_fu_174 <= grp_fft32_Pipeline_8_fu_529_select_ln18_5_out;
    end
end

always @ (posedge ap_clk) begin
    if (((grp_fft32_Pipeline_8_fu_529_select_ln18_out_ap_vld == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
        select_ln18_loc_fu_194 <= grp_fft32_Pipeline_8_fu_529_select_ln18_out;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        zext_ln129_reg_2105[4 : 2] <= zext_ln129_fu_1162_p1[4 : 2];
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        zext_ln131_reg_1986[4 : 2] <= zext_ln131_fu_1066_p1[4 : 2];
        zext_ln132_reg_2002[4 : 2] <= zext_ln132_fu_1077_p1[4 : 2];
    end
end

always @ (*) begin
    if ((grp_fft32_Pipeline_stage1_loop_fu_521_ap_done == 1'b0)) begin
        ap_ST_fsm_state10_blk = 1'b1;
    end else begin
        ap_ST_fsm_state10_blk = 1'b0;
    end
end

assign ap_ST_fsm_state11_blk = 1'b0;

always @ (*) begin
    if ((grp_fft32_Pipeline_8_fu_529_ap_done == 1'b0)) begin
        ap_ST_fsm_state12_blk = 1'b1;
    end else begin
        ap_ST_fsm_state12_blk = 1'b0;
    end
end

assign ap_ST_fsm_state13_blk = 1'b0;

assign ap_ST_fsm_state14_blk = 1'b0;

assign ap_ST_fsm_state15_blk = 1'b0;

assign ap_ST_fsm_state16_blk = 1'b0;

assign ap_ST_fsm_state17_blk = 1'b0;

assign ap_ST_fsm_state18_blk = 1'b0;

assign ap_ST_fsm_state19_blk = 1'b0;

always @ (*) begin
    if ((ap_start == 1'b0)) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

assign ap_ST_fsm_state20_blk = 1'b0;

assign ap_ST_fsm_state21_blk = 1'b0;

assign ap_ST_fsm_state22_blk = 1'b0;

assign ap_ST_fsm_state23_blk = 1'b0;

assign ap_ST_fsm_state24_blk = 1'b0;

assign ap_ST_fsm_state25_blk = 1'b0;

assign ap_ST_fsm_state26_blk = 1'b0;

assign ap_ST_fsm_state27_blk = 1'b0;

assign ap_ST_fsm_state28_blk = 1'b0;

assign ap_ST_fsm_state29_blk = 1'b0;

always @ (*) begin
    if ((grp_fft32_Pipeline_1_fu_479_ap_done == 1'b0)) begin
        ap_ST_fsm_state2_blk = 1'b1;
    end else begin
        ap_ST_fsm_state2_blk = 1'b0;
    end
end

assign ap_ST_fsm_state30_blk = 1'b0;

assign ap_ST_fsm_state31_blk = 1'b0;

assign ap_ST_fsm_state32_blk = 1'b0;

assign ap_ST_fsm_state33_blk = 1'b0;

assign ap_ST_fsm_state34_blk = 1'b0;

assign ap_ST_fsm_state35_blk = 1'b0;

assign ap_ST_fsm_state36_blk = 1'b0;

assign ap_ST_fsm_state37_blk = 1'b0;

assign ap_ST_fsm_state38_blk = 1'b0;

assign ap_ST_fsm_state39_blk = 1'b0;

assign ap_ST_fsm_state3_blk = 1'b0;

assign ap_ST_fsm_state40_blk = 1'b0;

assign ap_ST_fsm_state41_blk = 1'b0;

assign ap_ST_fsm_state42_blk = 1'b0;

assign ap_ST_fsm_state43_blk = 1'b0;

assign ap_ST_fsm_state44_blk = 1'b0;

assign ap_ST_fsm_state45_blk = 1'b0;

assign ap_ST_fsm_state46_blk = 1'b0;

always @ (*) begin
    if ((grp_generic_sincos_16_4_s_fu_545_ap_done == 1'b0)) begin
        ap_ST_fsm_state47_blk = 1'b1;
    end else begin
        ap_ST_fsm_state47_blk = 1'b0;
    end
end

assign ap_ST_fsm_state48_blk = 1'b0;

assign ap_ST_fsm_state49_blk = 1'b0;

always @ (*) begin
    if ((grp_fft32_Pipeline_input_loop_fu_487_ap_done == 1'b0)) begin
        ap_ST_fsm_state4_blk = 1'b1;
    end else begin
        ap_ST_fsm_state4_blk = 1'b0;
    end
end

assign ap_ST_fsm_state50_blk = 1'b0;

assign ap_ST_fsm_state51_blk = 1'b0;

assign ap_ST_fsm_state52_blk = 1'b0;

assign ap_ST_fsm_state53_blk = 1'b0;

assign ap_ST_fsm_state54_blk = 1'b0;

assign ap_ST_fsm_state55_blk = 1'b0;

assign ap_ST_fsm_state56_blk = 1'b0;

assign ap_ST_fsm_state57_blk = 1'b0;

assign ap_ST_fsm_state58_blk = 1'b0;

assign ap_ST_fsm_state59_blk = 1'b0;

assign ap_ST_fsm_state5_blk = 1'b0;

assign ap_ST_fsm_state60_blk = 1'b0;

assign ap_ST_fsm_state61_blk = 1'b0;

assign ap_ST_fsm_state62_blk = 1'b0;

assign ap_ST_fsm_state63_blk = 1'b0;

assign ap_ST_fsm_state64_blk = 1'b0;

assign ap_ST_fsm_state65_blk = 1'b0;

assign ap_ST_fsm_state66_blk = 1'b0;

assign ap_ST_fsm_state67_blk = 1'b0;

assign ap_ST_fsm_state68_blk = 1'b0;

assign ap_ST_fsm_state69_blk = 1'b0;

always @ (*) begin
    if ((1'b1 == ap_block_state6_on_subcall_done)) begin
        ap_ST_fsm_state6_blk = 1'b1;
    end else begin
        ap_ST_fsm_state6_blk = 1'b0;
    end
end

assign ap_ST_fsm_state70_blk = 1'b0;

assign ap_ST_fsm_state71_blk = 1'b0;

assign ap_ST_fsm_state72_blk = 1'b0;

assign ap_ST_fsm_state73_blk = 1'b0;

assign ap_ST_fsm_state74_blk = 1'b0;

assign ap_ST_fsm_state75_blk = 1'b0;

assign ap_ST_fsm_state76_blk = 1'b0;

assign ap_ST_fsm_state77_blk = 1'b0;

always @ (*) begin
    if ((grp_generic_sincos_16_4_s_fu_545_ap_done == 1'b0)) begin
        ap_ST_fsm_state78_blk = 1'b1;
    end else begin
        ap_ST_fsm_state78_blk = 1'b0;
    end
end

assign ap_ST_fsm_state79_blk = 1'b0;

assign ap_ST_fsm_state7_blk = 1'b0;

assign ap_ST_fsm_state80_blk = 1'b0;

assign ap_ST_fsm_state81_blk = 1'b0;

always @ (*) begin
    if ((grp_fft32_Pipeline_output_loop_fu_552_ap_done == 1'b0)) begin
        ap_ST_fsm_state82_blk = 1'b1;
    end else begin
        ap_ST_fsm_state82_blk = 1'b0;
    end
end

always @ (*) begin
    if ((grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_ap_done == 1'b0)) begin
        ap_ST_fsm_state8_blk = 1'b1;
    end else begin
        ap_ST_fsm_state8_blk = 1'b0;
    end
end

assign ap_ST_fsm_state9_blk = 1'b0;

always @ (*) begin
    if (((grp_fft32_Pipeline_output_loop_fu_552_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state82))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((grp_fft32_Pipeline_output_loop_fu_552_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state82))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        data_imag_address0 = grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_data_imag_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        data_imag_address0 = grp_fft32_Pipeline_input_loop_fu_487_data_imag_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_imag_address0 = grp_fft32_Pipeline_1_fu_479_data_imag_address0;
    end else begin
        data_imag_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        data_imag_ce0 = grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_data_imag_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        data_imag_ce0 = grp_fft32_Pipeline_input_loop_fu_487_data_imag_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_imag_ce0 = grp_fft32_Pipeline_1_fu_479_data_imag_ce0;
    end else begin
        data_imag_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        data_imag_d0 = grp_fft32_Pipeline_input_loop_fu_487_data_imag_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_imag_d0 = grp_fft32_Pipeline_1_fu_479_data_imag_d0;
    end else begin
        data_imag_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        data_imag_we0 = grp_fft32_Pipeline_input_loop_fu_487_data_imag_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_imag_we0 = grp_fft32_Pipeline_1_fu_479_data_imag_we0;
    end else begin
        data_imag_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        data_real_address0 = grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_data_real_address0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        data_real_address0 = grp_fft32_Pipeline_input_loop_fu_487_data_real_address0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_real_address0 = grp_fft32_Pipeline_1_fu_479_data_real_address0;
    end else begin
        data_real_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state8)) begin
        data_real_ce0 = grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_data_real_ce0;
    end else if ((1'b1 == ap_CS_fsm_state4)) begin
        data_real_ce0 = grp_fft32_Pipeline_input_loop_fu_487_data_real_ce0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_real_ce0 = grp_fft32_Pipeline_1_fu_479_data_real_ce0;
    end else begin
        data_real_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        data_real_d0 = grp_fft32_Pipeline_input_loop_fu_487_data_real_d0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_real_d0 = grp_fft32_Pipeline_1_fu_479_data_real_d0;
    end else begin
        data_real_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        data_real_we0 = grp_fft32_Pipeline_input_loop_fu_487_data_real_we0;
    end else if ((1'b1 == ap_CS_fsm_state2)) begin
        data_real_we0 = grp_fft32_Pipeline_1_fu_479_data_real_we0;
    end else begin
        data_real_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | ((grp_generic_sincos_16_4_s_fu_545_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state78)))) begin
        grp_fu_1705_ce = 1'b1;
    end else begin
        grp_fu_1705_ce = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state79) | ((grp_generic_sincos_16_4_s_fu_545_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state78)))) begin
        grp_fu_1713_ce = 1'b1;
    end else begin
        grp_fu_1713_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state61)) begin
        grp_fu_560_p0 = reg_577;
    end else if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state37) | (1'b1 == ap_CS_fsm_state30))) begin
        grp_fu_560_p0 = reg_583;
    end else if ((1'b1 == ap_CS_fsm_state23)) begin
        grp_fu_560_p0 = conv_reg_1901;
    end else begin
        grp_fu_560_p0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state68) | (1'b1 == ap_CS_fsm_state37))) begin
        grp_fu_560_p1 = 64'd4584664420663164928;
    end else if ((1'b1 == ap_CS_fsm_state30)) begin
        grp_fu_560_p1 = reg_577;
    end else if (((1'b1 == ap_CS_fsm_state61) | (1'b1 == ap_CS_fsm_state23))) begin
        grp_fu_560_p1 = 64'd13842132293034192152;
    end else begin
        grp_fu_560_p1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state55) | (1'b1 == ap_CS_fsm_state22) | (1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state11) | (1'b1 == ap_CS_fsm_state59) | (1'b1 == ap_CS_fsm_state58) | (1'b1 == ap_CS_fsm_state57) | (1'b1 == ap_CS_fsm_state56) | (1'b1 == ap_CS_fsm_state21) | (1'b1 == ap_CS_fsm_state20) | (1'b1 == ap_CS_fsm_state19) | (1'b1 == ap_CS_fsm_state18) | (1'b1 == ap_CS_fsm_state15) | (1'b1 == ap_CS_fsm_state14) | (1'b1 == ap_CS_fsm_state13) | (1'b1 == ap_CS_fsm_state60) | (1'b1 == ap_CS_fsm_state16) | ((grp_fft32_Pipeline_8_fu_529_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12)))) begin
        grp_fu_566_ce = 1'b1;
    end else begin
        grp_fu_566_ce = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state55)) begin
        grp_fu_566_p0 = zext_ln147_1_fu_1334_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        grp_fu_566_p0 = zext_ln123_1_fu_690_p1;
    end else if ((1'b1 == ap_CS_fsm_state11)) begin
        grp_fu_566_p0 = group_cast_fu_652_p1;
    end else begin
        grp_fu_566_p0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state78)) begin
        grp_generic_sincos_16_4_s_fu_545_in_val = angle_19_reg_2245;
    end else if ((1'b1 == ap_CS_fsm_state47)) begin
        grp_generic_sincos_16_4_s_fu_545_in_val = angle_18_reg_1951;
    end else begin
        grp_generic_sincos_16_4_s_fu_545_in_val = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state4)) begin
        in_stream_read = grp_fft32_Pipeline_input_loop_fu_487_in_stream_read;
    end else begin
        in_stream_read = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state82)) begin
        out_stream_write = grp_fft32_Pipeline_output_loop_fu_552_out_stream_write;
    end else begin
        out_stream_write = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        stage0_imag_address0 = grp_fft32_Pipeline_stage1_loop_fu_521_stage0_imag_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        stage0_imag_address0 = grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_stage0_imag_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        stage0_imag_address0 = grp_fft32_Pipeline_3_fu_495_stage0_imag_address0;
    end else begin
        stage0_imag_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        stage0_imag_ce0 = grp_fft32_Pipeline_stage1_loop_fu_521_stage0_imag_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        stage0_imag_ce0 = grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_stage0_imag_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        stage0_imag_ce0 = grp_fft32_Pipeline_3_fu_495_stage0_imag_ce0;
    end else begin
        stage0_imag_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        stage0_imag_ce1 = grp_fft32_Pipeline_stage1_loop_fu_521_stage0_imag_ce1;
    end else begin
        stage0_imag_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        stage0_imag_d0 = grp_fft32_Pipeline_stage1_loop_fu_521_stage0_imag_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        stage0_imag_d0 = grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_stage0_imag_d0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        stage0_imag_d0 = grp_fft32_Pipeline_3_fu_495_stage0_imag_d0;
    end else begin
        stage0_imag_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        stage0_imag_we0 = grp_fft32_Pipeline_stage1_loop_fu_521_stage0_imag_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        stage0_imag_we0 = grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_stage0_imag_we0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        stage0_imag_we0 = grp_fft32_Pipeline_3_fu_495_stage0_imag_we0;
    end else begin
        stage0_imag_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        stage0_imag_we1 = grp_fft32_Pipeline_stage1_loop_fu_521_stage0_imag_we1;
    end else begin
        stage0_imag_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        stage0_real_address0 = grp_fft32_Pipeline_stage1_loop_fu_521_stage0_real_address0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        stage0_real_address0 = grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_stage0_real_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        stage0_real_address0 = grp_fft32_Pipeline_3_fu_495_stage0_real_address0;
    end else begin
        stage0_real_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        stage0_real_ce0 = grp_fft32_Pipeline_stage1_loop_fu_521_stage0_real_ce0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        stage0_real_ce0 = grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_stage0_real_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        stage0_real_ce0 = grp_fft32_Pipeline_3_fu_495_stage0_real_ce0;
    end else begin
        stage0_real_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        stage0_real_ce1 = grp_fft32_Pipeline_stage1_loop_fu_521_stage0_real_ce1;
    end else begin
        stage0_real_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        stage0_real_d0 = grp_fft32_Pipeline_stage1_loop_fu_521_stage0_real_d0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        stage0_real_d0 = grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_stage0_real_d0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        stage0_real_d0 = grp_fft32_Pipeline_3_fu_495_stage0_real_d0;
    end else begin
        stage0_real_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        stage0_real_we0 = grp_fft32_Pipeline_stage1_loop_fu_521_stage0_real_we0;
    end else if ((1'b1 == ap_CS_fsm_state8)) begin
        stage0_real_we0 = grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_stage0_real_we0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        stage0_real_we0 = grp_fft32_Pipeline_3_fu_495_stage0_real_we0;
    end else begin
        stage0_real_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        stage0_real_we1 = grp_fft32_Pipeline_stage1_loop_fu_521_stage0_real_we1;
    end else begin
        stage0_real_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        stage1_imag_address0 = zext_ln132_fu_1077_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        stage1_imag_address0 = zext_ln130_fu_718_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        stage1_imag_address0 = grp_fft32_Pipeline_stage1_loop_fu_521_stage1_imag_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        stage1_imag_address0 = grp_fft32_Pipeline_5_fu_501_stage1_imag_address0;
    end else begin
        stage1_imag_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        stage1_imag_address1 = zext_ln129_fu_1162_p1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        stage1_imag_address1 = zext_ln131_fu_1066_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        stage1_imag_address1 = grp_fft32_Pipeline_stage1_loop_fu_521_stage1_imag_address1;
    end else begin
        stage1_imag_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state48))) begin
        stage1_imag_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        stage1_imag_ce0 = grp_fft32_Pipeline_stage1_loop_fu_521_stage1_imag_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        stage1_imag_ce0 = grp_fft32_Pipeline_5_fu_501_stage1_imag_ce0;
    end else begin
        stage1_imag_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state48))) begin
        stage1_imag_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        stage1_imag_ce1 = grp_fft32_Pipeline_stage1_loop_fu_521_stage1_imag_ce1;
    end else begin
        stage1_imag_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        stage1_imag_d0 = grp_fft32_Pipeline_stage1_loop_fu_521_stage1_imag_d0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        stage1_imag_d0 = grp_fft32_Pipeline_5_fu_501_stage1_imag_d0;
    end else begin
        stage1_imag_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        stage1_imag_we0 = grp_fft32_Pipeline_stage1_loop_fu_521_stage1_imag_we0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        stage1_imag_we0 = grp_fft32_Pipeline_5_fu_501_stage1_imag_we0;
    end else begin
        stage1_imag_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        stage1_imag_we1 = grp_fft32_Pipeline_stage1_loop_fu_521_stage1_imag_we1;
    end else begin
        stage1_imag_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state48)) begin
        stage1_real_address0 = zext_ln132_fu_1077_p1;
    end else if ((1'b1 == ap_CS_fsm_state17)) begin
        stage1_real_address0 = zext_ln130_fu_718_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        stage1_real_address0 = grp_fft32_Pipeline_stage1_loop_fu_521_stage1_real_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        stage1_real_address0 = grp_fft32_Pipeline_5_fu_501_stage1_real_address0;
    end else begin
        stage1_real_address0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state51)) begin
        stage1_real_address1 = zext_ln129_fu_1162_p1;
    end else if ((1'b1 == ap_CS_fsm_state48)) begin
        stage1_real_address1 = zext_ln131_fu_1066_p1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        stage1_real_address1 = grp_fft32_Pipeline_stage1_loop_fu_521_stage1_real_address1;
    end else begin
        stage1_real_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state17) | (1'b1 == ap_CS_fsm_state48))) begin
        stage1_real_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        stage1_real_ce0 = grp_fft32_Pipeline_stage1_loop_fu_521_stage1_real_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        stage1_real_ce0 = grp_fft32_Pipeline_5_fu_501_stage1_real_ce0;
    end else begin
        stage1_real_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state51) | (1'b1 == ap_CS_fsm_state48))) begin
        stage1_real_ce1 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state10)) begin
        stage1_real_ce1 = grp_fft32_Pipeline_stage1_loop_fu_521_stage1_real_ce1;
    end else begin
        stage1_real_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        stage1_real_d0 = grp_fft32_Pipeline_stage1_loop_fu_521_stage1_real_d0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        stage1_real_d0 = grp_fft32_Pipeline_5_fu_501_stage1_real_d0;
    end else begin
        stage1_real_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        stage1_real_we0 = grp_fft32_Pipeline_stage1_loop_fu_521_stage1_real_we0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        stage1_real_we0 = grp_fft32_Pipeline_5_fu_501_stage1_real_we0;
    end else begin
        stage1_real_we0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state10)) begin
        stage1_real_we1 = grp_fft32_Pipeline_stage1_loop_fu_521_stage1_real_we1;
    end else begin
        stage1_real_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        stage2_imag_address0 = b_imag_reg_2255;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        stage2_imag_address0 = zext_ln151_fu_1580_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        stage2_imag_address0 = zext_ln132_reg_2002;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        stage2_imag_address0 = zext_ln130_reg_1885;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        stage2_imag_address0 = grp_fft32_Pipeline_output_loop_fu_552_stage2_imag_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        stage2_imag_address0 = grp_fft32_Pipeline_7_fu_507_stage2_imag_address0;
    end else begin
        stage2_imag_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80))) begin
        stage2_imag_address1 = a_imag_reg_2195;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        stage2_imag_address1 = zext_ln131_reg_1986;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        stage2_imag_address1 = zext_ln129_reg_2105;
    end else begin
        stage2_imag_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state53))) begin
        stage2_imag_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        stage2_imag_ce0 = grp_fft32_Pipeline_output_loop_fu_552_stage2_imag_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        stage2_imag_ce0 = grp_fft32_Pipeline_7_fu_507_stage2_imag_ce0;
    end else begin
        stage2_imag_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53))) begin
        stage2_imag_ce1 = 1'b1;
    end else begin
        stage2_imag_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        stage2_imag_d0 = sub_ln48_fu_1650_p2;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        stage2_imag_d0 = r_imag_12_reg_2172;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        stage2_imag_d0 = r_imag_10_fu_1278_p2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        stage2_imag_d0 = grp_fft32_Pipeline_7_fu_507_stage2_imag_d0;
    end else begin
        stage2_imag_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        stage2_imag_d1 = add_ln46_fu_1636_p2;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        stage2_imag_d1 = r_imag_11_reg_2162;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        stage2_imag_d1 = a_imag_2_fu_1264_p2;
    end else begin
        stage2_imag_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53))) begin
        stage2_imag_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        stage2_imag_we0 = grp_fft32_Pipeline_7_fu_507_stage2_imag_we0;
    end else begin
        stage2_imag_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53))) begin
        stage2_imag_we1 = 1'b1;
    end else begin
        stage2_imag_we1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        stage2_real_address0 = b_real_reg_2250;
    end else if ((1'b1 == ap_CS_fsm_state77)) begin
        stage2_real_address0 = zext_ln151_fu_1580_p1;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        stage2_real_address0 = zext_ln132_reg_2002;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        stage2_real_address0 = zext_ln130_reg_1885;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        stage2_real_address0 = grp_fft32_Pipeline_output_loop_fu_552_stage2_real_address0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        stage2_real_address0 = grp_fft32_Pipeline_7_fu_507_stage2_real_address0;
    end else begin
        stage2_real_address0 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80))) begin
        stage2_real_address1 = a_real_reg_2190;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        stage2_real_address1 = zext_ln131_reg_1986;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        stage2_real_address1 = zext_ln129_reg_2105;
    end else begin
        stage2_real_address1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state77) | (1'b1 == ap_CS_fsm_state53))) begin
        stage2_real_ce0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state82)) begin
        stage2_real_ce0 = grp_fft32_Pipeline_output_loop_fu_552_stage2_real_ce0;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        stage2_real_ce0 = grp_fft32_Pipeline_7_fu_507_stage2_real_ce0;
    end else begin
        stage2_real_ce0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state80) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53))) begin
        stage2_real_ce1 = 1'b1;
    end else begin
        stage2_real_ce1 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        stage2_real_d0 = sub_ln47_fu_1643_p2;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        stage2_real_d0 = r_real_12_reg_2167;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        stage2_real_d0 = r_real_10_fu_1271_p2;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        stage2_real_d0 = grp_fft32_Pipeline_7_fu_507_stage2_real_d0;
    end else begin
        stage2_real_d0 = 'bx;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_state81)) begin
        stage2_real_d1 = add_ln45_fu_1629_p2;
    end else if ((1'b1 == ap_CS_fsm_state54)) begin
        stage2_real_d1 = r_real_11_reg_2157;
    end else if ((1'b1 == ap_CS_fsm_state53)) begin
        stage2_real_d1 = a_real_2_fu_1257_p2;
    end else begin
        stage2_real_d1 = 'bx;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53))) begin
        stage2_real_we0 = 1'b1;
    end else if ((1'b1 == ap_CS_fsm_state6)) begin
        stage2_real_we0 = grp_fft32_Pipeline_7_fu_507_stage2_real_we0;
    end else begin
        stage2_real_we0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_fsm_state81) | (1'b1 == ap_CS_fsm_state54) | (1'b1 == ap_CS_fsm_state53))) begin
        stage2_real_we1 = 1'b1;
    end else begin
        stage2_real_we1 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            if (((ap_start == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end
        end
        ap_ST_fsm_state2 : begin
            if (((grp_fft32_Pipeline_1_fu_479_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state2))) begin
                ap_NS_fsm = ap_ST_fsm_state3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state2;
            end
        end
        ap_ST_fsm_state3 : begin
            ap_NS_fsm = ap_ST_fsm_state4;
        end
        ap_ST_fsm_state4 : begin
            if (((grp_fft32_Pipeline_input_loop_fu_487_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state4))) begin
                ap_NS_fsm = ap_ST_fsm_state5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state4;
            end
        end
        ap_ST_fsm_state5 : begin
            ap_NS_fsm = ap_ST_fsm_state6;
        end
        ap_ST_fsm_state6 : begin
            if (((1'b1 == ap_CS_fsm_state6) & (1'b0 == ap_block_state6_on_subcall_done))) begin
                ap_NS_fsm = ap_ST_fsm_state7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state6;
            end
        end
        ap_ST_fsm_state7 : begin
            ap_NS_fsm = ap_ST_fsm_state8;
        end
        ap_ST_fsm_state8 : begin
            if (((grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state8))) begin
                ap_NS_fsm = ap_ST_fsm_state9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state8;
            end
        end
        ap_ST_fsm_state9 : begin
            ap_NS_fsm = ap_ST_fsm_state10;
        end
        ap_ST_fsm_state10 : begin
            if (((grp_fft32_Pipeline_stage1_loop_fu_521_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state10))) begin
                ap_NS_fsm = ap_ST_fsm_state11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state10;
            end
        end
        ap_ST_fsm_state11 : begin
            if (((1'b1 == ap_CS_fsm_state11) & (icmp_ln110_fu_606_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state12 : begin
            if (((grp_fft32_Pipeline_8_fu_529_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state12))) begin
                ap_NS_fsm = ap_ST_fsm_state13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state12;
            end
        end
        ap_ST_fsm_state13 : begin
            ap_NS_fsm = ap_ST_fsm_state14;
        end
        ap_ST_fsm_state14 : begin
            ap_NS_fsm = ap_ST_fsm_state15;
        end
        ap_ST_fsm_state15 : begin
            ap_NS_fsm = ap_ST_fsm_state16;
        end
        ap_ST_fsm_state16 : begin
            ap_NS_fsm = ap_ST_fsm_state17;
        end
        ap_ST_fsm_state17 : begin
            if (((1'b1 == ap_CS_fsm_state17) & (icmp_ln122_fu_680_p2 == 1'd1))) begin
                ap_NS_fsm = ap_ST_fsm_state48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state18;
            end
        end
        ap_ST_fsm_state18 : begin
            ap_NS_fsm = ap_ST_fsm_state19;
        end
        ap_ST_fsm_state19 : begin
            ap_NS_fsm = ap_ST_fsm_state20;
        end
        ap_ST_fsm_state20 : begin
            ap_NS_fsm = ap_ST_fsm_state21;
        end
        ap_ST_fsm_state21 : begin
            ap_NS_fsm = ap_ST_fsm_state22;
        end
        ap_ST_fsm_state22 : begin
            ap_NS_fsm = ap_ST_fsm_state23;
        end
        ap_ST_fsm_state23 : begin
            ap_NS_fsm = ap_ST_fsm_state24;
        end
        ap_ST_fsm_state24 : begin
            ap_NS_fsm = ap_ST_fsm_state25;
        end
        ap_ST_fsm_state25 : begin
            ap_NS_fsm = ap_ST_fsm_state26;
        end
        ap_ST_fsm_state26 : begin
            ap_NS_fsm = ap_ST_fsm_state27;
        end
        ap_ST_fsm_state27 : begin
            ap_NS_fsm = ap_ST_fsm_state28;
        end
        ap_ST_fsm_state28 : begin
            ap_NS_fsm = ap_ST_fsm_state29;
        end
        ap_ST_fsm_state29 : begin
            ap_NS_fsm = ap_ST_fsm_state30;
        end
        ap_ST_fsm_state30 : begin
            ap_NS_fsm = ap_ST_fsm_state31;
        end
        ap_ST_fsm_state31 : begin
            ap_NS_fsm = ap_ST_fsm_state32;
        end
        ap_ST_fsm_state32 : begin
            ap_NS_fsm = ap_ST_fsm_state33;
        end
        ap_ST_fsm_state33 : begin
            ap_NS_fsm = ap_ST_fsm_state34;
        end
        ap_ST_fsm_state34 : begin
            ap_NS_fsm = ap_ST_fsm_state35;
        end
        ap_ST_fsm_state35 : begin
            ap_NS_fsm = ap_ST_fsm_state36;
        end
        ap_ST_fsm_state36 : begin
            ap_NS_fsm = ap_ST_fsm_state37;
        end
        ap_ST_fsm_state37 : begin
            ap_NS_fsm = ap_ST_fsm_state38;
        end
        ap_ST_fsm_state38 : begin
            ap_NS_fsm = ap_ST_fsm_state39;
        end
        ap_ST_fsm_state39 : begin
            ap_NS_fsm = ap_ST_fsm_state40;
        end
        ap_ST_fsm_state40 : begin
            ap_NS_fsm = ap_ST_fsm_state41;
        end
        ap_ST_fsm_state41 : begin
            ap_NS_fsm = ap_ST_fsm_state42;
        end
        ap_ST_fsm_state42 : begin
            ap_NS_fsm = ap_ST_fsm_state43;
        end
        ap_ST_fsm_state43 : begin
            ap_NS_fsm = ap_ST_fsm_state44;
        end
        ap_ST_fsm_state44 : begin
            ap_NS_fsm = ap_ST_fsm_state45;
        end
        ap_ST_fsm_state45 : begin
            ap_NS_fsm = ap_ST_fsm_state46;
        end
        ap_ST_fsm_state46 : begin
            ap_NS_fsm = ap_ST_fsm_state47;
        end
        ap_ST_fsm_state47 : begin
            if (((grp_generic_sincos_16_4_s_fu_545_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state47))) begin
                ap_NS_fsm = ap_ST_fsm_state17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state47;
            end
        end
        ap_ST_fsm_state48 : begin
            ap_NS_fsm = ap_ST_fsm_state49;
        end
        ap_ST_fsm_state49 : begin
            ap_NS_fsm = ap_ST_fsm_state50;
        end
        ap_ST_fsm_state50 : begin
            ap_NS_fsm = ap_ST_fsm_state51;
        end
        ap_ST_fsm_state51 : begin
            ap_NS_fsm = ap_ST_fsm_state52;
        end
        ap_ST_fsm_state52 : begin
            ap_NS_fsm = ap_ST_fsm_state53;
        end
        ap_ST_fsm_state53 : begin
            ap_NS_fsm = ap_ST_fsm_state54;
        end
        ap_ST_fsm_state54 : begin
            ap_NS_fsm = ap_ST_fsm_state11;
        end
        ap_ST_fsm_state55 : begin
            if (((icmp_ln145_fu_1318_p2 == 1'd1) & (1'b1 == ap_CS_fsm_state55))) begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state56;
            end
        end
        ap_ST_fsm_state56 : begin
            ap_NS_fsm = ap_ST_fsm_state57;
        end
        ap_ST_fsm_state57 : begin
            ap_NS_fsm = ap_ST_fsm_state58;
        end
        ap_ST_fsm_state58 : begin
            ap_NS_fsm = ap_ST_fsm_state59;
        end
        ap_ST_fsm_state59 : begin
            ap_NS_fsm = ap_ST_fsm_state60;
        end
        ap_ST_fsm_state60 : begin
            ap_NS_fsm = ap_ST_fsm_state61;
        end
        ap_ST_fsm_state61 : begin
            ap_NS_fsm = ap_ST_fsm_state62;
        end
        ap_ST_fsm_state62 : begin
            ap_NS_fsm = ap_ST_fsm_state63;
        end
        ap_ST_fsm_state63 : begin
            ap_NS_fsm = ap_ST_fsm_state64;
        end
        ap_ST_fsm_state64 : begin
            ap_NS_fsm = ap_ST_fsm_state65;
        end
        ap_ST_fsm_state65 : begin
            ap_NS_fsm = ap_ST_fsm_state66;
        end
        ap_ST_fsm_state66 : begin
            ap_NS_fsm = ap_ST_fsm_state67;
        end
        ap_ST_fsm_state67 : begin
            ap_NS_fsm = ap_ST_fsm_state68;
        end
        ap_ST_fsm_state68 : begin
            ap_NS_fsm = ap_ST_fsm_state69;
        end
        ap_ST_fsm_state69 : begin
            ap_NS_fsm = ap_ST_fsm_state70;
        end
        ap_ST_fsm_state70 : begin
            ap_NS_fsm = ap_ST_fsm_state71;
        end
        ap_ST_fsm_state71 : begin
            ap_NS_fsm = ap_ST_fsm_state72;
        end
        ap_ST_fsm_state72 : begin
            ap_NS_fsm = ap_ST_fsm_state73;
        end
        ap_ST_fsm_state73 : begin
            ap_NS_fsm = ap_ST_fsm_state74;
        end
        ap_ST_fsm_state74 : begin
            ap_NS_fsm = ap_ST_fsm_state75;
        end
        ap_ST_fsm_state75 : begin
            ap_NS_fsm = ap_ST_fsm_state76;
        end
        ap_ST_fsm_state76 : begin
            ap_NS_fsm = ap_ST_fsm_state77;
        end
        ap_ST_fsm_state77 : begin
            ap_NS_fsm = ap_ST_fsm_state78;
        end
        ap_ST_fsm_state78 : begin
            if (((grp_generic_sincos_16_4_s_fu_545_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state78))) begin
                ap_NS_fsm = ap_ST_fsm_state79;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state78;
            end
        end
        ap_ST_fsm_state79 : begin
            ap_NS_fsm = ap_ST_fsm_state80;
        end
        ap_ST_fsm_state80 : begin
            ap_NS_fsm = ap_ST_fsm_state81;
        end
        ap_ST_fsm_state81 : begin
            ap_NS_fsm = ap_ST_fsm_state55;
        end
        ap_ST_fsm_state82 : begin
            if (((grp_fft32_Pipeline_output_loop_fu_552_ap_done == 1'b1) & (1'b1 == ap_CS_fsm_state82))) begin
                ap_NS_fsm = ap_ST_fsm_state1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_state82;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign a_imag_2_fu_1264_p2 = (ci0_fu_1245_p2 + ai0_fu_1226_p2);

assign a_real_2_fu_1257_p2 = (cr0_fu_1241_p2 + ar0_fu_1221_p2);

assign add_ln122_fu_695_p2 = (k_1_reg_468 + 3'd1);

assign add_ln123_fu_836_p2 = ($signed(sub_ln123_1_fu_824_p2) + $signed(12'd4084));

assign add_ln145_fu_1324_p2 = (k_fu_230 + 5'd1);

assign add_ln147_fu_1422_p2 = ($signed(sub_ln147_1_fu_1410_p2) + $signed(12'd4084));

assign add_ln45_fu_1629_p2 = (stage2_real_q1 + t_real_fu_1611_p4);

assign add_ln46_fu_1636_p2 = (stage2_imag_q1 + t_imag_fu_1620_p4);

assign ai0_fu_1226_p2 = (reg_593 + r_imag_7_reg_2127);

assign ai1_fu_1236_p2 = (reg_593 - r_imag_7_reg_2127);

assign and_ln123_1_fu_976_p2 = (xor_ln123_1_fu_970_p2 & icmp_ln123_1_reg_1923);

assign and_ln123_fu_954_p2 = (xor_ln123_fu_949_p2 & icmp_ln123_2_reg_1934);

assign and_ln147_1_fu_1562_p2 = (xor_ln147_1_fu_1556_p2 & icmp_ln147_1_reg_2217);

assign and_ln147_fu_1540_p2 = (xor_ln147_fu_1535_p2 & icmp_ln147_2_reg_2228);

assign angle_10_fu_899_p1 = ashr_ln123_fu_894_p2[15:0];

assign angle_11_fu_903_p3 = bitcast_ln724_1_reg_1906[32'd63];

assign angle_12_fu_918_p3 = ((icmp_ln123_3_fu_885_p2[0:0] == 1'b1) ? angle_10_fu_899_p1 : select_ln123_2_fu_910_p3);

assign angle_14_fu_935_p3 = ((icmp_ln123_4_reg_1946[0:0] == 1'b1) ? shl_ln123_fu_930_p2 : 16'd0);

assign angle_15_fu_942_p3 = ((icmp_ln123_reg_1916[0:0] == 1'b1) ? 16'd0 : angle_14_fu_935_p3);

assign angle_16_fu_959_p3 = ((and_ln123_fu_954_p2[0:0] == 1'b1) ? angle_9_reg_1940 : angle_15_fu_942_p3);

assign angle_18_fu_981_p3 = ((and_ln123_1_fu_976_p2[0:0] == 1'b1) ? angle_12_fu_918_p3 : angle_16_fu_959_p3);

assign angle_19_fu_1567_p3 = ((and_ln147_1_fu_1562_p2[0:0] == 1'b1) ? angle_3_fu_1504_p3 : angle_7_fu_1545_p3);

assign angle_1_fu_1485_p1 = ashr_ln147_fu_1480_p2[15:0];

assign angle_2_fu_1489_p3 = bitcast_ln724_reg_2200[32'd63];

assign angle_3_fu_1504_p3 = ((icmp_ln147_3_fu_1471_p2[0:0] == 1'b1) ? angle_1_fu_1485_p1 : select_ln147_2_fu_1496_p3);

assign angle_5_fu_1521_p3 = ((icmp_ln147_4_reg_2240[0:0] == 1'b1) ? shl_ln147_fu_1516_p2 : 16'd0);

assign angle_6_fu_1528_p3 = ((icmp_ln147_reg_2210[0:0] == 1'b1) ? 16'd0 : angle_5_fu_1521_p3);

assign angle_7_fu_1545_p3 = ((and_ln147_fu_1540_p2[0:0] == 1'b1) ? angle_reg_2234 : angle_6_fu_1528_p3);

assign angle_9_fu_862_p1 = select_ln123_fu_810_p3[15:0];

assign angle_fu_1448_p1 = select_ln147_fu_1396_p3[15:0];

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_state10 = ap_CS_fsm[32'd9];

assign ap_CS_fsm_state11 = ap_CS_fsm[32'd10];

assign ap_CS_fsm_state12 = ap_CS_fsm[32'd11];

assign ap_CS_fsm_state13 = ap_CS_fsm[32'd12];

assign ap_CS_fsm_state14 = ap_CS_fsm[32'd13];

assign ap_CS_fsm_state15 = ap_CS_fsm[32'd14];

assign ap_CS_fsm_state16 = ap_CS_fsm[32'd15];

assign ap_CS_fsm_state17 = ap_CS_fsm[32'd16];

assign ap_CS_fsm_state18 = ap_CS_fsm[32'd17];

assign ap_CS_fsm_state19 = ap_CS_fsm[32'd18];

assign ap_CS_fsm_state2 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_state20 = ap_CS_fsm[32'd19];

assign ap_CS_fsm_state21 = ap_CS_fsm[32'd20];

assign ap_CS_fsm_state22 = ap_CS_fsm[32'd21];

assign ap_CS_fsm_state23 = ap_CS_fsm[32'd22];

assign ap_CS_fsm_state29 = ap_CS_fsm[32'd28];

assign ap_CS_fsm_state3 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_state30 = ap_CS_fsm[32'd29];

assign ap_CS_fsm_state36 = ap_CS_fsm[32'd35];

assign ap_CS_fsm_state37 = ap_CS_fsm[32'd36];

assign ap_CS_fsm_state4 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_state43 = ap_CS_fsm[32'd42];

assign ap_CS_fsm_state44 = ap_CS_fsm[32'd43];

assign ap_CS_fsm_state45 = ap_CS_fsm[32'd44];

assign ap_CS_fsm_state46 = ap_CS_fsm[32'd45];

assign ap_CS_fsm_state47 = ap_CS_fsm[32'd46];

assign ap_CS_fsm_state48 = ap_CS_fsm[32'd47];

assign ap_CS_fsm_state49 = ap_CS_fsm[32'd48];

assign ap_CS_fsm_state5 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_state50 = ap_CS_fsm[32'd49];

assign ap_CS_fsm_state51 = ap_CS_fsm[32'd50];

assign ap_CS_fsm_state52 = ap_CS_fsm[32'd51];

assign ap_CS_fsm_state53 = ap_CS_fsm[32'd52];

assign ap_CS_fsm_state54 = ap_CS_fsm[32'd53];

assign ap_CS_fsm_state55 = ap_CS_fsm[32'd54];

assign ap_CS_fsm_state56 = ap_CS_fsm[32'd55];

assign ap_CS_fsm_state57 = ap_CS_fsm[32'd56];

assign ap_CS_fsm_state58 = ap_CS_fsm[32'd57];

assign ap_CS_fsm_state59 = ap_CS_fsm[32'd58];

assign ap_CS_fsm_state6 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_state60 = ap_CS_fsm[32'd59];

assign ap_CS_fsm_state61 = ap_CS_fsm[32'd60];

assign ap_CS_fsm_state67 = ap_CS_fsm[32'd66];

assign ap_CS_fsm_state68 = ap_CS_fsm[32'd67];

assign ap_CS_fsm_state7 = ap_CS_fsm[32'd6];

assign ap_CS_fsm_state74 = ap_CS_fsm[32'd73];

assign ap_CS_fsm_state75 = ap_CS_fsm[32'd74];

assign ap_CS_fsm_state76 = ap_CS_fsm[32'd75];

assign ap_CS_fsm_state77 = ap_CS_fsm[32'd76];

assign ap_CS_fsm_state78 = ap_CS_fsm[32'd77];

assign ap_CS_fsm_state79 = ap_CS_fsm[32'd78];

assign ap_CS_fsm_state8 = ap_CS_fsm[32'd7];

assign ap_CS_fsm_state80 = ap_CS_fsm[32'd79];

assign ap_CS_fsm_state81 = ap_CS_fsm[32'd80];

assign ap_CS_fsm_state82 = ap_CS_fsm[32'd81];

assign ap_CS_fsm_state9 = ap_CS_fsm[32'd8];

always @ (*) begin
    ap_block_state6_on_subcall_done = ((grp_fft32_Pipeline_7_fu_507_ap_done == 1'b0) | (grp_fft32_Pipeline_5_fu_501_ap_done == 1'b0) | (grp_fft32_Pipeline_3_fu_495_ap_done == 1'b0));
end

assign ar0_fu_1221_p2 = (reg_588 + r_real_7_reg_2121);

assign ar1_fu_1231_p2 = (reg_588 - r_real_7_reg_2121);

assign ashr_ln123_fu_894_p2 = $signed(select_ln123_reg_1911) >>> zext_ln123_3_fu_890_p1;

assign ashr_ln147_fu_1480_p2 = $signed(select_ln147_reg_2205) >>> zext_ln147_3_fu_1476_p1;

assign base_fu_704_p3 = {{trunc_ln114_fu_701_p1}, {2'd0}};

assign bitcast_ln724_1_fu_758_p1 = reg_583;

assign bitcast_ln724_fu_1344_p1 = reg_583;

assign block_2_fu_612_p2 = (block_1_fu_146 + 4'd1);

assign ci0_fu_1245_p2 = (r_imag_9_reg_2151 + r_imag_8_reg_2139);

assign ci1_fu_1253_p2 = (r_imag_8_reg_2139 - r_imag_9_reg_2151);

assign cr0_fu_1241_p2 = (r_real_9_reg_2145 + r_real_8_reg_2133);

assign cr1_fu_1249_p2 = (r_real_8_reg_2133 - r_real_9_reg_2145);

assign group_cast_fu_652_p1 = group_fu_642_p4;

assign group_fu_642_p4 = {{block_1_fu_146[2:1]}};

assign grp_fft32_Pipeline_1_fu_479_ap_start = grp_fft32_Pipeline_1_fu_479_ap_start_reg;

assign grp_fft32_Pipeline_3_fu_495_ap_start = grp_fft32_Pipeline_3_fu_495_ap_start_reg;

assign grp_fft32_Pipeline_5_fu_501_ap_start = grp_fft32_Pipeline_5_fu_501_ap_start_reg;

assign grp_fft32_Pipeline_7_fu_507_ap_start = grp_fft32_Pipeline_7_fu_507_ap_start_reg;

assign grp_fft32_Pipeline_8_fu_529_ap_start = grp_fft32_Pipeline_8_fu_529_ap_start_reg;

assign grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_ap_start = grp_fft32_Pipeline_bit_rev_assign_loop_fu_513_ap_start_reg;

assign grp_fft32_Pipeline_input_loop_fu_487_ap_start = grp_fft32_Pipeline_input_loop_fu_487_ap_start_reg;

assign grp_fft32_Pipeline_output_loop_fu_552_ap_start = grp_fft32_Pipeline_output_loop_fu_552_ap_start_reg;

assign grp_fft32_Pipeline_stage1_loop_fu_521_ap_start = grp_fft32_Pipeline_stage1_loop_fu_521_ap_start_reg;

assign grp_fu_1657_p0 = sext_ln10_6_fu_1091_p1;

assign grp_fu_1657_p1 = sext_ln10_7_fu_1095_p1;

assign grp_fu_1665_p0 = sext_ln10_7_fu_1095_p1;

assign grp_fu_1665_p1 = sext_ln10_4_fu_1083_p1;

assign grp_fu_1673_p1 = sext_ln10_11_fu_1119_p1;

assign grp_fu_1681_p0 = sext_ln10_11_fu_1119_p1;

assign grp_fu_1689_p1 = sext_ln10_15_fu_1131_p1;

assign grp_fu_1697_p0 = sext_ln10_15_fu_1131_p1;

assign grp_fu_1705_p1 = sext_ln10_3_fu_1594_p1;

assign grp_fu_1713_p1 = sext_ln10_3_fu_1594_p1;

assign grp_generic_sincos_16_4_s_fu_545_ap_start = grp_generic_sincos_16_4_s_fu_545_ap_start_reg;

assign icmp_ln110_fu_606_p2 = ((block_1_fu_146 == 4'd8) ? 1'b1 : 1'b0);

assign icmp_ln122_fu_680_p2 = ((k_1_reg_468 == 3'd4) ? 1'b1 : 1'b0);

assign icmp_ln123_1_fu_830_p2 = (($signed(sub_ln123_1_fu_824_p2) > $signed(12'd12)) ? 1'b1 : 1'b0);

assign icmp_ln123_2_fu_856_p2 = ((sub_ln123_1_fu_824_p2 == 12'd12) ? 1'b1 : 1'b0);

assign icmp_ln123_3_fu_885_p2 = ((select_ln123_1_reg_1928 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln123_4_fu_876_p2 = ((tmp_5_fu_866_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln123_fu_818_p2 = ((trunc_ln123_1_fu_762_p1 == 63'd0) ? 1'b1 : 1'b0);

assign icmp_ln124_1_fu_998_p2 = ((trunc_ln123_reg_1862 == 2'd2) ? 1'b1 : 1'b0);

assign icmp_ln124_fu_993_p2 = ((trunc_ln123_reg_1862 == 2'd1) ? 1'b1 : 1'b0);

assign icmp_ln145_fu_1318_p2 = ((k_fu_230 == 5'd16) ? 1'b1 : 1'b0);

assign icmp_ln147_1_fu_1416_p2 = (($signed(sub_ln147_1_fu_1410_p2) > $signed(12'd12)) ? 1'b1 : 1'b0);

assign icmp_ln147_2_fu_1442_p2 = ((sub_ln147_1_fu_1410_p2 == 12'd12) ? 1'b1 : 1'b0);

assign icmp_ln147_3_fu_1471_p2 = ((select_ln147_1_reg_2222 < 12'd54) ? 1'b1 : 1'b0);

assign icmp_ln147_4_fu_1462_p2 = ((tmp_2_fu_1452_p4 == 8'd0) ? 1'b1 : 1'b0);

assign icmp_ln147_fu_1404_p2 = ((trunc_ln147_1_fu_1348_p1 == 63'd0) ? 1'b1 : 1'b0);

assign mul_ln10_2_fu_1099_p0 = sext_ln10_4_fu_1083_p1;

assign mul_ln10_2_fu_1099_p1 = sext_ln10_5_fu_1087_p1;

assign mul_ln10_4_fu_1139_p0 = sext_ln10_8_reg_2044;

assign mul_ln10_4_fu_1139_p1 = sext_ln10_9_fu_1135_p1;

assign mul_ln10_6_fu_1152_p0 = sext_ln10_12_reg_2067;

assign mul_ln10_6_fu_1152_p1 = sext_ln10_13_fu_1149_p1;

assign mul_ln10_fu_1601_p0 = sext_ln10_reg_2265;

assign mul_ln10_fu_1601_p1 = sext_ln10_1_fu_1598_p1;

assign mul_ln11_1_fu_1606_p0 = sext_ln10_2_reg_2271;

assign mul_ln11_1_fu_1606_p1 = sext_ln10_1_fu_1598_p1;

assign mul_ln11_2_fu_1105_p0 = sext_ln10_6_fu_1091_p1;

assign mul_ln11_2_fu_1105_p1 = sext_ln10_5_fu_1087_p1;

assign mul_ln11_4_fu_1144_p0 = sext_ln10_10_reg_2050;

assign mul_ln11_4_fu_1144_p1 = sext_ln10_9_fu_1135_p1;

assign mul_ln11_6_fu_1157_p0 = sext_ln10_14_reg_2073;

assign mul_ln11_6_fu_1157_p1 = sext_ln10_13_fu_1149_p1;

assign or_ln123_fu_966_p2 = (icmp_ln123_reg_1916 | icmp_ln123_2_reg_1934);

assign or_ln124_fu_1003_p2 = (icmp_ln124_fu_993_p2 | icmp_ln124_1_fu_998_p2);

assign or_ln130_fu_712_p2 = (base_fu_704_p3 | 5'd1);

assign or_ln131_fu_1061_p2 = (base_reg_1878 | 5'd2);

assign or_ln132_fu_1072_p2 = (base_reg_1878 | 5'd3);

assign or_ln147_fu_1552_p2 = (icmp_ln147_reg_2210 | icmp_ln147_2_reg_2228);

assign out_stream_din = grp_fft32_Pipeline_output_loop_fu_552_out_stream_din;

assign r_imag_10_fu_1278_p2 = (ai1_fu_1236_p2 - cr1_fu_1249_p2);

assign r_imag_11_fu_1291_p2 = (ai0_fu_1226_p2 - ci0_fu_1245_p2);

assign r_imag_12_fu_1303_p2 = (cr1_fu_1249_p2 + ai1_fu_1236_p2);

assign r_real_10_fu_1271_p2 = (ci1_fu_1253_p2 + ar1_fu_1231_p2);

assign r_real_11_fu_1285_p2 = (ar0_fu_1221_p2 - cr0_fu_1241_p2);

assign r_real_12_fu_1297_p2 = (ar1_fu_1231_p2 - ci1_fu_1253_p2);

assign select_ln123_1_fu_848_p3 = ((icmp_ln123_1_fu_830_p2[0:0] == 1'b1) ? add_ln123_fu_836_p2 : sub_ln123_2_fu_842_p2);

assign select_ln123_2_fu_910_p3 = ((angle_11_fu_903_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln123_fu_810_p3 = ((tmp_3_fu_766_p3[0:0] == 1'b1) ? sub_ln123_fu_804_p2 : zext_ln123_2_fu_800_p1);

assign select_ln147_1_fu_1434_p3 = ((icmp_ln147_1_fu_1416_p2[0:0] == 1'b1) ? add_ln147_fu_1422_p2 : sub_ln147_2_fu_1428_p2);

assign select_ln147_2_fu_1496_p3 = ((angle_2_fu_1489_p3[0:0] == 1'b1) ? 16'd65535 : 16'd0);

assign select_ln147_fu_1396_p3 = ((tmp_fu_1352_p3[0:0] == 1'b1) ? sub_ln147_fu_1390_p2 : zext_ln147_2_fu_1386_p1);

assign sext_ln10_10_fu_1115_p1 = w_imag_261_3_reg_418;

assign sext_ln10_11_fu_1119_p1 = $signed(stage1_imag_q1);

assign sext_ln10_12_fu_1123_p1 = w_real_330_3_reg_438;

assign sext_ln10_13_fu_1149_p1 = $signed(x_real_3_load_reg_2062);

assign sext_ln10_14_fu_1127_p1 = w_imag_362_3_reg_408;

assign sext_ln10_15_fu_1131_p1 = $signed(stage1_imag_q0);

assign sext_ln10_1_fu_1598_p1 = $signed(outcos_reg_2260);

assign sext_ln10_2_fu_1590_p0 = stage2_imag_q0;

assign sext_ln10_2_fu_1590_p1 = sext_ln10_2_fu_1590_p0;

assign sext_ln10_3_fu_1594_p1 = $signed(grp_generic_sincos_16_4_s_fu_545_ap_return_0);

assign sext_ln10_4_fu_1083_p1 = w_real_128_3_reg_458;

assign sext_ln10_5_fu_1087_p1 = $signed(reg_588);

assign sext_ln10_6_fu_1091_p1 = w_imag_160_3_reg_428;

assign sext_ln10_7_fu_1095_p1 = $signed(reg_593);

assign sext_ln10_8_fu_1111_p1 = w_real_229_3_reg_448;

assign sext_ln10_9_fu_1135_p1 = $signed(reg_588);

assign sext_ln10_fu_1586_p0 = stage2_real_q0;

assign sext_ln10_fu_1586_p1 = sext_ln10_fu_1586_p0;

assign sext_ln123_fu_882_p1 = select_ln123_1_reg_1928;

assign sext_ln123cast_fu_926_p1 = sext_ln123_fu_882_p1[15:0];

assign sext_ln124_fu_989_p1 = $signed(grp_generic_sincos_16_4_s_fu_545_ap_return_1);

assign sext_ln125_fu_1033_p1 = $signed(grp_generic_sincos_16_4_s_fu_545_ap_return_0);

assign sext_ln147_fu_1468_p1 = select_ln147_1_reg_2222;

assign sext_ln147cast_fu_1512_p1 = sext_ln147_fu_1468_p1[15:0];

assign shl_ln123_fu_930_p2 = angle_9_reg_1940 << sext_ln123cast_fu_926_p1;

assign shl_ln147_fu_1516_p2 = angle_reg_2234 << sext_ln147cast_fu_1512_p1;

assign sub_ln123_1_fu_824_p2 = (12'd1075 - zext_ln123_fu_784_p1);

assign sub_ln123_2_fu_842_p2 = (12'd12 - sub_ln123_1_fu_824_p2);

assign sub_ln123_fu_804_p2 = (54'd0 - zext_ln123_2_fu_800_p1);

assign sub_ln147_1_fu_1410_p2 = (12'd1075 - zext_ln147_fu_1370_p1);

assign sub_ln147_2_fu_1428_p2 = (12'd12 - sub_ln147_1_fu_1410_p2);

assign sub_ln147_fu_1390_p2 = (54'd0 - zext_ln147_2_fu_1386_p1);

assign sub_ln47_fu_1643_p2 = (stage2_real_q1 - t_real_fu_1611_p4);

assign sub_ln48_fu_1650_p2 = (stage2_imag_q1 - t_imag_fu_1620_p4);

assign t_imag_fu_1620_p4 = {{grp_fu_1713_p3[27:12]}};

assign t_real_fu_1611_p4 = {{grp_fu_1705_p3[27:12]}};

assign tmp_1_fu_774_p4 = {{bitcast_ln724_1_fu_758_p1[62:52]}};

assign tmp_2_fu_1452_p4 = {{select_ln147_1_fu_1434_p3[11:4]}};

assign tmp_3_fu_766_p3 = bitcast_ln724_1_fu_758_p1[32'd63];

assign tmp_5_fu_866_p4 = {{select_ln123_1_fu_848_p3[11:4]}};

assign tmp_fu_1352_p3 = bitcast_ln724_fu_1344_p1[32'd63];

assign tmp_s_fu_1360_p4 = {{bitcast_ln724_fu_1344_p1[62:52]}};

assign trunc_ln114_fu_701_p1 = block_1_fu_146[2:0];

assign trunc_ln123_1_fu_762_p1 = bitcast_ln724_1_fu_758_p1[62:0];

assign trunc_ln123_2_fu_788_p1 = bitcast_ln724_1_fu_758_p1[51:0];

assign trunc_ln123_fu_686_p1 = k_1_reg_468[1:0];

assign trunc_ln147_1_fu_1348_p1 = bitcast_ln724_fu_1344_p1[62:0];

assign trunc_ln147_2_fu_1374_p1 = bitcast_ln724_fu_1344_p1[51:0];

assign trunc_ln147_fu_1330_p1 = k_fu_230[3:0];

assign w_imag_3_7_fu_1045_p3 = ((icmp_ln124_1_fu_998_p2[0:0] == 1'b1) ? sext_ln125_fu_1033_p1 : w_imag_261_3_reg_418);

assign w_imag_3_8_fu_1053_p3 = ((icmp_ln124_fu_993_p2[0:0] == 1'b1) ? sext_ln125_fu_1033_p1 : w_imag_160_3_reg_428);

assign w_imag_3_fu_1037_p3 = ((or_ln124_fu_1003_p2[0:0] == 1'b1) ? w_imag_362_3_reg_408 : sext_ln125_fu_1033_p1);

assign w_real_3_7_fu_1017_p3 = ((icmp_ln124_1_fu_998_p2[0:0] == 1'b1) ? sext_ln124_fu_989_p1 : w_real_229_3_reg_448);

assign w_real_3_8_fu_1025_p3 = ((icmp_ln124_fu_993_p2[0:0] == 1'b1) ? sext_ln124_fu_989_p1 : w_real_128_3_reg_458);

assign w_real_3_fu_1009_p3 = ((or_ln124_fu_1003_p2[0:0] == 1'b1) ? w_real_330_3_reg_438 : sext_ln124_fu_989_p1);

assign xor_ln123_1_fu_970_p2 = (or_ln123_fu_966_p2 ^ 1'd1);

assign xor_ln123_fu_949_p2 = (icmp_ln123_reg_1916 ^ 1'd1);

assign xor_ln147_1_fu_1556_p2 = (or_ln147_fu_1552_p2 ^ 1'd1);

assign xor_ln147_fu_1535_p2 = (icmp_ln147_reg_2210 ^ 1'd1);

assign xor_ln151_fu_1575_p2 = (k_2_reg_2177 ^ 5'd16);

assign zext_ln123_1_fu_690_p1 = trunc_ln123_fu_686_p1;

assign zext_ln123_2_cast_fu_792_p3 = {{1'd1}, {trunc_ln123_2_fu_788_p1}};

assign zext_ln123_2_fu_800_p1 = zext_ln123_2_cast_fu_792_p3;

assign zext_ln123_3_fu_890_p1 = $unsigned(sext_ln123_fu_882_p1);

assign zext_ln123_fu_784_p1 = tmp_1_fu_774_p4;

assign zext_ln129_fu_1162_p1 = base_reg_1878;

assign zext_ln130_fu_718_p1 = or_ln130_fu_712_p2;

assign zext_ln131_fu_1066_p1 = or_ln131_fu_1061_p2;

assign zext_ln132_fu_1077_p1 = or_ln132_fu_1072_p2;

assign zext_ln145_fu_1312_p1 = k_fu_230;

assign zext_ln147_1_fu_1334_p1 = trunc_ln147_fu_1330_p1;

assign zext_ln147_2_cast_fu_1378_p3 = {{1'd1}, {trunc_ln147_2_fu_1374_p1}};

assign zext_ln147_2_fu_1386_p1 = zext_ln147_2_cast_fu_1378_p3;

assign zext_ln147_3_fu_1476_p1 = $unsigned(sext_ln147_fu_1468_p1);

assign zext_ln147_fu_1370_p1 = tmp_s_fu_1360_p4;

assign zext_ln151_fu_1580_p1 = xor_ln151_fu_1575_p2;

always @ (posedge ap_clk) begin
    base_reg_1878[1:0] <= 2'b00;
    zext_ln130_reg_1885[1:0] <= 2'b01;
    zext_ln130_reg_1885[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln131_reg_1986[1:0] <= 2'b10;
    zext_ln131_reg_1986[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln132_reg_2002[1:0] <= 2'b11;
    zext_ln132_reg_2002[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
    zext_ln129_reg_2105[1:0] <= 2'b00;
    zext_ln129_reg_2105[63:5] <= 59'b00000000000000000000000000000000000000000000000000000000000;
end

endmodule //fft32
