

================================================================
== Vitis HLS Report for 'DNN_Pipeline_VITIS_LOOP_153_11'
================================================================
* Date:           Fri Jun  2 02:54:13 2023

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        DNN
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  30.00 ns|  21.295 ns|     8.10 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.540 us|  0.540 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_153_11  |       16|       16|         8|          1|          1|    10|       yes|
        +---------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 1 2 3 4 5 6 7 8 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.32>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 11 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%s_reload_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %s_reload"   --->   Operation 12 'read' 's_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (1.58ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 14 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%i_2 = load i4 %i" [DNN.cpp:153]   --->   Operation 15 'load' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 16 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (1.30ns)   --->   "%icmp_ln153 = icmp_eq  i4 %i_2, i4 10" [DNN.cpp:153]   --->   Operation 17 'icmp' 'icmp_ln153' <Predicate = true> <Delay = 1.30> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.30> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 10, i64 10, i64 10"   --->   Operation 18 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.73ns)   --->   "%add_ln153 = add i4 %i_2, i4 1" [DNN.cpp:153]   --->   Operation 19 'add' 'add_ln153' <Predicate = true> <Delay = 1.73> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.73> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln153 = br i1 %icmp_ln153, void %.split2, void %.preheader.preheader.exitStub" [DNN.cpp:153]   --->   Operation 20 'br' 'br_ln153' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%i_7_cast = zext i4 %i_2" [DNN.cpp:153]   --->   Operation 21 'zext' 'i_7_cast' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%temp_output_addr = getelementptr i32 %temp_output, i64 0, i64 %i_7_cast" [DNN.cpp:154]   --->   Operation 22 'getelementptr' 'temp_output_addr' <Predicate = (!icmp_ln153)> <Delay = 0.00>
ST_1 : Operation 23 [2/2] (2.32ns)   --->   "%temp_output_load = load i4 %temp_output_addr" [DNN.cpp:154]   --->   Operation 23 'load' 'temp_output_load' <Predicate = (!icmp_ln153)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_1 : Operation 24 [1/1] (1.58ns)   --->   "%store_ln153 = store i4 %add_ln153, i4 %i" [DNN.cpp:153]   --->   Operation 24 'store' 'store_ln153' <Predicate = (!icmp_ln153)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 21.2>
ST_2 : Operation 25 [1/2] (2.32ns)   --->   "%temp_output_load = load i4 %temp_output_addr" [DNN.cpp:154]   --->   Operation 25 'load' 'temp_output_load' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_2 : Operation 26 [7/7] (18.9ns)   --->   "%div = fdiv i32 %temp_output_load, i32 %s_reload_read" [DNN.cpp:154]   --->   Operation 26 'fdiv' 'div' <Predicate = true> <Delay = 18.9> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 18.9> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 18.9>
ST_3 : Operation 27 [6/7] (18.9ns)   --->   "%div = fdiv i32 %temp_output_load, i32 %s_reload_read" [DNN.cpp:154]   --->   Operation 27 'fdiv' 'div' <Predicate = true> <Delay = 18.9> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 18.9> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 18.9>
ST_4 : Operation 28 [5/7] (18.9ns)   --->   "%div = fdiv i32 %temp_output_load, i32 %s_reload_read" [DNN.cpp:154]   --->   Operation 28 'fdiv' 'div' <Predicate = true> <Delay = 18.9> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 18.9> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 18.9>
ST_5 : Operation 29 [4/7] (18.9ns)   --->   "%div = fdiv i32 %temp_output_load, i32 %s_reload_read" [DNN.cpp:154]   --->   Operation 29 'fdiv' 'div' <Predicate = true> <Delay = 18.9> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 18.9> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 18.9>
ST_6 : Operation 30 [3/7] (18.9ns)   --->   "%div = fdiv i32 %temp_output_load, i32 %s_reload_read" [DNN.cpp:154]   --->   Operation 30 'fdiv' 'div' <Predicate = true> <Delay = 18.9> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 18.9> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 18.9>
ST_7 : Operation 31 [2/7] (18.9ns)   --->   "%div = fdiv i32 %temp_output_load, i32 %s_reload_read" [DNN.cpp:154]   --->   Operation 31 'fdiv' 'div' <Predicate = true> <Delay = 18.9> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 18.9> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 37 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 37 'ret' 'ret_ln0' <Predicate = (icmp_ln153)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 21.2>
ST_8 : Operation 32 [1/1] (0.00ns)   --->   "%specloopname_ln153 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [DNN.cpp:153]   --->   Operation 32 'specloopname' 'specloopname_ln153' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 33 [1/7] (18.9ns)   --->   "%div = fdiv i32 %temp_output_load, i32 %s_reload_read" [DNN.cpp:154]   --->   Operation 33 'fdiv' 'div' <Predicate = true> <Delay = 18.9> <CoreInst = "FDiv">   --->   Core 20 'FDiv' <Latency = 6> <II = 1> <Delay = 18.9> <FuncUnit> <Opcode : 'fdiv' 'frem'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 34 [1/1] (0.00ns)   --->   "%output_addr = getelementptr i32 %output_r, i64 0, i64 %i_7_cast" [DNN.cpp:154]   --->   Operation 34 'getelementptr' 'output_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 35 [1/1] (2.32ns)   --->   "%store_ln154 = store i32 %div, i4 %output_addr" [DNN.cpp:154]   --->   Operation 35 'store' 'store_ln154' <Predicate = true> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 10> <RAM>
ST_8 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln0 = br void %.preheader1"   --->   Operation 36 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 30ns, clock uncertainty: 8.1ns.

 <State 1>: 3.32ns
The critical path consists of the following:
	'alloca' operation ('i') [4]  (0 ns)
	'load' operation ('i', DNN.cpp:153) on local variable 'i' [9]  (0 ns)
	'add' operation ('add_ln153', DNN.cpp:153) [13]  (1.74 ns)
	'store' operation ('store_ln153', DNN.cpp:153) of variable 'add_ln153', DNN.cpp:153 on local variable 'i' [23]  (1.59 ns)

 <State 2>: 21.3ns
The critical path consists of the following:
	'load' operation ('temp_output_load', DNN.cpp:154) on array 'temp_output' [19]  (2.32 ns)
	'fdiv' operation ('div', DNN.cpp:154) [20]  (19 ns)

 <State 3>: 19ns
The critical path consists of the following:
	'fdiv' operation ('div', DNN.cpp:154) [20]  (19 ns)

 <State 4>: 19ns
The critical path consists of the following:
	'fdiv' operation ('div', DNN.cpp:154) [20]  (19 ns)

 <State 5>: 19ns
The critical path consists of the following:
	'fdiv' operation ('div', DNN.cpp:154) [20]  (19 ns)

 <State 6>: 19ns
The critical path consists of the following:
	'fdiv' operation ('div', DNN.cpp:154) [20]  (19 ns)

 <State 7>: 19ns
The critical path consists of the following:
	'fdiv' operation ('div', DNN.cpp:154) [20]  (19 ns)

 <State 8>: 21.3ns
The critical path consists of the following:
	'fdiv' operation ('div', DNN.cpp:154) [20]  (19 ns)
	'store' operation ('store_ln154', DNN.cpp:154) of variable 'div', DNN.cpp:154 on array 'output_r' [22]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
