

================================================================
== Vivado HLS Report for 'danke_core'
================================================================
* Date:           Sat Dec 15 17:50:47 2018

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        danke_core
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      8.58|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|  4 ~ 40  |          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 56
* Pipeline: 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!halted_V_read)
3 --> 
	4  / true
4 --> 
	5  / (opcode_V == 4)
	6  / (opcode_V == 3)
	8  / (opcode_V == 2)
	15  / (opcode_V == 0 & intop_V == 4) | (opcode_V == 0 & intop_V == 5) | (opcode_V == 1 & intop_V == 4) | (opcode_V == 0 & intop_V == 6) | (opcode_V == 1 & intop_V == 5) | (opcode_V == 0 & intop_V == 7) | (opcode_V == 1 & intop_V == 6) | (opcode_V == 0 & intop_V == 8) | (opcode_V == 1 & intop_V == 7) | (opcode_V == 0 & intop_V == 9) | (opcode_V == 1 & intop_V == 8) | (opcode_V == 0 & intop_V == 10) | (opcode_V == 1 & intop_V == 9) | (opcode_V == 0 & intop_V == 11) | (opcode_V == 1 & intop_V == 10) | (opcode_V == 0 & intop_V == 12) | (opcode_V == 1 & intop_V == 11) | (opcode_V == 1 & intop_V == 12)
	16  / (opcode_V == 0 & intop_V == 3) | (opcode_V == 1 & intop_V == 3)
	52  / (opcode_V == 0 & intop_V == 2) | (opcode_V == 1 & intop_V == 2)
	55  / (opcode_V == 0 & intop_V == 0) | (opcode_V == 0 & intop_V == 1) | (opcode_V == 1 & intop_V == 0) | (opcode_V == 1 & intop_V == 1)
	56  / (opcode_V == 5) | (opcode_V == 6) | (opcode_V == 7) | (opcode_V == 0 & intop_V == 15) | (opcode_V == 1 & intop_V == 15)
	9  / (opcode_V == 0 & intop_V == 14 & !tmp_15) | (opcode_V == 1 & intop_V == 14 & !tmp_15)
	10  / (opcode_V == 0 & intop_V == 14 & tmp_15) | (opcode_V == 1 & intop_V == 14 & tmp_15)
	12  / (opcode_V == 0 & intop_V == 13 & !tmp_14) | (opcode_V == 1 & intop_V == 13 & !tmp_14)
	13  / (opcode_V == 0 & intop_V == 13 & tmp_14) | (opcode_V == 1 & intop_V == 13 & tmp_14)
5 --> 
	56  / true
6 --> 
	7  / true
7 --> 
	56  / true
8 --> 
	56  / true
9 --> 
	56  / true
10 --> 
	11  / true
11 --> 
	56  / true
12 --> 
	56  / true
13 --> 
	14  / true
14 --> 
	56  / true
15 --> 
	56  / (intop_V == 4) | (intop_V == 5) | (intop_V == 6) | (intop_V == 7) | (intop_V == 8) | (intop_V == 9) | (intop_V == 10) | (intop_V == 11) | (intop_V == 12)
16 --> 
	17  / true
17 --> 
	18  / true
18 --> 
	19  / true
19 --> 
	20  / true
20 --> 
	21  / true
21 --> 
	22  / true
22 --> 
	23  / true
23 --> 
	24  / true
24 --> 
	25  / true
25 --> 
	26  / true
26 --> 
	27  / true
27 --> 
	28  / true
28 --> 
	29  / true
29 --> 
	30  / true
30 --> 
	31  / true
31 --> 
	32  / true
32 --> 
	33  / true
33 --> 
	34  / true
34 --> 
	35  / true
35 --> 
	36  / true
36 --> 
	37  / true
37 --> 
	38  / true
38 --> 
	39  / true
39 --> 
	40  / true
40 --> 
	41  / true
41 --> 
	42  / true
42 --> 
	43  / true
43 --> 
	44  / true
44 --> 
	45  / true
45 --> 
	46  / true
46 --> 
	47  / true
47 --> 
	48  / true
48 --> 
	49  / true
49 --> 
	50  / true
50 --> 
	51  / true
51 --> 
	56  / true
52 --> 
	53  / true
53 --> 
	54  / true
54 --> 
	56  / true
55 --> 
	56  / (intop_V == 0) | (intop_V == 1)
56 --> 
	2  / true
* FSM state operations: 

 <State 1>: 3.25ns
ST_1: t_V (5)  [1/1] 0.00ns
arrayctor.loop1.preheader:0  %t_V = alloca i32

ST_1: StgValue_58 (6)  [1/1] 0.00ns
arrayctor.loop1.preheader:1  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i25]* %instruction_memory_V), !map !119

ST_1: StgValue_59 (7)  [1/1] 0.00ns
arrayctor.loop1.preheader:2  call void (...)* @_ssdm_op_SpecBitsMap([1024 x i32]* %data_memory_V), !map !125

ST_1: StgValue_60 (8)  [1/1] 0.00ns
arrayctor.loop1.preheader:3  call void (...)* @_ssdm_op_SpecBitsMap(i1* %halted_V), !map !129

ST_1: StgValue_61 (9)  [1/1] 0.00ns
arrayctor.loop1.preheader:4  call void (...)* @_ssdm_op_SpecBitsMap(i32* %core_id), !map !133

ST_1: StgValue_62 (10)  [1/1] 0.00ns
arrayctor.loop1.preheader:5  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @danke_core_str) nounwind

ST_1: regfile_V (11)  [1/1] 0.00ns  loc: danke.cpp:11
arrayctor.loop1.preheader:6  %regfile_V = alloca [32 x i32], align 4

ST_1: special_regfile_V (12)  [1/1] 0.00ns  loc: danke.cpp:12
arrayctor.loop1.preheader:7  %special_regfile_V = alloca [32 x i32], align 4

ST_1: core_id_read (13)  [1/1] 0.00ns  loc: danke.cpp:14
arrayctor.loop1.preheader:8  %core_id_read = call i32 @_ssdm_op_Read.ap_auto.i32P(i32* %core_id)

ST_1: special_regfile_V_ad (14)  [1/1] 0.00ns  loc: danke.cpp:14
arrayctor.loop1.preheader:9  %special_regfile_V_ad = getelementptr [32 x i32]* %special_regfile_V, i64 0, i64 0

ST_1: StgValue_67 (15)  [1/1] 3.25ns  loc: danke.cpp:14
arrayctor.loop1.preheader:10  store i32 %core_id_read, i32* %special_regfile_V_ad, align 16

ST_1: StgValue_68 (16)  [1/1] 0.00ns  loc: danke.cpp:19
arrayctor.loop1.preheader:11  br label %.backedge


 <State 2>: 3.25ns
ST_2: halted_V_read (18)  [1/1] 0.00ns  loc: danke.cpp:19
.backedge:0  %halted_V_read = call i1 @_ssdm_op_Read.ap_auto.i1P(i1* %halted_V)

ST_2: StgValue_70 (19)  [1/1] 0.00ns  loc: danke.cpp:19
.backedge:1  br i1 %halted_V_read, label %22, label %_ifconv

ST_2: t_V_load_1 (21)  [1/1] 0.00ns  loc: danke.cpp:25
_ifconv:0  %t_V_load_1 = load i32* %t_V

ST_2: tmp (22)  [1/1] 0.00ns  loc: danke.cpp:25
_ifconv:1  %tmp = sext i32 %t_V_load_1 to i64

ST_2: instruction_memory_V_1 (23)  [1/1] 0.00ns  loc: danke.cpp:25
_ifconv:2  %instruction_memory_V_1 = getelementptr [1024 x i25]* %instruction_memory_V, i64 0, i64 %tmp

ST_2: ir_V (24)  [2/2] 3.25ns  loc: danke.cpp:25
_ifconv:3  %ir_V = load i25* %instruction_memory_V_1, align 4

ST_2: StgValue_75 (183)  [1/1] 0.00ns  loc: danke.cpp:157
:0  ret void


 <State 3>: 8.58ns
ST_3: ir_V (24)  [1/2] 3.25ns  loc: danke.cpp:25
_ifconv:3  %ir_V = load i25* %instruction_memory_V_1, align 4

ST_3: opcode_V (25)  [1/1] 0.00ns  loc: danke.cpp:31
_ifconv:4  %opcode_V = call i3 @_ssdm_op_PartSelect.i3.i25.i32.i32(i25 %ir_V, i32 22, i32 24)

ST_3: sr1_V (26)  [1/1] 0.00ns  loc: danke.cpp:33
_ifconv:5  %sr1_V = call i6 @_ssdm_op_PartSelect.i6.i25.i32.i32(i25 %ir_V, i32 16, i32 21)

ST_3: sr2_V (27)  [1/1] 0.00ns  loc: danke.cpp:34
_ifconv:6  %sr2_V = call i6 @_ssdm_op_PartSelect.i6.i25.i32.i32(i25 %ir_V, i32 10, i32 15)

ST_3: dr_V (28)  [1/1] 0.00ns  loc: danke.cpp:35
_ifconv:7  %dr_V = call i6 @_ssdm_op_PartSelect.i6.i25.i32.i32(i25 %ir_V, i32 4, i32 9)

ST_3: intop_V (29)  [1/1] 0.00ns  loc: danke.cpp:37
_ifconv:8  %intop_V = trunc i25 %ir_V to i4

ST_3: offset_V (30)  [1/1] 0.00ns  loc: danke.cpp:48
_ifconv:9  %offset_V = trunc i25 %ir_V to i10

ST_3: tmp_12 (31)  [1/1] 0.00ns  loc: danke.cpp:51
_ifconv:10  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ir_V, i32 21)

ST_3: r_V (32)  [1/1] 2.07ns  loc: danke.cpp:51
_ifconv:11  %r_V = xor i6 %sr1_V, -32

ST_3: r_V_cast (33)  [1/1] 0.00ns  loc: danke.cpp:51
_ifconv:12  %r_V_cast = sext i6 %r_V to i33

ST_3: tmp_s (34)  [1/1] 0.00ns  loc: danke.cpp:51
_ifconv:13  %tmp_s = zext i33 %r_V_cast to i64

ST_3: special_regfile_V_ad_1 (35)  [1/1] 0.00ns  loc: danke.cpp:51
_ifconv:14  %special_regfile_V_ad_1 = getelementptr [32 x i32]* %special_regfile_V, i64 0, i64 %tmp_s

ST_3: special_regfile_V_lo (36)  [2/2] 3.25ns  loc: danke.cpp:51
_ifconv:15  %special_regfile_V_lo = load i32* %special_regfile_V_ad_1, align 4

ST_3: tmp_1 (37)  [1/1] 0.00ns  loc: danke.cpp:51
_ifconv:16  %tmp_1 = zext i6 %sr1_V to i64

ST_3: regfile_V_addr (38)  [1/1] 0.00ns  loc: danke.cpp:51
_ifconv:17  %regfile_V_addr = getelementptr [32 x i32]* %regfile_V, i64 0, i64 %tmp_1

ST_3: regfile_V_load (39)  [2/2] 3.25ns  loc: danke.cpp:51
_ifconv:18  %regfile_V_load = load i32* %regfile_V_addr, align 4

ST_3: r_V_1 (43)  [1/1] 2.07ns  loc: danke.cpp:53
_ifconv:22  %r_V_1 = xor i6 %sr2_V, -32

ST_3: r_V_1_cast (44)  [1/1] 0.00ns  loc: danke.cpp:53
_ifconv:23  %r_V_1_cast = sext i6 %r_V_1 to i33

ST_3: tmp_4 (45)  [1/1] 0.00ns  loc: danke.cpp:53
_ifconv:24  %tmp_4 = zext i33 %r_V_1_cast to i64

ST_3: special_regfile_V_ad_2 (46)  [1/1] 0.00ns  loc: danke.cpp:53
_ifconv:25  %special_regfile_V_ad_2 = getelementptr [32 x i32]* %special_regfile_V, i64 0, i64 %tmp_4

ST_3: special_regfile_V_lo_1 (47)  [2/2] 3.25ns  loc: danke.cpp:53
_ifconv:26  %special_regfile_V_lo_1 = load i32* %special_regfile_V_ad_2, align 4

ST_3: tmp_5 (48)  [1/1] 0.00ns  loc: danke.cpp:53
_ifconv:27  %tmp_5 = zext i6 %sr2_V to i64

ST_3: regfile_V_addr_1 (49)  [1/1] 0.00ns  loc: danke.cpp:53
_ifconv:28  %regfile_V_addr_1 = getelementptr [32 x i32]* %regfile_V, i64 0, i64 %tmp_5

ST_3: regfile_V_load_1 (50)  [2/2] 3.25ns  loc: danke.cpp:53
_ifconv:29  %regfile_V_load_1 = load i32* %regfile_V_addr_1, align 4


 <State 4>: 7.39ns
ST_4: special_regfile_V_lo (36)  [1/2] 3.25ns  loc: danke.cpp:51
_ifconv:15  %special_regfile_V_lo = load i32* %special_regfile_V_ad_1, align 4

ST_4: regfile_V_load (39)  [1/2] 3.25ns  loc: danke.cpp:51
_ifconv:18  %regfile_V_load = load i32* %regfile_V_addr, align 4

ST_4: op1_V (40)  [1/1] 2.07ns  loc: danke.cpp:83
_ifconv:19  %op1_V = select i1 %tmp_12, i32 %special_regfile_V_lo, i32 %regfile_V_load

ST_4: tmp_13 (41)  [1/1] 0.00ns  loc: danke.cpp:53 (grouped into LUT with out node rhs_V)
_ifconv:20  %tmp_13 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %ir_V, i32 15)

ST_4: op2_V (42)  [1/1] 0.00ns  loc: danke.cpp:53 (grouped into LUT with out node sel_tmp5)
_ifconv:21  %op2_V = sext i6 %sr2_V to i32

ST_4: special_regfile_V_lo_1 (47)  [1/2] 3.25ns  loc: danke.cpp:53
_ifconv:26  %special_regfile_V_lo_1 = load i32* %special_regfile_V_ad_2, align 4

ST_4: regfile_V_load_1 (50)  [1/2] 3.25ns  loc: danke.cpp:53
_ifconv:29  %regfile_V_load_1 = load i32* %regfile_V_addr_1, align 4

ST_4: sel_tmp (51)  [1/1] 2.07ns  loc: danke.cpp:86
_ifconv:30  %sel_tmp = icmp eq i3 %opcode_V, -4

ST_4: sel_tmp1 (52)  [1/1] 2.07ns  loc: danke.cpp:86
_ifconv:31  %sel_tmp1 = icmp eq i3 %opcode_V, 3

ST_4: sel_tmp2 (53)  [1/1] 2.07ns  loc: danke.cpp:86
_ifconv:32  %sel_tmp2 = icmp eq i3 %opcode_V, 1

ST_4: tmp1 (54)  [1/1] 0.00ns  loc: danke.cpp:86 (grouped into LUT with out node sel_tmp5)
_ifconv:33  %tmp1 = or i1 %sel_tmp1, %sel_tmp2

ST_4: sel_tmp4 (55)  [1/1] 0.00ns  loc: danke.cpp:86 (grouped into LUT with out node sel_tmp5)
_ifconv:34  %sel_tmp4 = or i1 %tmp1, %sel_tmp

ST_4: sel_tmp5 (56)  [1/1] 2.07ns  loc: danke.cpp:86 (out node of the LUT)
_ifconv:35  %sel_tmp5 = select i1 %sel_tmp4, i32 %op2_V, i32 %regfile_V_load_1

ST_4: sel_tmp9 (57)  [1/1] 2.07ns  loc: danke.cpp:86
_ifconv:36  %sel_tmp9 = icmp ne i3 %opcode_V, -4

ST_4: sel_tmp3 (58)  [1/1] 2.07ns  loc: danke.cpp:86
_ifconv:37  %sel_tmp3 = icmp ne i3 %opcode_V, 3

ST_4: sel_tmp6 (59)  [1/1] 2.07ns  loc: danke.cpp:86
_ifconv:38  %sel_tmp6 = icmp ne i3 %opcode_V, 1

ST_4: tmp2 (60)  [1/1] 0.00ns  loc: danke.cpp:86 (grouped into LUT with out node rhs_V)
_ifconv:39  %tmp2 = and i1 %sel_tmp9, %sel_tmp3

ST_4: tmp3 (61)  [1/1] 0.00ns  loc: danke.cpp:86 (grouped into LUT with out node rhs_V)
_ifconv:40  %tmp3 = and i1 %sel_tmp6, %tmp_13

ST_4: sel_tmp7 (62)  [1/1] 0.00ns  loc: danke.cpp:86 (grouped into LUT with out node rhs_V)
_ifconv:41  %sel_tmp7 = and i1 %tmp3, %tmp2

ST_4: rhs_V (63)  [1/1] 2.07ns  loc: danke.cpp:86 (out node of the LUT)
_ifconv:42  %rhs_V = select i1 %sel_tmp7, i32 %special_regfile_V_lo_1, i32 %sel_tmp5

ST_4: StgValue_120 (64)  [1/1] 3.31ns  loc: danke.cpp:63
_ifconv:43  switch i3 %opcode_V, label %._crit_edge1101 [
    i3 0, label %._crit_edge1103
    i3 1, label %._crit_edge1103
    i3 2, label %19
    i3 3, label %20
    i3 -4, label %21
    i3 -3, label %._crit_edge1105
    i3 -2, label %._crit_edge1105
  ]

ST_4: StgValue_121 (66)  [1/1] 0.00ns  loc: danke.cpp:148
._crit_edge1105:0  call void @_ssdm_op_Write.ap_auto.i1P(i1* %halted_V, i1 true)

ST_4: StgValue_122 (67)  [1/1] 0.00ns  loc: danke.cpp:149
._crit_edge1105:1  br label %._crit_edge1101

ST_4: tmp_2 (70)  [1/1] 0.00ns  loc: danke.cpp:125
:1  %tmp_2 = zext i6 %dr_V to i64

ST_4: regfile_V_addr_3 (71)  [1/1] 0.00ns  loc: danke.cpp:125
:2  %regfile_V_addr_3 = getelementptr [32 x i32]* %regfile_V, i64 0, i64 %tmp_2

ST_4: mem_data_write_V (72)  [2/2] 3.25ns  loc: danke.cpp:125
:3  %mem_data_write_V = load i32* %regfile_V_addr_3, align 4

ST_4: StgValue_126 (98)  [1/1] 3.88ns  loc: danke.cpp:70
._crit_edge1103:0  switch i4 %intop_V, label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit [
    i4 0, label %0
    i4 1, label %1
    i4 2, label %2
    i4 3, label %3
    i4 4, label %4
    i4 5, label %5
    i4 6, label %6
    i4 7, label %7
    i4 -8, label %8
    i4 -7, label %9
    i4 -6, label %10
    i4 -5, label %11
    i4 -4, label %12
    i4 -3, label %13
    i4 -2, label %16
  ]

ST_4: tmp_15 (100)  [1/1] 0.00ns  loc: danke.cpp:86
:0  %tmp_15 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %rhs_V, i32 31)

ST_4: StgValue_128 (101)  [1/1] 0.00ns  loc: danke.cpp:86
:1  br i1 %tmp_15, label %17, label %18

ST_4: tmp_14 (110)  [1/1] 0.00ns  loc: danke.cpp:85
:0  %tmp_14 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %rhs_V, i32 31)

ST_4: StgValue_130 (111)  [1/1] 0.00ns  loc: danke.cpp:85
:1  br i1 %tmp_14, label %14, label %15

ST_4: t_V_load_2 (176)  [1/1] 0.00ns  loc: danke.cpp:152
._crit_edge1101:0  %t_V_load_2 = load i32* %t_V

ST_4: pc_V_3 (177)  [1/1] 2.90ns  loc: danke.cpp:152
._crit_edge1101:1  %pc_V_3 = add nsw i32 %t_V_load_2, 1

ST_4: StgValue_133 (178)  [1/1] 2.14ns  loc: danke.cpp:152
._crit_edge1101:2  store i32 %pc_V_3, i32* %t_V

ST_4: StgValue_134 (179)  [1/1] 0.00ns  loc: danke.cpp:154
._crit_edge1101:3  br label %.backedge.backedge


 <State 5>: 6.51ns
ST_5: addr_V_1 (69)  [1/1] 2.90ns  loc: danke.cpp:124
:0  %addr_V_1 = add i32 %rhs_V, %op1_V

ST_5: mem_data_write_V (72)  [1/2] 3.25ns  loc: danke.cpp:125
:3  %mem_data_write_V = load i32* %regfile_V_addr_3, align 4

ST_5: tmp_3 (73)  [1/1] 0.00ns  loc: danke.cpp:126
:4  %tmp_3 = sext i32 %addr_V_1 to i64

ST_5: data_memory_V_addr_1 (74)  [1/1] 0.00ns  loc: danke.cpp:126
:5  %data_memory_V_addr_1 = getelementptr [1024 x i32]* %data_memory_V, i64 0, i64 %tmp_3

ST_5: StgValue_139 (75)  [1/1] 3.25ns  loc: danke.cpp:126
:6  store i32 %mem_data_write_V, i32* %data_memory_V_addr_1, align 4

ST_5: pc_V_2 (76)  [1/1] 2.90ns  loc: danke.cpp:129
:7  %pc_V_2 = add nsw i32 %t_V_load_1, 1

ST_5: StgValue_141 (77)  [1/1] 2.14ns  loc: danke.cpp:129
:8  store i32 %pc_V_2, i32* %t_V

ST_5: StgValue_142 (78)  [1/1] 0.00ns  loc: danke.cpp:130
:9  br label %.backedge.backedge


 <State 6>: 6.15ns
ST_6: addr_V (80)  [1/1] 2.90ns  loc: danke.cpp:113
:0  %addr_V = add i32 %rhs_V, %op1_V

ST_6: tmp_8 (81)  [1/1] 0.00ns  loc: danke.cpp:114
:1  %tmp_8 = sext i32 %addr_V to i64

ST_6: data_memory_V_addr (82)  [1/1] 0.00ns  loc: danke.cpp:114
:2  %data_memory_V_addr = getelementptr [1024 x i32]* %data_memory_V, i64 0, i64 %tmp_8

ST_6: mem_data_read_V (83)  [2/2] 3.25ns  loc: danke.cpp:114
:3  %mem_data_read_V = load i32* %data_memory_V_addr, align 4

ST_6: pc_V_1 (87)  [1/1] 2.90ns  loc: danke.cpp:118
:7  %pc_V_1 = add nsw i32 %t_V_load_1, 1

ST_6: StgValue_148 (88)  [1/1] 2.14ns  loc: danke.cpp:118
:8  store i32 %pc_V_1, i32* %t_V


 <State 7>: 6.51ns
ST_7: mem_data_read_V (83)  [1/2] 3.25ns  loc: danke.cpp:114
:3  %mem_data_read_V = load i32* %data_memory_V_addr, align 4

ST_7: tmp_9 (84)  [1/1] 0.00ns  loc: danke.cpp:115
:4  %tmp_9 = zext i6 %dr_V to i64

ST_7: regfile_V_addr_2 (85)  [1/1] 0.00ns  loc: danke.cpp:115
:5  %regfile_V_addr_2 = getelementptr [32 x i32]* %regfile_V, i64 0, i64 %tmp_9

ST_7: StgValue_152 (86)  [1/1] 3.25ns  loc: danke.cpp:115
:6  store i32 %mem_data_read_V, i32* %regfile_V_addr_2, align 4

ST_7: StgValue_153 (89)  [1/1] 0.00ns  loc: danke.cpp:119
:9  br label %.backedge.backedge


 <State 8>: 8.30ns
ST_8: tmp_6 (91)  [1/1] 3.26ns  loc: danke.cpp:98
:0  %tmp_6 = icmp eq i32 %op1_V, %rhs_V

ST_8: p_0130_0_pn (92)  [1/1] 0.00ns  loc: danke.cpp:98 (grouped into LUT with out node pc_V)
:1  %p_0130_0_pn = select i1 %tmp_6, i10 %offset_V, i10 1

ST_8: p_0130_0_pn_cast (93)  [1/1] 0.00ns  loc: danke.cpp:98 (grouped into LUT with out node pc_V)
:2  %p_0130_0_pn_cast = sext i10 %p_0130_0_pn to i32

ST_8: pc_V (94)  [1/1] 2.90ns  loc: danke.cpp:101 (out node of the LUT)
:3  %pc_V = add nsw i32 %p_0130_0_pn_cast, %t_V_load_1

ST_8: StgValue_158 (95)  [1/1] 2.14ns  loc: danke.cpp:101
:4  store i32 %pc_V, i32* %t_V

ST_8: StgValue_159 (96)  [1/1] 0.00ns  loc: danke.cpp:108
:5  br label %.backedge.backedge


 <State 9>: 7.26ns
ST_9: r_V_6 (103)  [1/1] 4.42ns  loc: danke.cpp:86
:0  %r_V_6 = ashr i32 %op1_V, %rhs_V

ST_9: StgValue_161 (104)  [1/1] 2.84ns  loc: danke.cpp:86
:1  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit


 <State 10>: 7.32ns
ST_10: sh_V_2 (106)  [1/1] 2.90ns  loc: danke.cpp:86
:0  %sh_V_2 = sub i32 0, %rhs_V

ST_10: r_V_7 (107)  [1/1] 4.42ns  loc: danke.cpp:86
:1  %r_V_7 = shl i32 %op1_V, %sh_V_2


 <State 11>: 2.84ns
ST_11: StgValue_164 (108)  [1/1] 2.84ns  loc: danke.cpp:86
:2  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit


 <State 12>: 7.26ns
ST_12: r_V_4 (113)  [1/1] 4.42ns  loc: danke.cpp:85
:0  %r_V_4 = shl i32 %op1_V, %rhs_V

ST_12: StgValue_166 (114)  [1/1] 2.84ns  loc: danke.cpp:85
:1  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit


 <State 13>: 7.32ns
ST_13: sh_V_1 (116)  [1/1] 2.90ns  loc: danke.cpp:85
:0  %sh_V_1 = sub i32 0, %rhs_V

ST_13: r_V_5 (117)  [1/1] 4.42ns  loc: danke.cpp:85
:1  %r_V_5 = ashr i32 %op1_V, %sh_V_1


 <State 14>: 2.84ns
ST_14: StgValue_169 (118)  [1/1] 2.84ns  loc: danke.cpp:85
:2  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit


 <State 15>: 8.18ns
ST_15: result_V_12 (120)  [1/1] 2.07ns  loc: danke.cpp:84
:0  %result_V_12 = xor i32 %op1_V, -1

ST_15: StgValue_171 (121)  [1/1] 2.84ns  loc: danke.cpp:84
:1  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

ST_15: r_V_9 (123)  [1/1] 2.07ns  loc: danke.cpp:83
:0  %r_V_9 = or i32 %rhs_V, %op1_V

ST_15: StgValue_173 (124)  [1/1] 2.84ns  loc: danke.cpp:83
:1  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

ST_15: r_V_8 (126)  [1/1] 2.07ns  loc: danke.cpp:82
:0  %r_V_8 = and i32 %rhs_V, %op1_V

ST_15: StgValue_175 (127)  [1/1] 2.84ns  loc: danke.cpp:82
:1  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

ST_15: val_assign_6 (129)  [1/1] 3.26ns  loc: danke.cpp:81
:0  %val_assign_6 = icmp ne i32 %op1_V, %rhs_V

ST_15: result_V_9 (130)  [1/1] 0.00ns  loc: danke.cpp:81
:1  %result_V_9 = zext i1 %val_assign_6 to i32

ST_15: StgValue_178 (131)  [1/1] 2.84ns  loc: danke.cpp:81
:2  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

ST_15: val_assign_5 (133)  [1/1] 3.26ns  loc: danke.cpp:80
:0  %val_assign_5 = icmp eq i32 %op1_V, %rhs_V

ST_15: result_V_8 (134)  [1/1] 0.00ns  loc: danke.cpp:80
:1  %result_V_8 = zext i1 %val_assign_5 to i32

ST_15: StgValue_181 (135)  [1/1] 2.84ns  loc: danke.cpp:80
:2  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

ST_15: slt1 (137)  [1/1] 3.26ns  loc: danke.cpp:79
:0  %slt1 = icmp slt i32 %rhs_V, %op1_V

ST_15: rev1 (138)  [1/1] 2.07ns  loc: danke.cpp:79
:1  %rev1 = xor i1 %slt1, true

ST_15: result_V_7 (139)  [1/1] 0.00ns  loc: danke.cpp:79
:2  %result_V_7 = zext i1 %rev1 to i32

ST_15: StgValue_185 (140)  [1/1] 2.84ns  loc: danke.cpp:79
:3  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

ST_15: slt (142)  [1/1] 3.26ns  loc: danke.cpp:78
:0  %slt = icmp slt i32 %op1_V, %rhs_V

ST_15: rev (143)  [1/1] 2.07ns  loc: danke.cpp:78
:1  %rev = xor i1 %slt, true

ST_15: result_V_6 (144)  [1/1] 0.00ns  loc: danke.cpp:78
:2  %result_V_6 = zext i1 %rev to i32

ST_15: StgValue_189 (145)  [1/1] 2.84ns  loc: danke.cpp:78
:3  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

ST_15: val_assign_2 (147)  [1/1] 3.26ns  loc: danke.cpp:77
:0  %val_assign_2 = icmp slt i32 %op1_V, %rhs_V

ST_15: result_V_5 (148)  [1/1] 0.00ns  loc: danke.cpp:77
:1  %result_V_5 = zext i1 %val_assign_2 to i32

ST_15: StgValue_192 (149)  [1/1] 2.84ns  loc: danke.cpp:77
:2  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

ST_15: val_assign_1 (151)  [1/1] 3.26ns  loc: danke.cpp:76
:0  %val_assign_1 = icmp sgt i32 %op1_V, %rhs_V

ST_15: result_V_4 (152)  [1/1] 0.00ns  loc: danke.cpp:76
:1  %result_V_4 = zext i1 %val_assign_1 to i32

ST_15: StgValue_195 (153)  [1/1] 2.84ns  loc: danke.cpp:76
:2  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit


 <State 16>: 4.13ns
ST_16: result_V_3 (155)  [36/36] 4.13ns  loc: danke.cpp:75
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 17>: 4.13ns
ST_17: result_V_3 (155)  [35/36] 4.13ns  loc: danke.cpp:75
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 18>: 4.13ns
ST_18: result_V_3 (155)  [34/36] 4.13ns  loc: danke.cpp:75
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 19>: 4.13ns
ST_19: result_V_3 (155)  [33/36] 4.13ns  loc: danke.cpp:75
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 20>: 4.13ns
ST_20: result_V_3 (155)  [32/36] 4.13ns  loc: danke.cpp:75
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 21>: 4.13ns
ST_21: result_V_3 (155)  [31/36] 4.13ns  loc: danke.cpp:75
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 22>: 4.13ns
ST_22: result_V_3 (155)  [30/36] 4.13ns  loc: danke.cpp:75
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 23>: 4.13ns
ST_23: result_V_3 (155)  [29/36] 4.13ns  loc: danke.cpp:75
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 24>: 4.13ns
ST_24: result_V_3 (155)  [28/36] 4.13ns  loc: danke.cpp:75
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 25>: 4.13ns
ST_25: result_V_3 (155)  [27/36] 4.13ns  loc: danke.cpp:75
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 26>: 4.13ns
ST_26: result_V_3 (155)  [26/36] 4.13ns  loc: danke.cpp:75
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 27>: 4.13ns
ST_27: result_V_3 (155)  [25/36] 4.13ns  loc: danke.cpp:75
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 28>: 4.13ns
ST_28: result_V_3 (155)  [24/36] 4.13ns  loc: danke.cpp:75
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 29>: 4.13ns
ST_29: result_V_3 (155)  [23/36] 4.13ns  loc: danke.cpp:75
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 30>: 4.13ns
ST_30: result_V_3 (155)  [22/36] 4.13ns  loc: danke.cpp:75
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 31>: 4.13ns
ST_31: result_V_3 (155)  [21/36] 4.13ns  loc: danke.cpp:75
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 32>: 4.13ns
ST_32: result_V_3 (155)  [20/36] 4.13ns  loc: danke.cpp:75
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 33>: 4.13ns
ST_33: result_V_3 (155)  [19/36] 4.13ns  loc: danke.cpp:75
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 34>: 4.13ns
ST_34: result_V_3 (155)  [18/36] 4.13ns  loc: danke.cpp:75
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 35>: 4.13ns
ST_35: result_V_3 (155)  [17/36] 4.13ns  loc: danke.cpp:75
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 36>: 4.13ns
ST_36: result_V_3 (155)  [16/36] 4.13ns  loc: danke.cpp:75
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 37>: 4.13ns
ST_37: result_V_3 (155)  [15/36] 4.13ns  loc: danke.cpp:75
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 38>: 4.13ns
ST_38: result_V_3 (155)  [14/36] 4.13ns  loc: danke.cpp:75
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 39>: 4.13ns
ST_39: result_V_3 (155)  [13/36] 4.13ns  loc: danke.cpp:75
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 40>: 4.13ns
ST_40: result_V_3 (155)  [12/36] 4.13ns  loc: danke.cpp:75
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 41>: 4.13ns
ST_41: result_V_3 (155)  [11/36] 4.13ns  loc: danke.cpp:75
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 42>: 4.13ns
ST_42: result_V_3 (155)  [10/36] 4.13ns  loc: danke.cpp:75
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 43>: 4.13ns
ST_43: result_V_3 (155)  [9/36] 4.13ns  loc: danke.cpp:75
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 44>: 4.13ns
ST_44: result_V_3 (155)  [8/36] 4.13ns  loc: danke.cpp:75
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 45>: 4.13ns
ST_45: result_V_3 (155)  [7/36] 4.13ns  loc: danke.cpp:75
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 46>: 4.13ns
ST_46: result_V_3 (155)  [6/36] 4.13ns  loc: danke.cpp:75
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 47>: 4.13ns
ST_47: result_V_3 (155)  [5/36] 4.13ns  loc: danke.cpp:75
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 48>: 4.13ns
ST_48: result_V_3 (155)  [4/36] 4.13ns  loc: danke.cpp:75
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 49>: 4.13ns
ST_49: result_V_3 (155)  [3/36] 4.13ns  loc: danke.cpp:75
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 50>: 4.13ns
ST_50: result_V_3 (155)  [2/36] 4.13ns  loc: danke.cpp:75
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V


 <State 51>: 6.98ns
ST_51: result_V_3 (155)  [1/36] 4.13ns  loc: danke.cpp:75
:0  %result_V_3 = sdiv i32 %op1_V, %rhs_V

ST_51: StgValue_232 (156)  [1/1] 2.84ns  loc: danke.cpp:75
:1  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit


 <State 52>: 6.91ns
ST_52: result_V_2 (158)  [2/2] 6.91ns  loc: danke.cpp:74
:0  %result_V_2 = mul i32 %rhs_V, %op1_V


 <State 53>: 6.91ns
ST_53: result_V_2 (158)  [1/2] 6.91ns  loc: danke.cpp:74
:0  %result_V_2 = mul i32 %rhs_V, %op1_V


 <State 54>: 2.84ns
ST_54: StgValue_235 (159)  [1/1] 2.84ns  loc: danke.cpp:74
:1  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit


 <State 55>: 5.74ns
ST_55: result_V_1 (161)  [1/1] 2.90ns  loc: danke.cpp:73
:0  %result_V_1 = sub i32 %op1_V, %rhs_V

ST_55: StgValue_237 (162)  [1/1] 2.84ns  loc: danke.cpp:73
:1  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit

ST_55: result_V (164)  [1/1] 2.90ns  loc: danke.cpp:72
:0  %result_V = add i32 %rhs_V, %op1_V

ST_55: StgValue_239 (165)  [1/1] 2.84ns  loc: danke.cpp:72
:1  br label %_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit


 <State 56>: 5.04ns
ST_56: p_1 (167)  [1/1] 0.00ns
_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:0  %p_1 = phi i32 [ %result_V_12, %12 ], [ %r_V_9, %11 ], [ %r_V_8, %10 ], [ %result_V_9, %9 ], [ %result_V_8, %8 ], [ %result_V_7, %7 ], [ %result_V_6, %6 ], [ %result_V_5, %5 ], [ %result_V_4, %4 ], [ %result_V_3, %3 ], [ %result_V_2, %2 ], [ %result_V_1, %1 ], [ %result_V, %0 ], [ %r_V_5, %14 ], [ %r_V_4, %15 ], [ %r_V_7, %17 ], [ %r_V_6, %18 ], [ 0, %._crit_edge1103 ]

ST_56: t_V_load (168)  [1/1] 0.00ns  loc: danke.cpp:91
_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:1  %t_V_load = load i32* %t_V

ST_56: tmp_7 (169)  [1/1] 0.00ns  loc: danke.cpp:90
_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:2  %tmp_7 = zext i6 %dr_V to i64

ST_56: regfile_V_addr_4 (170)  [1/1] 0.00ns  loc: danke.cpp:90
_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:3  %regfile_V_addr_4 = getelementptr [32 x i32]* %regfile_V, i64 0, i64 %tmp_7

ST_56: StgValue_244 (171)  [1/1] 3.25ns  loc: danke.cpp:90
_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:4  store i32 %p_1, i32* %regfile_V_addr_4, align 4

ST_56: pc_V_4 (172)  [1/1] 2.90ns  loc: danke.cpp:91
_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:5  %pc_V_4 = add nsw i32 %t_V_load, 1

ST_56: StgValue_246 (173)  [1/1] 2.14ns  loc: danke.cpp:91
_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:6  store i32 %pc_V_4, i32* %t_V

ST_56: StgValue_247 (174)  [1/1] 0.00ns  loc: danke.cpp:93
_ZNK11ap_int_baseILi32ELb1ELb1EElsILi32EEES0_RKS_IXT_ELb1EXleT_Li64EEE.exit:7  br label %.backedge.backedge

ST_56: StgValue_248 (181)  [1/1] 0.00ns
.backedge.backedge:0  br label %.backedge



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 3.25ns
The critical path consists of the following:
	'alloca' operation ('special_regfile.V', danke.cpp:12) [12]  (0 ns)
	'getelementptr' operation ('special_regfile_V_ad', danke.cpp:14) [14]  (0 ns)
	'store' operation (danke.cpp:14) of variable 'val', danke.cpp:14 on array 'special_regfile.V', danke.cpp:12 [15]  (3.25 ns)

 <State 2>: 3.25ns
The critical path consists of the following:
	'load' operation ('t_V_load_1', danke.cpp:25) on local variable 't.V' [21]  (0 ns)
	'getelementptr' operation ('instruction_memory_V_1', danke.cpp:25) [23]  (0 ns)
	'load' operation ('ir.V', danke.cpp:25) on array 'instruction_memory_V' [24]  (3.25 ns)

 <State 3>: 8.58ns
The critical path consists of the following:
	'load' operation ('ir.V', danke.cpp:25) on array 'instruction_memory_V' [24]  (3.25 ns)
	'xor' operation ('r.V', danke.cpp:51) [32]  (2.07 ns)
	'getelementptr' operation ('special_regfile_V_ad_1', danke.cpp:51) [35]  (0 ns)
	'load' operation ('special_regfile_V_lo', danke.cpp:51) on array 'special_regfile.V', danke.cpp:12 [36]  (3.25 ns)

 <State 4>: 7.39ns
The critical path consists of the following:
	'load' operation ('regfile_V_load_1', danke.cpp:53) on array 'regfile.V', danke.cpp:11 [50]  (3.25 ns)
	'select' operation ('sel_tmp5', danke.cpp:86) [56]  (2.07 ns)
	'select' operation ('__Val2__', danke.cpp:86) [63]  (2.07 ns)

 <State 5>: 6.51ns
The critical path consists of the following:
	'load' operation ('mem_data_write.V', danke.cpp:125) on array 'regfile.V', danke.cpp:11 [72]  (3.25 ns)
	'store' operation (danke.cpp:126) of variable 'mem_data_write.V', danke.cpp:125 on array 'data_memory_V' [75]  (3.25 ns)

 <State 6>: 6.15ns
The critical path consists of the following:
	'add' operation ('addr.V', danke.cpp:113) [80]  (2.9 ns)
	'getelementptr' operation ('data_memory_V_addr', danke.cpp:114) [82]  (0 ns)
	'load' operation ('mem_data_read.V', danke.cpp:114) on array 'data_memory_V' [83]  (3.25 ns)

 <State 7>: 6.51ns
The critical path consists of the following:
	'load' operation ('mem_data_read.V', danke.cpp:114) on array 'data_memory_V' [83]  (3.25 ns)
	'store' operation (danke.cpp:115) of variable 'mem_data_read.V', danke.cpp:114 on array 'regfile.V', danke.cpp:11 [86]  (3.25 ns)

 <State 8>: 8.3ns
The critical path consists of the following:
	'icmp' operation ('tmp_6', danke.cpp:98) [91]  (3.26 ns)
	'select' operation ('p_0130_0_pn', danke.cpp:98) [92]  (0 ns)
	'add' operation ('pc.V', danke.cpp:101) [94]  (2.9 ns)
	'store' operation (danke.cpp:101) of variable 'pc.V', danke.cpp:101 on local variable 't.V' [95]  (2.14 ns)

 <State 9>: 7.26ns
The critical path consists of the following:
	'ashr' operation ('r.V', danke.cpp:86) [103]  (4.42 ns)
	multiplexor before 'phi' operation ('r.V') with incoming values : ('r.V', danke.cpp:86) ('r.V', danke.cpp:85) ('val', danke.cpp:84) ('r.V', danke.cpp:83) ('r.V', danke.cpp:82) ('result.V', danke.cpp:81) ('result.V', danke.cpp:80) ('result.V', danke.cpp:79) ('result.V', danke.cpp:78) ('result.V', danke.cpp:77) ('result.V', danke.cpp:76) ('result.V', danke.cpp:75) ('result.V', danke.cpp:74) ('result.V', danke.cpp:73) ('result.V', danke.cpp:72) [167]  (2.84 ns)

 <State 10>: 7.32ns
The critical path consists of the following:
	'sub' operation ('sh.V', danke.cpp:86) [106]  (2.9 ns)
	'shl' operation ('r.V', danke.cpp:86) [107]  (4.42 ns)

 <State 11>: 2.84ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r.V') with incoming values : ('r.V', danke.cpp:86) ('r.V', danke.cpp:85) ('val', danke.cpp:84) ('r.V', danke.cpp:83) ('r.V', danke.cpp:82) ('result.V', danke.cpp:81) ('result.V', danke.cpp:80) ('result.V', danke.cpp:79) ('result.V', danke.cpp:78) ('result.V', danke.cpp:77) ('result.V', danke.cpp:76) ('result.V', danke.cpp:75) ('result.V', danke.cpp:74) ('result.V', danke.cpp:73) ('result.V', danke.cpp:72) [167]  (2.84 ns)

 <State 12>: 7.26ns
The critical path consists of the following:
	'shl' operation ('r.V', danke.cpp:85) [113]  (4.42 ns)
	multiplexor before 'phi' operation ('r.V') with incoming values : ('r.V', danke.cpp:86) ('r.V', danke.cpp:85) ('val', danke.cpp:84) ('r.V', danke.cpp:83) ('r.V', danke.cpp:82) ('result.V', danke.cpp:81) ('result.V', danke.cpp:80) ('result.V', danke.cpp:79) ('result.V', danke.cpp:78) ('result.V', danke.cpp:77) ('result.V', danke.cpp:76) ('result.V', danke.cpp:75) ('result.V', danke.cpp:74) ('result.V', danke.cpp:73) ('result.V', danke.cpp:72) [167]  (2.84 ns)

 <State 13>: 7.32ns
The critical path consists of the following:
	'sub' operation ('sh.V', danke.cpp:85) [116]  (2.9 ns)
	'ashr' operation ('r.V', danke.cpp:85) [117]  (4.42 ns)

 <State 14>: 2.84ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r.V') with incoming values : ('r.V', danke.cpp:86) ('r.V', danke.cpp:85) ('val', danke.cpp:84) ('r.V', danke.cpp:83) ('r.V', danke.cpp:82) ('result.V', danke.cpp:81) ('result.V', danke.cpp:80) ('result.V', danke.cpp:79) ('result.V', danke.cpp:78) ('result.V', danke.cpp:77) ('result.V', danke.cpp:76) ('result.V', danke.cpp:75) ('result.V', danke.cpp:74) ('result.V', danke.cpp:73) ('result.V', danke.cpp:72) [167]  (2.84 ns)

 <State 15>: 8.18ns
The critical path consists of the following:
	'icmp' operation ('slt1', danke.cpp:79) [137]  (3.26 ns)
	'xor' operation ('val', danke.cpp:79) [138]  (2.07 ns)
	multiplexor before 'phi' operation ('r.V') with incoming values : ('r.V', danke.cpp:86) ('r.V', danke.cpp:85) ('val', danke.cpp:84) ('r.V', danke.cpp:83) ('r.V', danke.cpp:82) ('result.V', danke.cpp:81) ('result.V', danke.cpp:80) ('result.V', danke.cpp:79) ('result.V', danke.cpp:78) ('result.V', danke.cpp:77) ('result.V', danke.cpp:76) ('result.V', danke.cpp:75) ('result.V', danke.cpp:74) ('result.V', danke.cpp:73) ('result.V', danke.cpp:72) [167]  (2.84 ns)

 <State 16>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:75) [155]  (4.13 ns)

 <State 17>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:75) [155]  (4.13 ns)

 <State 18>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:75) [155]  (4.13 ns)

 <State 19>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:75) [155]  (4.13 ns)

 <State 20>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:75) [155]  (4.13 ns)

 <State 21>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:75) [155]  (4.13 ns)

 <State 22>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:75) [155]  (4.13 ns)

 <State 23>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:75) [155]  (4.13 ns)

 <State 24>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:75) [155]  (4.13 ns)

 <State 25>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:75) [155]  (4.13 ns)

 <State 26>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:75) [155]  (4.13 ns)

 <State 27>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:75) [155]  (4.13 ns)

 <State 28>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:75) [155]  (4.13 ns)

 <State 29>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:75) [155]  (4.13 ns)

 <State 30>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:75) [155]  (4.13 ns)

 <State 31>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:75) [155]  (4.13 ns)

 <State 32>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:75) [155]  (4.13 ns)

 <State 33>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:75) [155]  (4.13 ns)

 <State 34>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:75) [155]  (4.13 ns)

 <State 35>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:75) [155]  (4.13 ns)

 <State 36>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:75) [155]  (4.13 ns)

 <State 37>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:75) [155]  (4.13 ns)

 <State 38>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:75) [155]  (4.13 ns)

 <State 39>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:75) [155]  (4.13 ns)

 <State 40>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:75) [155]  (4.13 ns)

 <State 41>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:75) [155]  (4.13 ns)

 <State 42>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:75) [155]  (4.13 ns)

 <State 43>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:75) [155]  (4.13 ns)

 <State 44>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:75) [155]  (4.13 ns)

 <State 45>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:75) [155]  (4.13 ns)

 <State 46>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:75) [155]  (4.13 ns)

 <State 47>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:75) [155]  (4.13 ns)

 <State 48>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:75) [155]  (4.13 ns)

 <State 49>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:75) [155]  (4.13 ns)

 <State 50>: 4.13ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:75) [155]  (4.13 ns)

 <State 51>: 6.98ns
The critical path consists of the following:
	'sdiv' operation ('result.V', danke.cpp:75) [155]  (4.13 ns)
	multiplexor before 'phi' operation ('r.V') with incoming values : ('r.V', danke.cpp:86) ('r.V', danke.cpp:85) ('val', danke.cpp:84) ('r.V', danke.cpp:83) ('r.V', danke.cpp:82) ('result.V', danke.cpp:81) ('result.V', danke.cpp:80) ('result.V', danke.cpp:79) ('result.V', danke.cpp:78) ('result.V', danke.cpp:77) ('result.V', danke.cpp:76) ('result.V', danke.cpp:75) ('result.V', danke.cpp:74) ('result.V', danke.cpp:73) ('result.V', danke.cpp:72) [167]  (2.84 ns)

 <State 52>: 6.91ns
The critical path consists of the following:
	'mul' operation ('result.V', danke.cpp:74) [158]  (6.91 ns)

 <State 53>: 6.91ns
The critical path consists of the following:
	'mul' operation ('result.V', danke.cpp:74) [158]  (6.91 ns)

 <State 54>: 2.84ns
The critical path consists of the following:
	multiplexor before 'phi' operation ('r.V') with incoming values : ('r.V', danke.cpp:86) ('r.V', danke.cpp:85) ('val', danke.cpp:84) ('r.V', danke.cpp:83) ('r.V', danke.cpp:82) ('result.V', danke.cpp:81) ('result.V', danke.cpp:80) ('result.V', danke.cpp:79) ('result.V', danke.cpp:78) ('result.V', danke.cpp:77) ('result.V', danke.cpp:76) ('result.V', danke.cpp:75) ('result.V', danke.cpp:74) ('result.V', danke.cpp:73) ('result.V', danke.cpp:72) [167]  (2.84 ns)

 <State 55>: 5.74ns
The critical path consists of the following:
	'sub' operation ('result.V', danke.cpp:73) [161]  (2.9 ns)
	multiplexor before 'phi' operation ('r.V') with incoming values : ('r.V', danke.cpp:86) ('r.V', danke.cpp:85) ('val', danke.cpp:84) ('r.V', danke.cpp:83) ('r.V', danke.cpp:82) ('result.V', danke.cpp:81) ('result.V', danke.cpp:80) ('result.V', danke.cpp:79) ('result.V', danke.cpp:78) ('result.V', danke.cpp:77) ('result.V', danke.cpp:76) ('result.V', danke.cpp:75) ('result.V', danke.cpp:74) ('result.V', danke.cpp:73) ('result.V', danke.cpp:72) [167]  (2.84 ns)

 <State 56>: 5.04ns
The critical path consists of the following:
	'load' operation ('t_V_load', danke.cpp:91) on local variable 't.V' [168]  (0 ns)
	'add' operation ('pc.V', danke.cpp:91) [172]  (2.9 ns)
	'store' operation (danke.cpp:91) of variable 'pc.V', danke.cpp:91 on local variable 't.V' [173]  (2.14 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25
	State 26
	State 27
	State 28
	State 29
	State 30
	State 31
	State 32
	State 33
	State 34
	State 35
	State 36
	State 37
	State 38
	State 39
	State 40
	State 41
	State 42
	State 43
	State 44
	State 45
	State 46
	State 47
	State 48
	State 49
	State 50
	State 51
	State 52
	State 53
	State 54
	State 55
	State 56


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
