<!DOCTYPE html>
<html>
  <meta http-equiv="content-type" content="text/html; charset=UTF-8"/>
  <head>
<!-- INTEL CONFIDENTIAL
 -->
<!-- 
 -->
<!-- Copyright 2024 Intel Corporation All Rights Reserved.
 -->
<!-- 
 -->
<!-- The source code contained or described herein and all documents related
 -->
<!-- to the source code ("Material") are owned by Intel Corporation or its
 -->
<!-- suppliers or licensors. Title to the Material remains with Intel
 -->
<!-- Corporation or its suppliers and licensors. The Material contains trade
 -->
<!-- secrets and proprietary and confidential information of Intel or its
 -->
<!-- suppliers and licensors. The Material is protected by worldwide copyright
 -->
<!-- and trade secret laws and treaty provisions. No part of the Material may
 -->
<!-- be used, copied, reproduced, modified, published, uploaded, posted,
 -->
<!-- transmitted, distributed, or disclosed in any way without Intel's prior
 -->
<!-- express written permission.
 -->
<!-- 
 -->
<!-- No license under any patent, copyright, trade secret or other intellectual
 -->
<!-- property right is granted to or conferred upon you by disclosure or
 -->
<!-- delivery of the Materials, either expressly, by implication, inducement,
 -->
<!-- estoppel or otherwise. Any license under such intellectual property rights
 -->
<!-- must be express and approved by Intel in writing. -->
<!--  -->
    <title>Registers in AddressMap abc_soc_top/vexa/vexarraycs16_00/apbrom/APB4_Slave_0_MM</title>

    <!-- Default style sheet -->
    <style type="text/css">
      body        { font-family:Verdana,Helvetica,sans-serif; }
      th          { background:#E0C0C0; }
      td          { padding:0px 8px; border-width:1px; border-style:solid; border-color:black; }
      td.unboxed  { border-style:none; }
      ul          { list-style-type:disc; }
      code        { white-space:pre;font-family:monospace;display:block;font-size:1.3em; }
      code.tree   { display:inline;font-size:medium; }
      .namsp       { font-weight:bold; }
      .namprim     { font-style:italic; }
      .signature   { white-space:pre;font-family:monospace;display:left;font-size:1.1em; }
      .msgerror   { color:#FF0000; }
      .msgwarng   { color:#CC8800; }
      .boxed      { border-width:1px; border-style:solid; }
      .unboxed    { border-width:1px; }
      .tblcoll    { border-collapse:collapse; }
      .regname    { font-size:larger; font-weight:bold; }
      .regunalloc { background:#EEEEEE; }
      .sdescmap   { font-style:italic; }
      .sdescdet   { font-style:italic; font-weight:bold; }
      .ldescdet   { font-size:smaller; }
      .addr       { font-family:monospace; font-size:larger; }
      .agent      { font-size:smaller; }
      .fldview    { font-size:larger; }
      .flddesc    { background:#FFF0B0; }
      .tabrh      { background:#E0C0C0; }
      .tabry      { background:#FFF2CC; }
      .tabryd     { background:#EFD2AC; }
      .tabrb      { background:#DEEAFA; }
      .tabrbd     { background:#BECAEA; }
      .tabrt      { background:#ADD9FF; }
      .tabrtd     { background:#8DB9EF; }
      .tabrg      { background:#C6F8CC; }
      .tabrgl     { background:#D6FFDC; }
      .tabrv      { background:#E0E4FE; }
      .tabrs      { background:#DDDDDD; }
      .fldpos     { background:#E0E0E0; text-align:center; font-weight:bold; }
      .fldnorm    { background:#C0C0F0; text-align:center; font-weight:bold; }
      .fldrsvd    { background:#C080F0; text-align:center; font-weight:bold; }
      .fldgap     { text-align:center; font-weight:bold; }
      .fldrst     { background:#FFFFE0; text-align:center; }
      .fldrstuaf  { color:#DC143C; }
      .accga      { text-align:center; }
      .accno      { background:#E0E0F8; text-align:center; }
      .accro      { background:#F8E0E0; text-align:center; }
      .accwo      { background:#E0F8E0; text-align:center; }
      .accrw      { background:#F8F8E0; text-align:center; }
    </style>
  </head>
  <body>
    <hr/>
    <h1 id="TOPOFDOC">Registers in AddressMap abc_soc_top/vexa/vexarraycs16_00/apbrom/APB4_Slave_0_MM</h1>
    <h2><a href="abc_soc_regs.html">Back to main file</a></h2>
    <p><i>
INTEL CONFIDENTIAL
<br/>

<br/>
Copyright 2024 Intel Corporation All Rights Reserved.
<br/>

<br/>
The source code contained or described herein and all documents related
<br/>
to the source code ("Material") are owned by Intel Corporation or its
<br/>
suppliers or licensors. Title to the Material remains with Intel
<br/>
Corporation or its suppliers and licensors. The Material contains trade
<br/>
secrets and proprietary and confidential information of Intel or its
<br/>
suppliers and licensors. The Material is protected by worldwide copyright
<br/>
and trade secret laws and treaty provisions. No part of the Material may
<br/>
be used, copied, reproduced, modified, published, uploaded, posted,
<br/>
transmitted, distributed, or disclosed in any way without Intel's prior
<br/>
express written permission.
<br/>

<br/>
No license under any patent, copyright, trade secret or other intellectual
<br/>
property right is granted to or conferred upon you by disclosure or
<br/>
delivery of the Materials, either expressly, by implication, inducement,
<br/>
estoppel or otherwise. Any license under such intellectual property rights
<br/>
must be express and approved by Intel in writing.<br/>
<br/>
<br/>
This file was automatically generated by OneSource.
<br/>
Do not edit this file manually!<br/>
<br/>
<br/>
</i></p>

    <h3 class="sdescdet"></h3>
    <p class="ldescdet"></p>
    <hr/>
    <h2 id="G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">AddressMap abc_soc_top/vexa/vexarraycs16_00/apbrom/APB4_Slave_0_MM</h2>

    <!-- Registers for AddressMap abc_soc_top/vexa/vexarraycs16_00/apbrom/APB4_Slave_0_MM -->
      <p>AddressUnit: 8</p>
      <p><b>Accessible over:</b><br/>
        &emsp;<b><a href="abc_soc_regs.html#G_GR_NOC_rcs__axi_eaacf73c">Group NOC.rcs__axi</a></b> Mem with fixed address<br/>
      </p>
    <table>
      <tr>
        <th>Address</th>
        <th>EndAddress</th>
        <th>Name</th>
        <th>Description</th>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000000</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FB00FCE88D576551">ROMEntry0</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000004</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DEDCFACD3277B3CD">ROMEntry1</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000008</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5B876ADDF04ACA1F">ROMEntry2</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000000c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_488977CBD4BA68E9">ROMEntry3</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000010</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B05FF22EB257514E">ROMEntry4</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 4</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000014</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D34029069FE0C8C1">ROMEntry5</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 5</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000018</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F9E947ED1A3FE163">ROMEntry6</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 6</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000001c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_855D8A6FB61106AC">ROMEntry7</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 7</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000020</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AB06278666ABBDCE">ROMEntry8</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 8</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000024</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_31DD694392E41FE8">ROMEntry9</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 9</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000028</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BF0AFCFFDD6777D7">ROMEntry10</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 10</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000002c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C251F963D2C21749">ROMEntry11</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 11</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000030</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0E513EFB015EAE07">ROMEntry12</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 12</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000034</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EFDACC0A9CFD7ECA">ROMEntry13</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 13</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000038</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_306919830B1B7030">ROMEntry14</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 14</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000003c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ACD653A77CEBFA6D">ROMEntry15</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 15</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000040</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1820019009FE8427">ROMEntry16</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 16</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000044</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_619927F037074C4B">ROMEntry17</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 17</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000048</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DF1672AAA45ECC9B">ROMEntry18</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 18</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000004c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_14403DFA3BF7FC57">ROMEntry19</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 19</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000050</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DD2E5C2072E4F782">ROMEntry20</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 20</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000054</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_47C9146C3C44A26F">ROMEntry21</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 21</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000058</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9E84ED86D1D6BDF3">ROMEntry22</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 22</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000005c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6C545271CB2B86C4">ROMEntry23</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 23</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000060</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B437A7FAB77B9F55">ROMEntry24</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 24</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000064</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_842CFCE4B9B3B8ED">ROMEntry25</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 25</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000068</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ACBA2E3BE23CB2B6">ROMEntry26</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 26</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000006c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F77CD1DE457DC939">ROMEntry27</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 27</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000070</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5C588B6CC77F9B20">ROMEntry28</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 28</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000074</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1B8ACCA0E6CD26D5">ROMEntry29</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 29</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000078</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C67EF445B9CD88E5">ROMEntry30</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 30</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000007c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_38C173616669ABB9">ROMEntry31</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 31</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000080</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7A263C3BDE71CB9B">ROMEntry32</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 32</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000084</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4F38DEB1AF14835B">ROMEntry33</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 33</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000088</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7EF55616CEB26E58">ROMEntry34</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 34</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000008c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A8D69BB57753A0AF">ROMEntry35</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 35</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000090</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_99937D3F68E31933">ROMEntry36</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 36</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000094</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_26FE6364D9D72D8B">ROMEntry37</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 37</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000098</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DE177D407E646221">ROMEntry38</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 38</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000009c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8204DCDE17915F74">ROMEntry39</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 39</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_558CC07CB62F84CE">ROMEntry40</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 40</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_83E6D74C692E1A57">ROMEntry41</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 41</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_16C41F4F1D164463">ROMEntry42</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 42</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_925F7F341A997934">ROMEntry43</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 43</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2E73C5C452D66461">ROMEntry44</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 44</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0E48044D1870EE37">ROMEntry45</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 45</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8B2EEC77BA5AC7F2">ROMEntry46</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 46</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B2EC3FC401D00773">ROMEntry47</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 47</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9A755D57A5F371CF">ROMEntry48</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 48</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DE9D0ECD098BADCE">ROMEntry49</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 49</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C1440B926EA10204">ROMEntry50</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 50</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A4EAC50185D85D5A">ROMEntry51</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 51</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CAD6A321C8F6E659">ROMEntry52</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 52</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8DF35970EF9B21C0">ROMEntry53</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 53</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E7565FBFF8704380">ROMEntry54</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 54</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D8C27A6328F67C32">ROMEntry55</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 55</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8954D51A19A3DABC">ROMEntry56</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 56</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FEF3ED67EBAFDEB0">ROMEntry57</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 57</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8D374A2764399BCA">ROMEntry58</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 58</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DE86E42D6E0363B0">ROMEntry59</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 59</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_136835DD1836D430">ROMEntry60</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 60</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_971D43A206DFB585">ROMEntry61</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 61</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FE4B93C076ADAA48">ROMEntry62</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 62</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000000fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B918E554ADD7A398">ROMEntry63</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 63</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000100</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BB7DFA048FC03505">ROMEntry64</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 64</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000104</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9833C726AF797340">ROMEntry65</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 65</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000108</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9E35A332C791C79A">ROMEntry66</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 66</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000010c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_919C4FE3EA1C73A8">ROMEntry67</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 67</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000110</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EBE036E4EA9ABD14">ROMEntry68</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 68</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000114</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DAC3BA03C9283A19">ROMEntry69</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 69</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000118</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AE4D86035B955E95">ROMEntry70</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 70</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000011c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AAF93225B73152D2">ROMEntry71</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 71</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000120</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_659F65FD539CE5A6">ROMEntry72</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 72</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000124</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6F1D06980AEE2694">ROMEntry73</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 73</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000128</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DD6D066AF233629A">ROMEntry74</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 74</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000012c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EFA78638E81CB3BA">ROMEntry75</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 75</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000130</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2923871C709B86CE">ROMEntry76</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 76</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000134</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1917E1DE02641C03">ROMEntry77</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 77</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000138</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5287ECEEA49E4DC6">ROMEntry78</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 78</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000013c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_808CC0F2C1CA1673">ROMEntry79</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 79</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000140</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_06EE4DA3F04B500A">ROMEntry80</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 80</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000144</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_64D3937B6B0C390C">ROMEntry81</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 81</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000148</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_922C61F9BAC3F34E">ROMEntry82</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 82</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000014c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_42804B32A66B7B97">ROMEntry83</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 83</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000150</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_37F12A2002D5326C">ROMEntry84</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 84</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000154</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E29F3964AA5E47F8">ROMEntry85</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 85</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000158</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1AE8BB3190F8E344">ROMEntry86</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 86</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000015c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_75F68D728450EC19">ROMEntry87</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 87</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000160</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0B91E07690ACAC25">ROMEntry88</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 88</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000164</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F16D7ABCF43E79A1">ROMEntry89</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 89</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000168</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1D509A0651824474">ROMEntry90</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 90</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000016c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_929F095D0F6D98B3">ROMEntry91</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 91</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000170</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9D00A251E9039FC3">ROMEntry92</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 92</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000174</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_54C1954EA05D0A98">ROMEntry93</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 93</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000178</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EE61A9B57A8DA9E1">ROMEntry94</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 94</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000017c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_780E30F818F77AA8">ROMEntry95</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 95</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000180</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DD8174C9C5DFEAC4">ROMEntry96</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 96</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000184</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9584C1D39EF8FF09">ROMEntry97</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 97</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000188</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4BF528AC0542C382">ROMEntry98</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 98</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000018c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_063E1EFD312079D1">ROMEntry99</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 99</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000190</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3B952DBC87BC4CF6">ROMEntry100</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 100</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000194</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CC3A2F825313B767">ROMEntry101</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 101</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000198</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4F24461062430938">ROMEntry102</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 102</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000019c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BCE9E706E34C8726">ROMEntry103</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 103</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2FA678DE90BBF322">ROMEntry104</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 104</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2C5FCFE1D934AEC8">ROMEntry105</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 105</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DEA95B08B1FE901E">ROMEntry106</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 106</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7ABDB678DFEFDC48">ROMEntry107</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 107</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FC794A292F3DF3FF">ROMEntry108</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 108</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_83749B4A27D5EF5C">ROMEntry109</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 109</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C866C13D6124CABE">ROMEntry110</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 110</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A6D54813E6D5D821">ROMEntry111</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 111</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C1B936E157AF3640">ROMEntry112</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 112</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_98DB06D48809B070">ROMEntry113</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 113</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B6E4DDC0CA5C654B">ROMEntry114</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 114</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A583D3B4B7C4D640">ROMEntry115</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 115</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1477C16D68A5234E">ROMEntry116</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 116</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_762784CB8E085413">ROMEntry117</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 117</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_03496CDC0C4526F1">ROMEntry118</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 118</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_74F0ACA5A568507B">ROMEntry119</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 119</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_32CA3FDE2B0F9B0C">ROMEntry120</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 120</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8790D8D575E1333E">ROMEntry121</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 121</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5D27F43A1E7DEFDA">ROMEntry122</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 122</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EB7F6391F0203718">ROMEntry123</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 123</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_49FBEA633BD435D3">ROMEntry124</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 124</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E12404A74862871B">ROMEntry125</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 125</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_10427F22B88770F0">ROMEntry126</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 126</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000001fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AEAD45826F77993B">ROMEntry127</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 127</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000200</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B2D9679336382E92">ROMEntry128</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 128</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000204</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F851F12814819818">ROMEntry129</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 129</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000208</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_837F7F765E3773E5">ROMEntry130</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 130</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000020c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F511682463266779">ROMEntry131</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 131</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000210</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0D23320686405882">ROMEntry132</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 132</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000214</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D8ED5BB871A578D8">ROMEntry133</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 133</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000218</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FEAD0DCF62A2F23F">ROMEntry134</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 134</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000021c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A925FE00E6B3915C">ROMEntry135</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 135</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000220</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1D9B97014D65F32D">ROMEntry136</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 136</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000224</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FCB0F7CB9FD19946">ROMEntry137</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 137</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000228</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E1519A3FFEF5E59E">ROMEntry138</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 138</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000022c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7E625E0EC0D616FC">ROMEntry139</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 139</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000230</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B4D37EF58F4A0236">ROMEntry140</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 140</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000234</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EFE35CC61AFEA7C8">ROMEntry141</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 141</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000238</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D9D6A18CBB429535">ROMEntry142</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 142</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000023c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_262628805932B7D4">ROMEntry143</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 143</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000240</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_40DDB5143728C1EA">ROMEntry144</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 144</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000244</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_07FCAC71564C8653">ROMEntry145</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 145</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000248</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_756F93943B9A7F07">ROMEntry146</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 146</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000024c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B318E11CCA51FB71">ROMEntry147</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 147</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000250</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5F1BF632E9899F94">ROMEntry148</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 148</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000254</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B827808E9DE4C6AB">ROMEntry149</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 149</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000258</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_664E8D1544985BD3">ROMEntry150</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 150</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000025c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2A215F148CB8BBFB">ROMEntry151</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 151</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000260</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B253994E7F52410F">ROMEntry152</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 152</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000264</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C92B32E8FB5EB0E0">ROMEntry153</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 153</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000268</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3EAD6C7E2DB434A8">ROMEntry154</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 154</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000026c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E39FE147B02ED676">ROMEntry155</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 155</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000270</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1CB54DEB02674FB1">ROMEntry156</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 156</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000274</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3BDD5028C3A14051">ROMEntry157</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 157</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000278</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_02AC80F4C76AF90A">ROMEntry158</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 158</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000027c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9E85154CD3EC54E3">ROMEntry159</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 159</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000280</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EA8EE53561977B2E">ROMEntry160</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 160</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000284</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_212AC46A50408219">ROMEntry161</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 161</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000288</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B0D19A02B1849C8B">ROMEntry162</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 162</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000028c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D1D4F09F6B7B72C9">ROMEntry163</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 163</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000290</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_78462C2DE09AF8D0">ROMEntry164</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 164</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000294</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_726ECEE95DF9255A">ROMEntry165</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 165</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000298</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1FF7BFD82C27312C">ROMEntry166</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 166</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000029c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E72E36D4567706D9">ROMEntry167</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 167</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_67D1EA030017ECF4">ROMEntry168</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 168</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D1EC7C2400EB121C">ROMEntry169</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 169</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4D9D3DA20F064AC7">ROMEntry170</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 170</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_30C02FF39C0DAEA5">ROMEntry171</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 171</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_17426539B84C0EE1">ROMEntry172</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 172</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_18E04E4E511EBCA7">ROMEntry173</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 173</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7AF929971FC15085">ROMEntry174</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 174</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1A561F753B74EA15">ROMEntry175</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 175</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BE52EC902F590EB6">ROMEntry176</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 176</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_26E14DFAFC0E9147">ROMEntry177</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 177</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_74812D7B5D4D8E1B">ROMEntry178</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 178</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3E378AC726396220">ROMEntry179</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 179</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D756095DB09A0AC2">ROMEntry180</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 180</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_915B1134EA27407F">ROMEntry181</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 181</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A0C20FCC2E46BFB5">ROMEntry182</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 182</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6F72F96227269407">ROMEntry183</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 183</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CBE3AA6E23938423">ROMEntry184</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 184</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A45B3D4C241F1CD7">ROMEntry185</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 185</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AB1E93418B6CDA19">ROMEntry186</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 186</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9BB85A6BCF7015F1">ROMEntry187</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 187</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_205291CF0A7BF8B4">ROMEntry188</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 188</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_722802913FB20CBE">ROMEntry189</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 189</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_01E67A6D336495F0">ROMEntry190</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 190</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000002fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D34579A5590D2817">ROMEntry191</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 191</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000300</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DCF1AEF970FD7116">ROMEntry192</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 192</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000304</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D820508373A145C9">ROMEntry193</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 193</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000308</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5C30870432CB5BA7">ROMEntry194</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 194</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000030c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6A53A086AF7023EA">ROMEntry195</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 195</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000310</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6B530994201BDE13">ROMEntry196</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 196</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000314</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_047F22BCA4F17E36">ROMEntry197</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 197</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000318</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0E43E2551C7BBFE9">ROMEntry198</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 198</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000031c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6C97DFA45DA1C5C9">ROMEntry199</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 199</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000320</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EF665E5BAC0DCCB9">ROMEntry200</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 200</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000324</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_25A297BE9F42C06F">ROMEntry201</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 201</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000328</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5A93F94660E485A1">ROMEntry202</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 202</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000032c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A80217C20C08B22E">ROMEntry203</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 203</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000330</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_660DF9195B75B5D7">ROMEntry204</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 204</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000334</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3538157A08AD1156">ROMEntry205</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 205</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000338</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0D8D51A4F24D4DAA">ROMEntry206</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 206</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000033c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3E88EC8039E70430">ROMEntry207</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 207</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000340</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C57484325DF77B3B">ROMEntry208</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 208</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000344</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_133FA5FC21FC1272">ROMEntry209</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 209</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000348</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6C3D529F2D99DB9A">ROMEntry210</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 210</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000034c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A53060CED33DBC2B">ROMEntry211</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 211</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000350</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FF96408188EA12B8">ROMEntry212</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 212</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000354</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BA3C6BB27968DFD7">ROMEntry213</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 213</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000358</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E636B2B0215BC2FB">ROMEntry214</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 214</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000035c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5FC6E64CCE3D3E71">ROMEntry215</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 215</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000360</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3A385DB7BA9D2210">ROMEntry216</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 216</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000364</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E31C612133130B75">ROMEntry217</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 217</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000368</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_254234A09018B06A">ROMEntry218</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 218</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000036c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C7AE13D47D905073">ROMEntry219</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 219</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000370</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1D6947CC30F879E5">ROMEntry220</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 220</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000374</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F8780B2B93478DF9">ROMEntry221</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 221</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000378</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CCD56D63FF2E1569">ROMEntry222</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 222</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000037c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D7B72B19BA72AE6F">ROMEntry223</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 223</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000380</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_91E967FFBBAF59B8">ROMEntry224</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 224</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000384</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B957F47C1C3E3265">ROMEntry225</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 225</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000388</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4F3E01FA6965E458">ROMEntry226</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 226</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000038c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_07683F681A4E53B0">ROMEntry227</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 227</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000390</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_81745D7DB9A0C0B6">ROMEntry228</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 228</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000394</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EF78462EAD6B28A8">ROMEntry229</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 229</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000398</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BCA43D7126BFDB47">ROMEntry230</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 230</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000039c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E4F0A1D970BCC403">ROMEntry231</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 231</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F8B442FC1E682661">ROMEntry232</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 232</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_06712EC95EE24480">ROMEntry233</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 233</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3F5F83CAB17AFE8A">ROMEntry234</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 234</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6815AA3F4D61DE41">ROMEntry235</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 235</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_86DE15A557B343EA">ROMEntry236</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 236</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_91FB78951E2F1C87">ROMEntry237</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 237</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_36DF99E6BF7F7A4A">ROMEntry238</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 238</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B8AAFBDF0600DB00">ROMEntry239</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 239</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_16BDCEA26CA18BA9">ROMEntry240</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 240</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A5FBA884F2BC74B8">ROMEntry241</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 241</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CEE8F19453597BEF">ROMEntry242</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 242</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C8487E3E767D65B9">ROMEntry243</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 243</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_66FC79B13CCE71AC">ROMEntry244</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 244</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DD6FF93D0A82423C">ROMEntry245</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 245</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_46F8B8FDF3F6C507">ROMEntry246</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 246</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A277C18D0FF8C15C">ROMEntry247</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 247</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_74C8E8AFEA6FF648">ROMEntry248</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 248</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D06054CC78071A9F">ROMEntry249</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 249</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9F153497EBB30D9A">ROMEntry250</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 250</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8BC2845FD1045618">ROMEntry251</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 251</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CD0BBBC6B0382186">ROMEntry252</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 252</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_671BB16F97D0A000">ROMEntry253</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 253</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_366C03ABA57848F9">ROMEntry254</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 254</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000003fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0ED0D3838A1B3E18">ROMEntry255</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 255</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000400</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_00405F8A59E34EFD">ROMEntry256</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 256</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000404</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DF0FB4691B1ED993">ROMEntry257</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 257</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000408</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E97856FF8F147D17">ROMEntry258</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 258</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000040c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E347B3C2F76235BF">ROMEntry259</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 259</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000410</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DBED106327D422CB">ROMEntry260</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 260</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000414</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_11BD773C36AE5587">ROMEntry261</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 261</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000418</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A1067BA681E0FFD6">ROMEntry262</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 262</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000041c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3826E345AA3948B0">ROMEntry263</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 263</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000420</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_44904AB554A82F6B">ROMEntry264</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 264</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000424</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_229ECFE2012097C7">ROMEntry265</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 265</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000428</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3FA1C6EB57A0DE87">ROMEntry266</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 266</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000042c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_922F2F27D5C41CB0">ROMEntry267</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 267</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000430</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8BC00A102F96D8CC">ROMEntry268</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 268</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000434</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3FAED3D503A762F1">ROMEntry269</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 269</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000438</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_43F04AD981673D25">ROMEntry270</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 270</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000043c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8E487DC2057535AD">ROMEntry271</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 271</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000440</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9EFDEFFD7E385AA5">ROMEntry272</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 272</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000444</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_68561431BE2EAE8E">ROMEntry273</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 273</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000448</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C14D424158E51FFC">ROMEntry274</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 274</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000044c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_61FA6648BE0184AD">ROMEntry275</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 275</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000450</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B652F6266F618724">ROMEntry276</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 276</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000454</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4E86F9A493198C23">ROMEntry277</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 277</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000458</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_51C483D836D05B19">ROMEntry278</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 278</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000045c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0372D142761AF3EB">ROMEntry279</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 279</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000460</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E49AD51D0B00D997">ROMEntry280</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 280</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000464</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4AEB2007FABFC2AF">ROMEntry281</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 281</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000468</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3D58359C6FD83392">ROMEntry282</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 282</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000046c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BA9C0D1A64B45E60">ROMEntry283</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 283</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000470</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_47D294AC40C90DCA">ROMEntry284</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 284</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000474</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D1B256EB9A6AB0B5">ROMEntry285</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 285</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000478</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_83FA0691E1D45C96">ROMEntry286</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 286</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000047c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D73C4CC17CCE7B89">ROMEntry287</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 287</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000480</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AECCEF19B9234D45">ROMEntry288</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 288</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000484</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3AF74BD6978B31C8">ROMEntry289</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 289</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000488</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AF604580FB559000">ROMEntry290</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 290</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000048c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9DF3931EAAC4A0DA">ROMEntry291</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 291</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000490</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_263355FA67E5270A">ROMEntry292</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 292</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000494</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_81E405299842588D">ROMEntry293</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 293</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000498</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7886AA9963BA56BD">ROMEntry294</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 294</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000049c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B8848D0C75EE1912">ROMEntry295</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 295</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0A7013B45647C45E">ROMEntry296</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 296</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_631C71681788C1CC">ROMEntry297</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 297</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B3049AD0BA6768D9">ROMEntry298</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 298</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8CDEEE830241815B">ROMEntry299</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 299</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A3BB49F6CDCD32DD">ROMEntry300</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 300</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8CB7F1566B854A13">ROMEntry301</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 301</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3EFB12696D79E035">ROMEntry302</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 302</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6EFC475EA4D4DB0E">ROMEntry303</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 303</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0800A8647F5B46D4">ROMEntry304</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 304</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A510BDD0758B79DE">ROMEntry305</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 305</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5B2A5E1AE5F131EB">ROMEntry306</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 306</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_04C875309E6D5465">ROMEntry307</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 307</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EA3DDCBE1F3B913C">ROMEntry308</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 308</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4A91F4DB8E2D32E1">ROMEntry309</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 309</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_12D698F74E740040">ROMEntry310</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 310</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_10CC6F207ADEE409">ROMEntry311</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 311</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_77BCBC19A04BDF96">ROMEntry312</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 312</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_55769F8130D204A6">ROMEntry313</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 313</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_67F313A313B3EA77">ROMEntry314</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 314</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_425FA38412E51D99">ROMEntry315</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 315</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_440EAAD24010F870">ROMEntry316</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 316</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_794497B4E39CFFBF">ROMEntry317</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 317</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_90D2FBCD40519289">ROMEntry318</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 318</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000004fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_77AE03672D09E7EA">ROMEntry319</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 319</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000500</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C4159CD769376468">ROMEntry320</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 320</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000504</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_758B072F430188CC">ROMEntry321</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 321</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000508</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AFE86E0A8EA1FEC3">ROMEntry322</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 322</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000050c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D39EC8FF5AEC1E9B">ROMEntry323</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 323</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000510</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_266D0BADD2B91FEC">ROMEntry324</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 324</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000514</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F2430E4C3D87BD4A">ROMEntry325</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 325</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000518</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FF9E04D2FA1169CF">ROMEntry326</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 326</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000051c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0B9089B5703A116B">ROMEntry327</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 327</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000520</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CF22183939214E66">ROMEntry328</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 328</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000524</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_656429DD5D487E74">ROMEntry329</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 329</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000528</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_73898F1EB8655FA5">ROMEntry330</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 330</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000052c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_326EC08870752382">ROMEntry331</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 331</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000530</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EC76ED19D77FCA98">ROMEntry332</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 332</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000534</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2B329684478DBEDB">ROMEntry333</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 333</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000538</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ED22B894C5544FE9">ROMEntry334</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 334</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000053c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6EB04ED50D25FF12">ROMEntry335</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 335</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000540</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_78076E93FC7FAC3C">ROMEntry336</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 336</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000544</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_761BB2D0F7AA8FDC">ROMEntry337</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 337</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000548</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ED666DC73980D48F">ROMEntry338</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 338</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000054c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_895F03A31836E729">ROMEntry339</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 339</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000550</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DFE126C52317504B">ROMEntry340</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 340</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000554</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_13337D0183EDF64C">ROMEntry341</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 341</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000558</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A528BC66FD97B3C8">ROMEntry342</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 342</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000055c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F4891C9CD823E548">ROMEntry343</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 343</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000560</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F79715AF9923F18D">ROMEntry344</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 344</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000564</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_08BB68033AC03A67">ROMEntry345</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 345</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000568</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7FF8C68C6DCC91B3">ROMEntry346</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 346</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000056c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_398A38463828FE50">ROMEntry347</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 347</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000570</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F19247D9AF493568">ROMEntry348</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 348</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000574</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AC5E5736F9D4D71C">ROMEntry349</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 349</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000578</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1F1236ECCAFD4EA6">ROMEntry350</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 350</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000057c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_65B2165051D60DD4">ROMEntry351</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 351</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000580</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EE01D96778AA26A4">ROMEntry352</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 352</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000584</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E0EEEFEE31030A34">ROMEntry353</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 353</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000588</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_43005C8E21E2DCCA">ROMEntry354</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 354</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000058c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CBA98163D8F8C98D">ROMEntry355</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 355</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000590</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_518359B0F5B33A9B">ROMEntry356</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 356</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000594</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9E90E72909A05AE2">ROMEntry357</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 357</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000598</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_22365998E9C21205">ROMEntry358</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 358</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000059c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D17591D13E471CF2">ROMEntry359</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 359</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_591A3AA5D189F572">ROMEntry360</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 360</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_470A73CD2086C349">ROMEntry361</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 361</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EFD92B7464413900">ROMEntry362</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 362</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_59A788D1DB91D09A">ROMEntry363</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 363</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C0331439CAB5BB14">ROMEntry364</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 364</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_64CD5187BF88F396">ROMEntry365</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 365</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6F1492AB81FE4F99">ROMEntry366</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 366</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A2A12F9A681E9054">ROMEntry367</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 367</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D46D64DFFD42C9E5">ROMEntry368</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 368</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7E6124BB3DE11847">ROMEntry369</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 369</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_56D16BBA989EEC0F">ROMEntry370</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 370</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3B68B13CF71FC675">ROMEntry371</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 371</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B3FD115CA4F46752">ROMEntry372</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 372</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_47001C317CBEDDF7">ROMEntry373</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 373</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_60553B6C1A5492C5">ROMEntry374</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 374</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4A570B2570558457">ROMEntry375</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 375</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8E132679FCA90151">ROMEntry376</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 376</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0C63F6EDB70470C3">ROMEntry377</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 377</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D78F41FB2CB53592">ROMEntry378</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 378</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EE40C7A94A3DB96C">ROMEntry379</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 379</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9A660E2370A2D69A">ROMEntry380</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 380</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D65187CE8C44A9EB">ROMEntry381</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 381</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0BCE4080264F3027">ROMEntry382</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 382</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000005fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DA4612E4A60F9898">ROMEntry383</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 383</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000600</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4BEDB877203D1674">ROMEntry384</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 384</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000604</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_50365A5C574CC883">ROMEntry385</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 385</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000608</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A81F52D8E21EDF54">ROMEntry386</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 386</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000060c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1EFE5578BD58110B">ROMEntry387</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 387</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000610</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B83E0296359FCB75">ROMEntry388</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 388</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000614</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_ABC47B5FA523BC02">ROMEntry389</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 389</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000618</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2177F80DED70DC01">ROMEntry390</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 390</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000061c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BA6DE6D6DA94FFDC">ROMEntry391</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 391</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000620</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D9E8F7385C8EBE9E">ROMEntry392</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 392</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000624</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_88DB09F7034C77AD">ROMEntry393</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 393</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000628</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1DC3891C710130BB">ROMEntry394</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 394</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000062c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8CB6F63114CFB5E7">ROMEntry395</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 395</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000630</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1B818E5BBB134940">ROMEntry396</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 396</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000634</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_540F3D84F9CA3449">ROMEntry397</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 397</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000638</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3F325CC8A078DCCE">ROMEntry398</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 398</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000063c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F9555DB928EB21CC">ROMEntry399</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 399</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000640</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_439B4A08A8CAA2E8">ROMEntry400</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 400</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000644</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A349C6575297C042">ROMEntry401</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 401</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000648</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_18C117EC167CDE29">ROMEntry402</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 402</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000064c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B2D1C8ABB090EFFE">ROMEntry403</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 403</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000650</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_44E63E8CF58866B7">ROMEntry404</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 404</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000654</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CCB1DFBA60886AA0">ROMEntry405</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 405</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000658</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6A92BD5D577015C9">ROMEntry406</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 406</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000065c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_06E52253D3778589">ROMEntry407</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 407</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000660</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7E7C95961488833D">ROMEntry408</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 408</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000664</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_DD3F8768C775B22A">ROMEntry409</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 409</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000668</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EC9D69B70B8DFD78">ROMEntry410</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 410</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000066c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_659B090A3AA4B582">ROMEntry411</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 411</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000670</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3F7011471CB04983">ROMEntry412</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 412</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000674</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1CEFF436FA794381">ROMEntry413</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 413</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000678</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0CE2D0352B4256B5">ROMEntry414</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 414</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000067c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2E7E8FA1647A6427">ROMEntry415</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 415</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000680</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4F0875ADA73F1735">ROMEntry416</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 416</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000684</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_10CAF5CE44EFD7FA">ROMEntry417</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 417</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000688</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7444A7031367BB05">ROMEntry418</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 418</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000068c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B09D1178FC923615">ROMEntry419</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 419</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000690</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_26B70F66A5A98354">ROMEntry420</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 420</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000694</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_192228EE49B37CB6">ROMEntry421</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 421</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000698</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_58338DD0C072D51D">ROMEntry422</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 422</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000069c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3165422BEC33C172">ROMEntry423</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 423</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5D8EBCE75C058401">ROMEntry424</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 424</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5637AA0B56D5D1BA">ROMEntry425</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 425</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_29D73B170DE30A3C">ROMEntry426</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 426</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C56B19A9824E75C0">ROMEntry427</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 427</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3788C849C5A9CF9D">ROMEntry428</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 428</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_BA0B2CBB9BA91C0C">ROMEntry429</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 429</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B5DEDE9B2244F3E7">ROMEntry430</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 430</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8675322BB7FE8E75">ROMEntry431</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 431</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4C33624C77992275">ROMEntry432</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 432</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0E588ED922EC6306">ROMEntry433</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 433</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C6EEB5A952EF37C0">ROMEntry434</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 434</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0887D5CB41C08A0C">ROMEntry435</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 435</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D46B948981875C35">ROMEntry436</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 436</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_47A45DE2F7D4D526">ROMEntry437</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 437</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2E49C3DF282ECEB0">ROMEntry438</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 438</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B08ED68E3E3B0716">ROMEntry439</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 439</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_23AC318566B50D9C">ROMEntry440</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 440</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9A23F07B2D80CF1C">ROMEntry441</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 441</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F0A733D50B32ECD3">ROMEntry442</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 442</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_848586C751036363">ROMEntry443</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 443</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_028E39F4A571542A">ROMEntry444</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 444</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_90121A27363EB746">ROMEntry445</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 445</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B1A7CB08DBFDACC8">ROMEntry446</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 446</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000006fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_14B9F1B4BA0ED8E0">ROMEntry447</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 447</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000700</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9E65A066E65AF1E7">ROMEntry448</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 448</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000704</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_869FBA1728FF96C6">ROMEntry449</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 449</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000708</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_EA313E517D570345">ROMEntry450</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 450</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000070c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F1B4A3352B7164D7">ROMEntry451</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 451</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000710</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A57069077DD02841">ROMEntry452</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 452</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000714</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F0B203952C2C417E">ROMEntry453</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 453</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000718</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A85819BDDDAAE74C">ROMEntry454</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 454</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000071c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_92E62A8C9BC91C80">ROMEntry455</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 455</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000720</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3F62791D8C485209">ROMEntry456</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 456</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000724</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E8F77B7C47B9721C">ROMEntry457</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 457</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000728</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1A6B383017213535">ROMEntry458</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 458</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000072c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_C5DBDBC925F49BDB">ROMEntry459</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 459</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000730</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_57557D60588DC012">ROMEntry460</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 460</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000734</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6272332C51B1C8C0">ROMEntry461</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 461</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000738</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B2E5BBEC1A6409DF">ROMEntry462</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 462</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000073c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_931C66E94057BF1B">ROMEntry463</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 463</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000740</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9A8CCB5B06900E4E">ROMEntry464</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 464</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000744</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3BF85C97625D5999">ROMEntry465</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 465</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000748</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_78ADAC68A4371668">ROMEntry466</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 466</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000074c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AF4FE54E5D171551">ROMEntry467</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 467</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000750</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0B2BBD914F623A7F">ROMEntry468</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 468</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000754</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_8C5AC8A389A099F2">ROMEntry469</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 469</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000758</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_08E82DE0D65960AA">ROMEntry470</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 470</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000075c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FF4B4C075CE0F9AB">ROMEntry471</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 471</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000760</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CAC04754785054C5">ROMEntry472</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 472</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000764</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_915A948857582F08">ROMEntry473</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 473</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000768</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B2350883D34676D1">ROMEntry474</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 474</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000076c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E2364B9C625D8C99">ROMEntry475</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 475</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000770</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E7289580A1A8D135">ROMEntry476</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 476</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000774</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AA49845C38CB212A">ROMEntry477</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 477</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000778</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D2B825F2E09224CC">ROMEntry478</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 478</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000077c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_48F3FF9BDEE5AECF">ROMEntry479</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 479</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000780</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_5A28E2DF9B7671DB">ROMEntry480</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 480</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000784</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6AF4883306B9B9C9">ROMEntry481</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 481</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000788</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_636AEE237E3EA852">ROMEntry482</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 482</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000078c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F01A9262B64667A0">ROMEntry483</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 483</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000790</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CC2317F2B5CDEFAF">ROMEntry484</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 484</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000794</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_D26B8CEB6F56AC98">ROMEntry485</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 485</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000798</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_FE00457F33C6F5E3">ROMEntry486</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 486</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x0000079c</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_09E045F09872BABE">ROMEntry487</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 487</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007a0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7F8316C377857D50">ROMEntry488</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 488</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007a4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_157B1C3AB83260A5">ROMEntry489</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 489</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007a8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CD153217434EEBF8">ROMEntry490</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 490</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007ac</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E7A34898AF3C86B0">ROMEntry491</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 491</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007b0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4C93A0188855F7C4">ROMEntry492</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 492</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007b4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CC000F85BB8EBAC6">ROMEntry493</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 493</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007b8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0B9B04BBA8689849">ROMEntry494</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 494</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007bc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_2651EEAB762DFF40">ROMEntry495</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 495</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007c0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_4263BA13A11ED3EB">ROMEntry496</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 496</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007c4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_3AD8E061DAAF220F">ROMEntry497</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 497</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007c8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_743740ACEC93F059">ROMEntry498</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 498</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007cc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E4AD1E5B60DDFA07">ROMEntry499</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 499</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007d0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_CEE0C32304A575F8">ROMEntry500</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 500</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007d4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_23C72CC8488AD264">ROMEntry501</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 501</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007d8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9E7D8F054AD543A9">ROMEntry502</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 502</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007dc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_030215C371A7B239">ROMEntry503</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 503</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007e0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_44CD99E89FD4F32A">ROMEntry504</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 504</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007e4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_286B40FA9FA9DEA0">ROMEntry505</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 505</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007e8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_06B97FB0E453DA7F">ROMEntry506</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 506</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007ec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B8323891A68D1299">ROMEntry507</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 507</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007f0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_E1275D7B4622007D">ROMEntry508</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 508</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007f4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_80F64EC4B9BE1F7C">ROMEntry509</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 509</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007f8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_80CA94A7274FEA72">ROMEntry510</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 510</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x000007fc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_6512A3978987EA42">ROMEntry511</a>  </b></td>
        <td class="unboxed sdescmap">ROM Entries register 511</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000800</td>
        <td class="unboxed addr">0x00000fb7</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fb8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_1D26D4A9C88E0E3F">AUTHSTATUS</a>  </b></td>
        <td class="unboxed sdescmap">Authentication Status Register</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fbc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_54BB7C97D61B0300">DEVARCH</a>  </b></td>
        <td class="unboxed sdescmap">Device Architecture Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000fc0</td>
        <td class="unboxed addr">0x00000fc7</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fc8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_9D93988E8E2ECC2D">DEVID</a>  </b></td>
        <td class="unboxed sdescmap">Device Configuration Register</td>
      </tr>
      <tr class="regunalloc">
        <td class="unboxed addr">0x00000fcc</td>
        <td class="unboxed addr">0x00000fcf</td>
        <td class="unboxed"><i>(Not allocated)</i></td>
        <td class="unboxed sdescmap"></td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fd0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_878AEE436682D95A">PIDR4</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 4</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fd4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A1AD41BE0205F731">PIDR5</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 5</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fd8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A76AE08A27A43FD2">PIDR6</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 6</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fdc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_999250396B2E903B">PIDR7</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 7</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fe0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_A14083D8782F1194">PIDR0</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fe4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0BB159FF07E34BED">PIDR1</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fe8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_AA463F86FF60FCAD">PIDR2</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000fec</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_F931803DE524A3A4">PIDR3</a>  </b></td>
        <td class="unboxed sdescmap">Peripheral Identification Register 3</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000ff0</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_B359E999D023251B">CIDR0</a>  </b></td>
        <td class="unboxed sdescmap">Component Identification Register 0</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000ff4</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0B01A666A6643F63">CIDR1</a>  </b></td>
        <td class="unboxed sdescmap">Component Identification Register 1</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000ff8</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_0A2ED59FFC870564">CIDR2</a>  </b></td>
        <td class="unboxed sdescmap">Component Identification Register 2</td>
      </tr>
      <tr class="tabrb">
        <td class="unboxed addr">0x00000ffc</td>
        <td class="unboxed addr"></td>
        <td class="unboxed"><b><a href="#R_7DD329559F76D7E5">CIDR3</a>  </b></td>
        <td class="unboxed sdescmap">Component Identification Register 3</td>
      </tr>
    </table>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <hr/>

    <!-- Registers details / bit fields -->
    <h2 id="G_BITFIELDS">Register Details for AddressMap abc_soc_top/vexa/vexarraycs16_00/apbrom/APB4_Slave_0_MM</h2>
    <p><b>Note:</b> AddressOffsets before register name are offsets inside AddressMap (that is what the "+" means)</p>
    <p id="R_FB00FCE88D576551" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000000</span> Register(32 bit) ROMEntry0</span><br/>
      <span class="sdescdet">ROM Entries register 0</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000000</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00010003</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00010;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DEDCFACD3277B3CD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000004</span> Register(32 bit) ROMEntry1</span><br/>
      <span class="sdescdet">ROM Entries register 1</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000004</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00020003</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00020;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5B876ADDF04ACA1F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000008</span> Register(32 bit) ROMEntry2</span><br/>
      <span class="sdescdet">ROM Entries register 2</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000008</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00030003</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00030;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_488977CBD4BA68E9" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000000c</span> Register(32 bit) ROMEntry3</span><br/>
      <span class="sdescdet">ROM Entries register 3</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00000c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00040003</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00040;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B05FF22EB257514E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000010</span> Register(32 bit) ROMEntry4</span><br/>
      <span class="sdescdet">ROM Entries register 4</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000010</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00050003</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00050;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D34029069FE0C8C1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000014</span> Register(32 bit) ROMEntry5</span><br/>
      <span class="sdescdet">ROM Entries register 5</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000014</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00060003</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00060;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F9E947ED1A3FE163" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000018</span> Register(32 bit) ROMEntry6</span><br/>
      <span class="sdescdet">ROM Entries register 6</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000018</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00070003</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00070;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_855D8A6FB61106AC" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000001c</span> Register(32 bit) ROMEntry7</span><br/>
      <span class="sdescdet">ROM Entries register 7</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00001c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00200003</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00200;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AB06278666ABBDCE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000020</span> Register(32 bit) ROMEntry8</span><br/>
      <span class="sdescdet">ROM Entries register 8</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000020</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_31DD694392E41FE8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000024</span> Register(32 bit) ROMEntry9</span><br/>
      <span class="sdescdet">ROM Entries register 9</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000024</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BF0AFCFFDD6777D7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000028</span> Register(32 bit) ROMEntry10</span><br/>
      <span class="sdescdet">ROM Entries register 10</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000028</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C251F963D2C21749" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000002c</span> Register(32 bit) ROMEntry11</span><br/>
      <span class="sdescdet">ROM Entries register 11</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00002c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0E513EFB015EAE07" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000030</span> Register(32 bit) ROMEntry12</span><br/>
      <span class="sdescdet">ROM Entries register 12</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000030</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EFDACC0A9CFD7ECA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000034</span> Register(32 bit) ROMEntry13</span><br/>
      <span class="sdescdet">ROM Entries register 13</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000034</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_306919830B1B7030" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000038</span> Register(32 bit) ROMEntry14</span><br/>
      <span class="sdescdet">ROM Entries register 14</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000038</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ACD653A77CEBFA6D" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000003c</span> Register(32 bit) ROMEntry15</span><br/>
      <span class="sdescdet">ROM Entries register 15</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00003c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1820019009FE8427" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000040</span> Register(32 bit) ROMEntry16</span><br/>
      <span class="sdescdet">ROM Entries register 16</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000040</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_619927F037074C4B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000044</span> Register(32 bit) ROMEntry17</span><br/>
      <span class="sdescdet">ROM Entries register 17</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000044</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DF1672AAA45ECC9B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000048</span> Register(32 bit) ROMEntry18</span><br/>
      <span class="sdescdet">ROM Entries register 18</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000048</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_14403DFA3BF7FC57" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000004c</span> Register(32 bit) ROMEntry19</span><br/>
      <span class="sdescdet">ROM Entries register 19</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00004c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DD2E5C2072E4F782" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000050</span> Register(32 bit) ROMEntry20</span><br/>
      <span class="sdescdet">ROM Entries register 20</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000050</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_47C9146C3C44A26F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000054</span> Register(32 bit) ROMEntry21</span><br/>
      <span class="sdescdet">ROM Entries register 21</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000054</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9E84ED86D1D6BDF3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000058</span> Register(32 bit) ROMEntry22</span><br/>
      <span class="sdescdet">ROM Entries register 22</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000058</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6C545271CB2B86C4" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000005c</span> Register(32 bit) ROMEntry23</span><br/>
      <span class="sdescdet">ROM Entries register 23</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00005c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B437A7FAB77B9F55" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000060</span> Register(32 bit) ROMEntry24</span><br/>
      <span class="sdescdet">ROM Entries register 24</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000060</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_842CFCE4B9B3B8ED" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000064</span> Register(32 bit) ROMEntry25</span><br/>
      <span class="sdescdet">ROM Entries register 25</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000064</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ACBA2E3BE23CB2B6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000068</span> Register(32 bit) ROMEntry26</span><br/>
      <span class="sdescdet">ROM Entries register 26</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000068</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F77CD1DE457DC939" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000006c</span> Register(32 bit) ROMEntry27</span><br/>
      <span class="sdescdet">ROM Entries register 27</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00006c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5C588B6CC77F9B20" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000070</span> Register(32 bit) ROMEntry28</span><br/>
      <span class="sdescdet">ROM Entries register 28</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000070</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1B8ACCA0E6CD26D5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000074</span> Register(32 bit) ROMEntry29</span><br/>
      <span class="sdescdet">ROM Entries register 29</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000074</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C67EF445B9CD88E5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000078</span> Register(32 bit) ROMEntry30</span><br/>
      <span class="sdescdet">ROM Entries register 30</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000078</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_38C173616669ABB9" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000007c</span> Register(32 bit) ROMEntry31</span><br/>
      <span class="sdescdet">ROM Entries register 31</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00007c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7A263C3BDE71CB9B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000080</span> Register(32 bit) ROMEntry32</span><br/>
      <span class="sdescdet">ROM Entries register 32</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000080</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4F38DEB1AF14835B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000084</span> Register(32 bit) ROMEntry33</span><br/>
      <span class="sdescdet">ROM Entries register 33</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000084</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7EF55616CEB26E58" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000088</span> Register(32 bit) ROMEntry34</span><br/>
      <span class="sdescdet">ROM Entries register 34</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000088</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A8D69BB57753A0AF" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000008c</span> Register(32 bit) ROMEntry35</span><br/>
      <span class="sdescdet">ROM Entries register 35</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00008c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_99937D3F68E31933" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000090</span> Register(32 bit) ROMEntry36</span><br/>
      <span class="sdescdet">ROM Entries register 36</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000090</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_26FE6364D9D72D8B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000094</span> Register(32 bit) ROMEntry37</span><br/>
      <span class="sdescdet">ROM Entries register 37</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000094</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DE177D407E646221" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000098</span> Register(32 bit) ROMEntry38</span><br/>
      <span class="sdescdet">ROM Entries register 38</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000098</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8204DCDE17915F74" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000009c</span> Register(32 bit) ROMEntry39</span><br/>
      <span class="sdescdet">ROM Entries register 39</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00009c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_558CC07CB62F84CE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a0</span> Register(32 bit) ROMEntry40</span><br/>
      <span class="sdescdet">ROM Entries register 40</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0000a0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_83E6D74C692E1A57" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a4</span> Register(32 bit) ROMEntry41</span><br/>
      <span class="sdescdet">ROM Entries register 41</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0000a4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_16C41F4F1D164463" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000a8</span> Register(32 bit) ROMEntry42</span><br/>
      <span class="sdescdet">ROM Entries register 42</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0000a8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_925F7F341A997934" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000ac</span> Register(32 bit) ROMEntry43</span><br/>
      <span class="sdescdet">ROM Entries register 43</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0000ac</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2E73C5C452D66461" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b0</span> Register(32 bit) ROMEntry44</span><br/>
      <span class="sdescdet">ROM Entries register 44</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0000b0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0E48044D1870EE37" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b4</span> Register(32 bit) ROMEntry45</span><br/>
      <span class="sdescdet">ROM Entries register 45</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0000b4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8B2EEC77BA5AC7F2" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000b8</span> Register(32 bit) ROMEntry46</span><br/>
      <span class="sdescdet">ROM Entries register 46</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0000b8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B2EC3FC401D00773" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000bc</span> Register(32 bit) ROMEntry47</span><br/>
      <span class="sdescdet">ROM Entries register 47</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0000bc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9A755D57A5F371CF" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c0</span> Register(32 bit) ROMEntry48</span><br/>
      <span class="sdescdet">ROM Entries register 48</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0000c0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DE9D0ECD098BADCE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c4</span> Register(32 bit) ROMEntry49</span><br/>
      <span class="sdescdet">ROM Entries register 49</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0000c4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C1440B926EA10204" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000c8</span> Register(32 bit) ROMEntry50</span><br/>
      <span class="sdescdet">ROM Entries register 50</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0000c8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A4EAC50185D85D5A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000cc</span> Register(32 bit) ROMEntry51</span><br/>
      <span class="sdescdet">ROM Entries register 51</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0000cc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CAD6A321C8F6E659" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d0</span> Register(32 bit) ROMEntry52</span><br/>
      <span class="sdescdet">ROM Entries register 52</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0000d0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8DF35970EF9B21C0" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d4</span> Register(32 bit) ROMEntry53</span><br/>
      <span class="sdescdet">ROM Entries register 53</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0000d4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E7565FBFF8704380" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000d8</span> Register(32 bit) ROMEntry54</span><br/>
      <span class="sdescdet">ROM Entries register 54</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0000d8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D8C27A6328F67C32" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000dc</span> Register(32 bit) ROMEntry55</span><br/>
      <span class="sdescdet">ROM Entries register 55</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0000dc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8954D51A19A3DABC" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e0</span> Register(32 bit) ROMEntry56</span><br/>
      <span class="sdescdet">ROM Entries register 56</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0000e0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FEF3ED67EBAFDEB0" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e4</span> Register(32 bit) ROMEntry57</span><br/>
      <span class="sdescdet">ROM Entries register 57</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0000e4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8D374A2764399BCA" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000e8</span> Register(32 bit) ROMEntry58</span><br/>
      <span class="sdescdet">ROM Entries register 58</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0000e8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DE86E42D6E0363B0" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000ec</span> Register(32 bit) ROMEntry59</span><br/>
      <span class="sdescdet">ROM Entries register 59</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0000ec</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_136835DD1836D430" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f0</span> Register(32 bit) ROMEntry60</span><br/>
      <span class="sdescdet">ROM Entries register 60</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0000f0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_971D43A206DFB585" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f4</span> Register(32 bit) ROMEntry61</span><br/>
      <span class="sdescdet">ROM Entries register 61</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0000f4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FE4B93C076ADAA48" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000f8</span> Register(32 bit) ROMEntry62</span><br/>
      <span class="sdescdet">ROM Entries register 62</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0000f8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B918E554ADD7A398" class="boxed tabrb"><span class="regname">+<span class="addr">0x000000fc</span> Register(32 bit) ROMEntry63</span><br/>
      <span class="sdescdet">ROM Entries register 63</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0000fc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BB7DFA048FC03505" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000100</span> Register(32 bit) ROMEntry64</span><br/>
      <span class="sdescdet">ROM Entries register 64</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000100</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9833C726AF797340" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000104</span> Register(32 bit) ROMEntry65</span><br/>
      <span class="sdescdet">ROM Entries register 65</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000104</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9E35A332C791C79A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000108</span> Register(32 bit) ROMEntry66</span><br/>
      <span class="sdescdet">ROM Entries register 66</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000108</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_919C4FE3EA1C73A8" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000010c</span> Register(32 bit) ROMEntry67</span><br/>
      <span class="sdescdet">ROM Entries register 67</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00010c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EBE036E4EA9ABD14" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000110</span> Register(32 bit) ROMEntry68</span><br/>
      <span class="sdescdet">ROM Entries register 68</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000110</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DAC3BA03C9283A19" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000114</span> Register(32 bit) ROMEntry69</span><br/>
      <span class="sdescdet">ROM Entries register 69</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000114</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AE4D86035B955E95" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000118</span> Register(32 bit) ROMEntry70</span><br/>
      <span class="sdescdet">ROM Entries register 70</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000118</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AAF93225B73152D2" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000011c</span> Register(32 bit) ROMEntry71</span><br/>
      <span class="sdescdet">ROM Entries register 71</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00011c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_659F65FD539CE5A6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000120</span> Register(32 bit) ROMEntry72</span><br/>
      <span class="sdescdet">ROM Entries register 72</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000120</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6F1D06980AEE2694" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000124</span> Register(32 bit) ROMEntry73</span><br/>
      <span class="sdescdet">ROM Entries register 73</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000124</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DD6D066AF233629A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000128</span> Register(32 bit) ROMEntry74</span><br/>
      <span class="sdescdet">ROM Entries register 74</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000128</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EFA78638E81CB3BA" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000012c</span> Register(32 bit) ROMEntry75</span><br/>
      <span class="sdescdet">ROM Entries register 75</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00012c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2923871C709B86CE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000130</span> Register(32 bit) ROMEntry76</span><br/>
      <span class="sdescdet">ROM Entries register 76</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000130</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1917E1DE02641C03" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000134</span> Register(32 bit) ROMEntry77</span><br/>
      <span class="sdescdet">ROM Entries register 77</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000134</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5287ECEEA49E4DC6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000138</span> Register(32 bit) ROMEntry78</span><br/>
      <span class="sdescdet">ROM Entries register 78</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000138</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_808CC0F2C1CA1673" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000013c</span> Register(32 bit) ROMEntry79</span><br/>
      <span class="sdescdet">ROM Entries register 79</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00013c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_06EE4DA3F04B500A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000140</span> Register(32 bit) ROMEntry80</span><br/>
      <span class="sdescdet">ROM Entries register 80</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000140</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_64D3937B6B0C390C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000144</span> Register(32 bit) ROMEntry81</span><br/>
      <span class="sdescdet">ROM Entries register 81</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000144</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_922C61F9BAC3F34E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000148</span> Register(32 bit) ROMEntry82</span><br/>
      <span class="sdescdet">ROM Entries register 82</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000148</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_42804B32A66B7B97" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000014c</span> Register(32 bit) ROMEntry83</span><br/>
      <span class="sdescdet">ROM Entries register 83</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00014c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_37F12A2002D5326C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000150</span> Register(32 bit) ROMEntry84</span><br/>
      <span class="sdescdet">ROM Entries register 84</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000150</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E29F3964AA5E47F8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000154</span> Register(32 bit) ROMEntry85</span><br/>
      <span class="sdescdet">ROM Entries register 85</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000154</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1AE8BB3190F8E344" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000158</span> Register(32 bit) ROMEntry86</span><br/>
      <span class="sdescdet">ROM Entries register 86</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000158</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_75F68D728450EC19" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000015c</span> Register(32 bit) ROMEntry87</span><br/>
      <span class="sdescdet">ROM Entries register 87</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00015c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0B91E07690ACAC25" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000160</span> Register(32 bit) ROMEntry88</span><br/>
      <span class="sdescdet">ROM Entries register 88</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000160</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F16D7ABCF43E79A1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000164</span> Register(32 bit) ROMEntry89</span><br/>
      <span class="sdescdet">ROM Entries register 89</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000164</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1D509A0651824474" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000168</span> Register(32 bit) ROMEntry90</span><br/>
      <span class="sdescdet">ROM Entries register 90</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000168</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_929F095D0F6D98B3" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000016c</span> Register(32 bit) ROMEntry91</span><br/>
      <span class="sdescdet">ROM Entries register 91</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00016c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9D00A251E9039FC3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000170</span> Register(32 bit) ROMEntry92</span><br/>
      <span class="sdescdet">ROM Entries register 92</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000170</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_54C1954EA05D0A98" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000174</span> Register(32 bit) ROMEntry93</span><br/>
      <span class="sdescdet">ROM Entries register 93</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000174</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EE61A9B57A8DA9E1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000178</span> Register(32 bit) ROMEntry94</span><br/>
      <span class="sdescdet">ROM Entries register 94</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000178</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_780E30F818F77AA8" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000017c</span> Register(32 bit) ROMEntry95</span><br/>
      <span class="sdescdet">ROM Entries register 95</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00017c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DD8174C9C5DFEAC4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000180</span> Register(32 bit) ROMEntry96</span><br/>
      <span class="sdescdet">ROM Entries register 96</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000180</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9584C1D39EF8FF09" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000184</span> Register(32 bit) ROMEntry97</span><br/>
      <span class="sdescdet">ROM Entries register 97</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000184</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4BF528AC0542C382" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000188</span> Register(32 bit) ROMEntry98</span><br/>
      <span class="sdescdet">ROM Entries register 98</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000188</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_063E1EFD312079D1" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000018c</span> Register(32 bit) ROMEntry99</span><br/>
      <span class="sdescdet">ROM Entries register 99</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00018c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3B952DBC87BC4CF6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000190</span> Register(32 bit) ROMEntry100</span><br/>
      <span class="sdescdet">ROM Entries register 100</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000190</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CC3A2F825313B767" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000194</span> Register(32 bit) ROMEntry101</span><br/>
      <span class="sdescdet">ROM Entries register 101</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000194</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4F24461062430938" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000198</span> Register(32 bit) ROMEntry102</span><br/>
      <span class="sdescdet">ROM Entries register 102</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000198</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BCE9E706E34C8726" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000019c</span> Register(32 bit) ROMEntry103</span><br/>
      <span class="sdescdet">ROM Entries register 103</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00019c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2FA678DE90BBF322" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001a0</span> Register(32 bit) ROMEntry104</span><br/>
      <span class="sdescdet">ROM Entries register 104</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0001a0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2C5FCFE1D934AEC8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001a4</span> Register(32 bit) ROMEntry105</span><br/>
      <span class="sdescdet">ROM Entries register 105</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0001a4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DEA95B08B1FE901E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001a8</span> Register(32 bit) ROMEntry106</span><br/>
      <span class="sdescdet">ROM Entries register 106</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0001a8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7ABDB678DFEFDC48" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001ac</span> Register(32 bit) ROMEntry107</span><br/>
      <span class="sdescdet">ROM Entries register 107</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0001ac</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FC794A292F3DF3FF" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001b0</span> Register(32 bit) ROMEntry108</span><br/>
      <span class="sdescdet">ROM Entries register 108</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0001b0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_83749B4A27D5EF5C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001b4</span> Register(32 bit) ROMEntry109</span><br/>
      <span class="sdescdet">ROM Entries register 109</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0001b4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C866C13D6124CABE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001b8</span> Register(32 bit) ROMEntry110</span><br/>
      <span class="sdescdet">ROM Entries register 110</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0001b8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A6D54813E6D5D821" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001bc</span> Register(32 bit) ROMEntry111</span><br/>
      <span class="sdescdet">ROM Entries register 111</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0001bc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C1B936E157AF3640" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001c0</span> Register(32 bit) ROMEntry112</span><br/>
      <span class="sdescdet">ROM Entries register 112</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0001c0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_98DB06D48809B070" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001c4</span> Register(32 bit) ROMEntry113</span><br/>
      <span class="sdescdet">ROM Entries register 113</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0001c4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B6E4DDC0CA5C654B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001c8</span> Register(32 bit) ROMEntry114</span><br/>
      <span class="sdescdet">ROM Entries register 114</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0001c8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A583D3B4B7C4D640" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001cc</span> Register(32 bit) ROMEntry115</span><br/>
      <span class="sdescdet">ROM Entries register 115</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0001cc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1477C16D68A5234E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001d0</span> Register(32 bit) ROMEntry116</span><br/>
      <span class="sdescdet">ROM Entries register 116</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0001d0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_762784CB8E085413" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001d4</span> Register(32 bit) ROMEntry117</span><br/>
      <span class="sdescdet">ROM Entries register 117</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0001d4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_03496CDC0C4526F1" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001d8</span> Register(32 bit) ROMEntry118</span><br/>
      <span class="sdescdet">ROM Entries register 118</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0001d8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_74F0ACA5A568507B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001dc</span> Register(32 bit) ROMEntry119</span><br/>
      <span class="sdescdet">ROM Entries register 119</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0001dc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_32CA3FDE2B0F9B0C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001e0</span> Register(32 bit) ROMEntry120</span><br/>
      <span class="sdescdet">ROM Entries register 120</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0001e0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8790D8D575E1333E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001e4</span> Register(32 bit) ROMEntry121</span><br/>
      <span class="sdescdet">ROM Entries register 121</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0001e4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5D27F43A1E7DEFDA" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001e8</span> Register(32 bit) ROMEntry122</span><br/>
      <span class="sdescdet">ROM Entries register 122</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0001e8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EB7F6391F0203718" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001ec</span> Register(32 bit) ROMEntry123</span><br/>
      <span class="sdescdet">ROM Entries register 123</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0001ec</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_49FBEA633BD435D3" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001f0</span> Register(32 bit) ROMEntry124</span><br/>
      <span class="sdescdet">ROM Entries register 124</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0001f0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E12404A74862871B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001f4</span> Register(32 bit) ROMEntry125</span><br/>
      <span class="sdescdet">ROM Entries register 125</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0001f4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_10427F22B88770F0" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001f8</span> Register(32 bit) ROMEntry126</span><br/>
      <span class="sdescdet">ROM Entries register 126</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0001f8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AEAD45826F77993B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000001fc</span> Register(32 bit) ROMEntry127</span><br/>
      <span class="sdescdet">ROM Entries register 127</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0001fc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B2D9679336382E92" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000200</span> Register(32 bit) ROMEntry128</span><br/>
      <span class="sdescdet">ROM Entries register 128</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000200</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F851F12814819818" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000204</span> Register(32 bit) ROMEntry129</span><br/>
      <span class="sdescdet">ROM Entries register 129</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000204</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_837F7F765E3773E5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000208</span> Register(32 bit) ROMEntry130</span><br/>
      <span class="sdescdet">ROM Entries register 130</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000208</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F511682463266779" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000020c</span> Register(32 bit) ROMEntry131</span><br/>
      <span class="sdescdet">ROM Entries register 131</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00020c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0D23320686405882" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000210</span> Register(32 bit) ROMEntry132</span><br/>
      <span class="sdescdet">ROM Entries register 132</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000210</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D8ED5BB871A578D8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000214</span> Register(32 bit) ROMEntry133</span><br/>
      <span class="sdescdet">ROM Entries register 133</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000214</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FEAD0DCF62A2F23F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000218</span> Register(32 bit) ROMEntry134</span><br/>
      <span class="sdescdet">ROM Entries register 134</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000218</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A925FE00E6B3915C" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000021c</span> Register(32 bit) ROMEntry135</span><br/>
      <span class="sdescdet">ROM Entries register 135</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00021c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1D9B97014D65F32D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000220</span> Register(32 bit) ROMEntry136</span><br/>
      <span class="sdescdet">ROM Entries register 136</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000220</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FCB0F7CB9FD19946" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000224</span> Register(32 bit) ROMEntry137</span><br/>
      <span class="sdescdet">ROM Entries register 137</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000224</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E1519A3FFEF5E59E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000228</span> Register(32 bit) ROMEntry138</span><br/>
      <span class="sdescdet">ROM Entries register 138</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000228</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7E625E0EC0D616FC" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000022c</span> Register(32 bit) ROMEntry139</span><br/>
      <span class="sdescdet">ROM Entries register 139</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00022c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B4D37EF58F4A0236" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000230</span> Register(32 bit) ROMEntry140</span><br/>
      <span class="sdescdet">ROM Entries register 140</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000230</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EFE35CC61AFEA7C8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000234</span> Register(32 bit) ROMEntry141</span><br/>
      <span class="sdescdet">ROM Entries register 141</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000234</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D9D6A18CBB429535" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000238</span> Register(32 bit) ROMEntry142</span><br/>
      <span class="sdescdet">ROM Entries register 142</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000238</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_262628805932B7D4" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000023c</span> Register(32 bit) ROMEntry143</span><br/>
      <span class="sdescdet">ROM Entries register 143</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00023c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_40DDB5143728C1EA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000240</span> Register(32 bit) ROMEntry144</span><br/>
      <span class="sdescdet">ROM Entries register 144</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000240</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_07FCAC71564C8653" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000244</span> Register(32 bit) ROMEntry145</span><br/>
      <span class="sdescdet">ROM Entries register 145</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000244</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_756F93943B9A7F07" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000248</span> Register(32 bit) ROMEntry146</span><br/>
      <span class="sdescdet">ROM Entries register 146</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000248</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B318E11CCA51FB71" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000024c</span> Register(32 bit) ROMEntry147</span><br/>
      <span class="sdescdet">ROM Entries register 147</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00024c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5F1BF632E9899F94" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000250</span> Register(32 bit) ROMEntry148</span><br/>
      <span class="sdescdet">ROM Entries register 148</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000250</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B827808E9DE4C6AB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000254</span> Register(32 bit) ROMEntry149</span><br/>
      <span class="sdescdet">ROM Entries register 149</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000254</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_664E8D1544985BD3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000258</span> Register(32 bit) ROMEntry150</span><br/>
      <span class="sdescdet">ROM Entries register 150</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000258</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2A215F148CB8BBFB" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000025c</span> Register(32 bit) ROMEntry151</span><br/>
      <span class="sdescdet">ROM Entries register 151</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00025c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B253994E7F52410F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000260</span> Register(32 bit) ROMEntry152</span><br/>
      <span class="sdescdet">ROM Entries register 152</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000260</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C92B32E8FB5EB0E0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000264</span> Register(32 bit) ROMEntry153</span><br/>
      <span class="sdescdet">ROM Entries register 153</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000264</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3EAD6C7E2DB434A8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000268</span> Register(32 bit) ROMEntry154</span><br/>
      <span class="sdescdet">ROM Entries register 154</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000268</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E39FE147B02ED676" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000026c</span> Register(32 bit) ROMEntry155</span><br/>
      <span class="sdescdet">ROM Entries register 155</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00026c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1CB54DEB02674FB1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000270</span> Register(32 bit) ROMEntry156</span><br/>
      <span class="sdescdet">ROM Entries register 156</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000270</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3BDD5028C3A14051" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000274</span> Register(32 bit) ROMEntry157</span><br/>
      <span class="sdescdet">ROM Entries register 157</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000274</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_02AC80F4C76AF90A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000278</span> Register(32 bit) ROMEntry158</span><br/>
      <span class="sdescdet">ROM Entries register 158</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000278</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9E85154CD3EC54E3" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000027c</span> Register(32 bit) ROMEntry159</span><br/>
      <span class="sdescdet">ROM Entries register 159</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00027c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EA8EE53561977B2E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000280</span> Register(32 bit) ROMEntry160</span><br/>
      <span class="sdescdet">ROM Entries register 160</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000280</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_212AC46A50408219" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000284</span> Register(32 bit) ROMEntry161</span><br/>
      <span class="sdescdet">ROM Entries register 161</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000284</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B0D19A02B1849C8B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000288</span> Register(32 bit) ROMEntry162</span><br/>
      <span class="sdescdet">ROM Entries register 162</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000288</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D1D4F09F6B7B72C9" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000028c</span> Register(32 bit) ROMEntry163</span><br/>
      <span class="sdescdet">ROM Entries register 163</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00028c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_78462C2DE09AF8D0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000290</span> Register(32 bit) ROMEntry164</span><br/>
      <span class="sdescdet">ROM Entries register 164</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000290</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_726ECEE95DF9255A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000294</span> Register(32 bit) ROMEntry165</span><br/>
      <span class="sdescdet">ROM Entries register 165</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000294</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1FF7BFD82C27312C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000298</span> Register(32 bit) ROMEntry166</span><br/>
      <span class="sdescdet">ROM Entries register 166</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000298</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E72E36D4567706D9" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000029c</span> Register(32 bit) ROMEntry167</span><br/>
      <span class="sdescdet">ROM Entries register 167</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00029c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_67D1EA030017ECF4" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002a0</span> Register(32 bit) ROMEntry168</span><br/>
      <span class="sdescdet">ROM Entries register 168</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0002a0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D1EC7C2400EB121C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002a4</span> Register(32 bit) ROMEntry169</span><br/>
      <span class="sdescdet">ROM Entries register 169</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0002a4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4D9D3DA20F064AC7" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002a8</span> Register(32 bit) ROMEntry170</span><br/>
      <span class="sdescdet">ROM Entries register 170</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0002a8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_30C02FF39C0DAEA5" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002ac</span> Register(32 bit) ROMEntry171</span><br/>
      <span class="sdescdet">ROM Entries register 171</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0002ac</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_17426539B84C0EE1" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002b0</span> Register(32 bit) ROMEntry172</span><br/>
      <span class="sdescdet">ROM Entries register 172</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0002b0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_18E04E4E511EBCA7" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002b4</span> Register(32 bit) ROMEntry173</span><br/>
      <span class="sdescdet">ROM Entries register 173</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0002b4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7AF929971FC15085" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002b8</span> Register(32 bit) ROMEntry174</span><br/>
      <span class="sdescdet">ROM Entries register 174</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0002b8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1A561F753B74EA15" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002bc</span> Register(32 bit) ROMEntry175</span><br/>
      <span class="sdescdet">ROM Entries register 175</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0002bc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BE52EC902F590EB6" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002c0</span> Register(32 bit) ROMEntry176</span><br/>
      <span class="sdescdet">ROM Entries register 176</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0002c0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_26E14DFAFC0E9147" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002c4</span> Register(32 bit) ROMEntry177</span><br/>
      <span class="sdescdet">ROM Entries register 177</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0002c4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_74812D7B5D4D8E1B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002c8</span> Register(32 bit) ROMEntry178</span><br/>
      <span class="sdescdet">ROM Entries register 178</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0002c8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3E378AC726396220" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002cc</span> Register(32 bit) ROMEntry179</span><br/>
      <span class="sdescdet">ROM Entries register 179</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0002cc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D756095DB09A0AC2" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002d0</span> Register(32 bit) ROMEntry180</span><br/>
      <span class="sdescdet">ROM Entries register 180</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0002d0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_915B1134EA27407F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002d4</span> Register(32 bit) ROMEntry181</span><br/>
      <span class="sdescdet">ROM Entries register 181</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0002d4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A0C20FCC2E46BFB5" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002d8</span> Register(32 bit) ROMEntry182</span><br/>
      <span class="sdescdet">ROM Entries register 182</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0002d8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6F72F96227269407" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002dc</span> Register(32 bit) ROMEntry183</span><br/>
      <span class="sdescdet">ROM Entries register 183</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0002dc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CBE3AA6E23938423" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002e0</span> Register(32 bit) ROMEntry184</span><br/>
      <span class="sdescdet">ROM Entries register 184</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0002e0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A45B3D4C241F1CD7" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002e4</span> Register(32 bit) ROMEntry185</span><br/>
      <span class="sdescdet">ROM Entries register 185</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0002e4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AB1E93418B6CDA19" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002e8</span> Register(32 bit) ROMEntry186</span><br/>
      <span class="sdescdet">ROM Entries register 186</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0002e8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9BB85A6BCF7015F1" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002ec</span> Register(32 bit) ROMEntry187</span><br/>
      <span class="sdescdet">ROM Entries register 187</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0002ec</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_205291CF0A7BF8B4" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002f0</span> Register(32 bit) ROMEntry188</span><br/>
      <span class="sdescdet">ROM Entries register 188</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0002f0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_722802913FB20CBE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002f4</span> Register(32 bit) ROMEntry189</span><br/>
      <span class="sdescdet">ROM Entries register 189</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0002f4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_01E67A6D336495F0" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002f8</span> Register(32 bit) ROMEntry190</span><br/>
      <span class="sdescdet">ROM Entries register 190</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0002f8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D34579A5590D2817" class="boxed tabrb"><span class="regname">+<span class="addr">0x000002fc</span> Register(32 bit) ROMEntry191</span><br/>
      <span class="sdescdet">ROM Entries register 191</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0002fc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DCF1AEF970FD7116" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000300</span> Register(32 bit) ROMEntry192</span><br/>
      <span class="sdescdet">ROM Entries register 192</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000300</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D820508373A145C9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000304</span> Register(32 bit) ROMEntry193</span><br/>
      <span class="sdescdet">ROM Entries register 193</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000304</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5C30870432CB5BA7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000308</span> Register(32 bit) ROMEntry194</span><br/>
      <span class="sdescdet">ROM Entries register 194</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000308</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6A53A086AF7023EA" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000030c</span> Register(32 bit) ROMEntry195</span><br/>
      <span class="sdescdet">ROM Entries register 195</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00030c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6B530994201BDE13" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000310</span> Register(32 bit) ROMEntry196</span><br/>
      <span class="sdescdet">ROM Entries register 196</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000310</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_047F22BCA4F17E36" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000314</span> Register(32 bit) ROMEntry197</span><br/>
      <span class="sdescdet">ROM Entries register 197</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000314</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0E43E2551C7BBFE9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000318</span> Register(32 bit) ROMEntry198</span><br/>
      <span class="sdescdet">ROM Entries register 198</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000318</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6C97DFA45DA1C5C9" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000031c</span> Register(32 bit) ROMEntry199</span><br/>
      <span class="sdescdet">ROM Entries register 199</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00031c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EF665E5BAC0DCCB9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000320</span> Register(32 bit) ROMEntry200</span><br/>
      <span class="sdescdet">ROM Entries register 200</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000320</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_25A297BE9F42C06F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000324</span> Register(32 bit) ROMEntry201</span><br/>
      <span class="sdescdet">ROM Entries register 201</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000324</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5A93F94660E485A1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000328</span> Register(32 bit) ROMEntry202</span><br/>
      <span class="sdescdet">ROM Entries register 202</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000328</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A80217C20C08B22E" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000032c</span> Register(32 bit) ROMEntry203</span><br/>
      <span class="sdescdet">ROM Entries register 203</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00032c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_660DF9195B75B5D7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000330</span> Register(32 bit) ROMEntry204</span><br/>
      <span class="sdescdet">ROM Entries register 204</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000330</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3538157A08AD1156" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000334</span> Register(32 bit) ROMEntry205</span><br/>
      <span class="sdescdet">ROM Entries register 205</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000334</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0D8D51A4F24D4DAA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000338</span> Register(32 bit) ROMEntry206</span><br/>
      <span class="sdescdet">ROM Entries register 206</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000338</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3E88EC8039E70430" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000033c</span> Register(32 bit) ROMEntry207</span><br/>
      <span class="sdescdet">ROM Entries register 207</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00033c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C57484325DF77B3B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000340</span> Register(32 bit) ROMEntry208</span><br/>
      <span class="sdescdet">ROM Entries register 208</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000340</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_133FA5FC21FC1272" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000344</span> Register(32 bit) ROMEntry209</span><br/>
      <span class="sdescdet">ROM Entries register 209</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000344</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6C3D529F2D99DB9A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000348</span> Register(32 bit) ROMEntry210</span><br/>
      <span class="sdescdet">ROM Entries register 210</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000348</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A53060CED33DBC2B" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000034c</span> Register(32 bit) ROMEntry211</span><br/>
      <span class="sdescdet">ROM Entries register 211</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00034c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FF96408188EA12B8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000350</span> Register(32 bit) ROMEntry212</span><br/>
      <span class="sdescdet">ROM Entries register 212</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000350</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BA3C6BB27968DFD7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000354</span> Register(32 bit) ROMEntry213</span><br/>
      <span class="sdescdet">ROM Entries register 213</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000354</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E636B2B0215BC2FB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000358</span> Register(32 bit) ROMEntry214</span><br/>
      <span class="sdescdet">ROM Entries register 214</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000358</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5FC6E64CCE3D3E71" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000035c</span> Register(32 bit) ROMEntry215</span><br/>
      <span class="sdescdet">ROM Entries register 215</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00035c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3A385DB7BA9D2210" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000360</span> Register(32 bit) ROMEntry216</span><br/>
      <span class="sdescdet">ROM Entries register 216</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000360</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E31C612133130B75" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000364</span> Register(32 bit) ROMEntry217</span><br/>
      <span class="sdescdet">ROM Entries register 217</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000364</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_254234A09018B06A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000368</span> Register(32 bit) ROMEntry218</span><br/>
      <span class="sdescdet">ROM Entries register 218</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000368</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C7AE13D47D905073" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000036c</span> Register(32 bit) ROMEntry219</span><br/>
      <span class="sdescdet">ROM Entries register 219</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00036c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1D6947CC30F879E5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000370</span> Register(32 bit) ROMEntry220</span><br/>
      <span class="sdescdet">ROM Entries register 220</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000370</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F8780B2B93478DF9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000374</span> Register(32 bit) ROMEntry221</span><br/>
      <span class="sdescdet">ROM Entries register 221</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000374</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CCD56D63FF2E1569" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000378</span> Register(32 bit) ROMEntry222</span><br/>
      <span class="sdescdet">ROM Entries register 222</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000378</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D7B72B19BA72AE6F" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000037c</span> Register(32 bit) ROMEntry223</span><br/>
      <span class="sdescdet">ROM Entries register 223</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00037c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_91E967FFBBAF59B8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000380</span> Register(32 bit) ROMEntry224</span><br/>
      <span class="sdescdet">ROM Entries register 224</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000380</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B957F47C1C3E3265" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000384</span> Register(32 bit) ROMEntry225</span><br/>
      <span class="sdescdet">ROM Entries register 225</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000384</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4F3E01FA6965E458" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000388</span> Register(32 bit) ROMEntry226</span><br/>
      <span class="sdescdet">ROM Entries register 226</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000388</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_07683F681A4E53B0" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000038c</span> Register(32 bit) ROMEntry227</span><br/>
      <span class="sdescdet">ROM Entries register 227</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00038c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_81745D7DB9A0C0B6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000390</span> Register(32 bit) ROMEntry228</span><br/>
      <span class="sdescdet">ROM Entries register 228</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000390</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EF78462EAD6B28A8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000394</span> Register(32 bit) ROMEntry229</span><br/>
      <span class="sdescdet">ROM Entries register 229</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000394</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BCA43D7126BFDB47" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000398</span> Register(32 bit) ROMEntry230</span><br/>
      <span class="sdescdet">ROM Entries register 230</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000398</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E4F0A1D970BCC403" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000039c</span> Register(32 bit) ROMEntry231</span><br/>
      <span class="sdescdet">ROM Entries register 231</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00039c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F8B442FC1E682661" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003a0</span> Register(32 bit) ROMEntry232</span><br/>
      <span class="sdescdet">ROM Entries register 232</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0003a0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_06712EC95EE24480" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003a4</span> Register(32 bit) ROMEntry233</span><br/>
      <span class="sdescdet">ROM Entries register 233</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0003a4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3F5F83CAB17AFE8A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003a8</span> Register(32 bit) ROMEntry234</span><br/>
      <span class="sdescdet">ROM Entries register 234</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0003a8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6815AA3F4D61DE41" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003ac</span> Register(32 bit) ROMEntry235</span><br/>
      <span class="sdescdet">ROM Entries register 235</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0003ac</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_86DE15A557B343EA" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003b0</span> Register(32 bit) ROMEntry236</span><br/>
      <span class="sdescdet">ROM Entries register 236</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0003b0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_91FB78951E2F1C87" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003b4</span> Register(32 bit) ROMEntry237</span><br/>
      <span class="sdescdet">ROM Entries register 237</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0003b4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_36DF99E6BF7F7A4A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003b8</span> Register(32 bit) ROMEntry238</span><br/>
      <span class="sdescdet">ROM Entries register 238</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0003b8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B8AAFBDF0600DB00" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003bc</span> Register(32 bit) ROMEntry239</span><br/>
      <span class="sdescdet">ROM Entries register 239</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0003bc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_16BDCEA26CA18BA9" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003c0</span> Register(32 bit) ROMEntry240</span><br/>
      <span class="sdescdet">ROM Entries register 240</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0003c0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A5FBA884F2BC74B8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003c4</span> Register(32 bit) ROMEntry241</span><br/>
      <span class="sdescdet">ROM Entries register 241</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0003c4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CEE8F19453597BEF" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003c8</span> Register(32 bit) ROMEntry242</span><br/>
      <span class="sdescdet">ROM Entries register 242</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0003c8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C8487E3E767D65B9" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003cc</span> Register(32 bit) ROMEntry243</span><br/>
      <span class="sdescdet">ROM Entries register 243</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0003cc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_66FC79B13CCE71AC" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003d0</span> Register(32 bit) ROMEntry244</span><br/>
      <span class="sdescdet">ROM Entries register 244</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0003d0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DD6FF93D0A82423C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003d4</span> Register(32 bit) ROMEntry245</span><br/>
      <span class="sdescdet">ROM Entries register 245</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0003d4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_46F8B8FDF3F6C507" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003d8</span> Register(32 bit) ROMEntry246</span><br/>
      <span class="sdescdet">ROM Entries register 246</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0003d8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A277C18D0FF8C15C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003dc</span> Register(32 bit) ROMEntry247</span><br/>
      <span class="sdescdet">ROM Entries register 247</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0003dc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_74C8E8AFEA6FF648" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003e0</span> Register(32 bit) ROMEntry248</span><br/>
      <span class="sdescdet">ROM Entries register 248</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0003e0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D06054CC78071A9F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003e4</span> Register(32 bit) ROMEntry249</span><br/>
      <span class="sdescdet">ROM Entries register 249</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0003e4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9F153497EBB30D9A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003e8</span> Register(32 bit) ROMEntry250</span><br/>
      <span class="sdescdet">ROM Entries register 250</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0003e8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8BC2845FD1045618" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003ec</span> Register(32 bit) ROMEntry251</span><br/>
      <span class="sdescdet">ROM Entries register 251</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0003ec</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CD0BBBC6B0382186" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003f0</span> Register(32 bit) ROMEntry252</span><br/>
      <span class="sdescdet">ROM Entries register 252</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0003f0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_671BB16F97D0A000" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003f4</span> Register(32 bit) ROMEntry253</span><br/>
      <span class="sdescdet">ROM Entries register 253</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0003f4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_366C03ABA57848F9" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003f8</span> Register(32 bit) ROMEntry254</span><br/>
      <span class="sdescdet">ROM Entries register 254</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0003f8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0ED0D3838A1B3E18" class="boxed tabrb"><span class="regname">+<span class="addr">0x000003fc</span> Register(32 bit) ROMEntry255</span><br/>
      <span class="sdescdet">ROM Entries register 255</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0003fc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_00405F8A59E34EFD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000400</span> Register(32 bit) ROMEntry256</span><br/>
      <span class="sdescdet">ROM Entries register 256</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000400</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DF0FB4691B1ED993" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000404</span> Register(32 bit) ROMEntry257</span><br/>
      <span class="sdescdet">ROM Entries register 257</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000404</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E97856FF8F147D17" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000408</span> Register(32 bit) ROMEntry258</span><br/>
      <span class="sdescdet">ROM Entries register 258</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000408</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E347B3C2F76235BF" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000040c</span> Register(32 bit) ROMEntry259</span><br/>
      <span class="sdescdet">ROM Entries register 259</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00040c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DBED106327D422CB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000410</span> Register(32 bit) ROMEntry260</span><br/>
      <span class="sdescdet">ROM Entries register 260</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000410</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_11BD773C36AE5587" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000414</span> Register(32 bit) ROMEntry261</span><br/>
      <span class="sdescdet">ROM Entries register 261</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000414</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A1067BA681E0FFD6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000418</span> Register(32 bit) ROMEntry262</span><br/>
      <span class="sdescdet">ROM Entries register 262</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000418</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3826E345AA3948B0" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000041c</span> Register(32 bit) ROMEntry263</span><br/>
      <span class="sdescdet">ROM Entries register 263</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00041c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_44904AB554A82F6B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000420</span> Register(32 bit) ROMEntry264</span><br/>
      <span class="sdescdet">ROM Entries register 264</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000420</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_229ECFE2012097C7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000424</span> Register(32 bit) ROMEntry265</span><br/>
      <span class="sdescdet">ROM Entries register 265</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000424</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3FA1C6EB57A0DE87" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000428</span> Register(32 bit) ROMEntry266</span><br/>
      <span class="sdescdet">ROM Entries register 266</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000428</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_922F2F27D5C41CB0" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000042c</span> Register(32 bit) ROMEntry267</span><br/>
      <span class="sdescdet">ROM Entries register 267</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00042c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8BC00A102F96D8CC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000430</span> Register(32 bit) ROMEntry268</span><br/>
      <span class="sdescdet">ROM Entries register 268</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000430</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3FAED3D503A762F1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000434</span> Register(32 bit) ROMEntry269</span><br/>
      <span class="sdescdet">ROM Entries register 269</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000434</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_43F04AD981673D25" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000438</span> Register(32 bit) ROMEntry270</span><br/>
      <span class="sdescdet">ROM Entries register 270</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000438</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8E487DC2057535AD" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000043c</span> Register(32 bit) ROMEntry271</span><br/>
      <span class="sdescdet">ROM Entries register 271</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00043c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9EFDEFFD7E385AA5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000440</span> Register(32 bit) ROMEntry272</span><br/>
      <span class="sdescdet">ROM Entries register 272</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000440</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_68561431BE2EAE8E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000444</span> Register(32 bit) ROMEntry273</span><br/>
      <span class="sdescdet">ROM Entries register 273</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000444</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C14D424158E51FFC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000448</span> Register(32 bit) ROMEntry274</span><br/>
      <span class="sdescdet">ROM Entries register 274</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000448</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_61FA6648BE0184AD" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000044c</span> Register(32 bit) ROMEntry275</span><br/>
      <span class="sdescdet">ROM Entries register 275</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00044c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B652F6266F618724" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000450</span> Register(32 bit) ROMEntry276</span><br/>
      <span class="sdescdet">ROM Entries register 276</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000450</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4E86F9A493198C23" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000454</span> Register(32 bit) ROMEntry277</span><br/>
      <span class="sdescdet">ROM Entries register 277</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000454</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_51C483D836D05B19" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000458</span> Register(32 bit) ROMEntry278</span><br/>
      <span class="sdescdet">ROM Entries register 278</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000458</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0372D142761AF3EB" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000045c</span> Register(32 bit) ROMEntry279</span><br/>
      <span class="sdescdet">ROM Entries register 279</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00045c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E49AD51D0B00D997" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000460</span> Register(32 bit) ROMEntry280</span><br/>
      <span class="sdescdet">ROM Entries register 280</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000460</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4AEB2007FABFC2AF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000464</span> Register(32 bit) ROMEntry281</span><br/>
      <span class="sdescdet">ROM Entries register 281</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000464</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3D58359C6FD83392" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000468</span> Register(32 bit) ROMEntry282</span><br/>
      <span class="sdescdet">ROM Entries register 282</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000468</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BA9C0D1A64B45E60" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000046c</span> Register(32 bit) ROMEntry283</span><br/>
      <span class="sdescdet">ROM Entries register 283</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00046c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_47D294AC40C90DCA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000470</span> Register(32 bit) ROMEntry284</span><br/>
      <span class="sdescdet">ROM Entries register 284</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000470</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D1B256EB9A6AB0B5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000474</span> Register(32 bit) ROMEntry285</span><br/>
      <span class="sdescdet">ROM Entries register 285</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000474</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_83FA0691E1D45C96" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000478</span> Register(32 bit) ROMEntry286</span><br/>
      <span class="sdescdet">ROM Entries register 286</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000478</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D73C4CC17CCE7B89" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000047c</span> Register(32 bit) ROMEntry287</span><br/>
      <span class="sdescdet">ROM Entries register 287</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00047c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AECCEF19B9234D45" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000480</span> Register(32 bit) ROMEntry288</span><br/>
      <span class="sdescdet">ROM Entries register 288</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000480</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3AF74BD6978B31C8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000484</span> Register(32 bit) ROMEntry289</span><br/>
      <span class="sdescdet">ROM Entries register 289</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000484</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AF604580FB559000" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000488</span> Register(32 bit) ROMEntry290</span><br/>
      <span class="sdescdet">ROM Entries register 290</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000488</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9DF3931EAAC4A0DA" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000048c</span> Register(32 bit) ROMEntry291</span><br/>
      <span class="sdescdet">ROM Entries register 291</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00048c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_263355FA67E5270A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000490</span> Register(32 bit) ROMEntry292</span><br/>
      <span class="sdescdet">ROM Entries register 292</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000490</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_81E405299842588D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000494</span> Register(32 bit) ROMEntry293</span><br/>
      <span class="sdescdet">ROM Entries register 293</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000494</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7886AA9963BA56BD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000498</span> Register(32 bit) ROMEntry294</span><br/>
      <span class="sdescdet">ROM Entries register 294</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000498</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B8848D0C75EE1912" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000049c</span> Register(32 bit) ROMEntry295</span><br/>
      <span class="sdescdet">ROM Entries register 295</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00049c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0A7013B45647C45E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004a0</span> Register(32 bit) ROMEntry296</span><br/>
      <span class="sdescdet">ROM Entries register 296</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0004a0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_631C71681788C1CC" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004a4</span> Register(32 bit) ROMEntry297</span><br/>
      <span class="sdescdet">ROM Entries register 297</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0004a4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B3049AD0BA6768D9" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004a8</span> Register(32 bit) ROMEntry298</span><br/>
      <span class="sdescdet">ROM Entries register 298</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0004a8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8CDEEE830241815B" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004ac</span> Register(32 bit) ROMEntry299</span><br/>
      <span class="sdescdet">ROM Entries register 299</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0004ac</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A3BB49F6CDCD32DD" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004b0</span> Register(32 bit) ROMEntry300</span><br/>
      <span class="sdescdet">ROM Entries register 300</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0004b0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8CB7F1566B854A13" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004b4</span> Register(32 bit) ROMEntry301</span><br/>
      <span class="sdescdet">ROM Entries register 301</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0004b4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3EFB12696D79E035" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004b8</span> Register(32 bit) ROMEntry302</span><br/>
      <span class="sdescdet">ROM Entries register 302</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0004b8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6EFC475EA4D4DB0E" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004bc</span> Register(32 bit) ROMEntry303</span><br/>
      <span class="sdescdet">ROM Entries register 303</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0004bc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0800A8647F5B46D4" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004c0</span> Register(32 bit) ROMEntry304</span><br/>
      <span class="sdescdet">ROM Entries register 304</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0004c0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A510BDD0758B79DE" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004c4</span> Register(32 bit) ROMEntry305</span><br/>
      <span class="sdescdet">ROM Entries register 305</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0004c4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5B2A5E1AE5F131EB" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004c8</span> Register(32 bit) ROMEntry306</span><br/>
      <span class="sdescdet">ROM Entries register 306</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0004c8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_04C875309E6D5465" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004cc</span> Register(32 bit) ROMEntry307</span><br/>
      <span class="sdescdet">ROM Entries register 307</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0004cc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EA3DDCBE1F3B913C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004d0</span> Register(32 bit) ROMEntry308</span><br/>
      <span class="sdescdet">ROM Entries register 308</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0004d0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4A91F4DB8E2D32E1" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004d4</span> Register(32 bit) ROMEntry309</span><br/>
      <span class="sdescdet">ROM Entries register 309</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0004d4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_12D698F74E740040" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004d8</span> Register(32 bit) ROMEntry310</span><br/>
      <span class="sdescdet">ROM Entries register 310</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0004d8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_10CC6F207ADEE409" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004dc</span> Register(32 bit) ROMEntry311</span><br/>
      <span class="sdescdet">ROM Entries register 311</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0004dc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_77BCBC19A04BDF96" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004e0</span> Register(32 bit) ROMEntry312</span><br/>
      <span class="sdescdet">ROM Entries register 312</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0004e0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_55769F8130D204A6" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004e4</span> Register(32 bit) ROMEntry313</span><br/>
      <span class="sdescdet">ROM Entries register 313</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0004e4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_67F313A313B3EA77" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004e8</span> Register(32 bit) ROMEntry314</span><br/>
      <span class="sdescdet">ROM Entries register 314</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0004e8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_425FA38412E51D99" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004ec</span> Register(32 bit) ROMEntry315</span><br/>
      <span class="sdescdet">ROM Entries register 315</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0004ec</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_440EAAD24010F870" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004f0</span> Register(32 bit) ROMEntry316</span><br/>
      <span class="sdescdet">ROM Entries register 316</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0004f0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_794497B4E39CFFBF" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004f4</span> Register(32 bit) ROMEntry317</span><br/>
      <span class="sdescdet">ROM Entries register 317</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0004f4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_90D2FBCD40519289" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004f8</span> Register(32 bit) ROMEntry318</span><br/>
      <span class="sdescdet">ROM Entries register 318</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0004f8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_77AE03672D09E7EA" class="boxed tabrb"><span class="regname">+<span class="addr">0x000004fc</span> Register(32 bit) ROMEntry319</span><br/>
      <span class="sdescdet">ROM Entries register 319</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0004fc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C4159CD769376468" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000500</span> Register(32 bit) ROMEntry320</span><br/>
      <span class="sdescdet">ROM Entries register 320</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000500</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_758B072F430188CC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000504</span> Register(32 bit) ROMEntry321</span><br/>
      <span class="sdescdet">ROM Entries register 321</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000504</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AFE86E0A8EA1FEC3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000508</span> Register(32 bit) ROMEntry322</span><br/>
      <span class="sdescdet">ROM Entries register 322</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000508</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D39EC8FF5AEC1E9B" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000050c</span> Register(32 bit) ROMEntry323</span><br/>
      <span class="sdescdet">ROM Entries register 323</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00050c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_266D0BADD2B91FEC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000510</span> Register(32 bit) ROMEntry324</span><br/>
      <span class="sdescdet">ROM Entries register 324</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000510</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F2430E4C3D87BD4A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000514</span> Register(32 bit) ROMEntry325</span><br/>
      <span class="sdescdet">ROM Entries register 325</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000514</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FF9E04D2FA1169CF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000518</span> Register(32 bit) ROMEntry326</span><br/>
      <span class="sdescdet">ROM Entries register 326</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000518</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0B9089B5703A116B" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000051c</span> Register(32 bit) ROMEntry327</span><br/>
      <span class="sdescdet">ROM Entries register 327</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00051c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CF22183939214E66" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000520</span> Register(32 bit) ROMEntry328</span><br/>
      <span class="sdescdet">ROM Entries register 328</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000520</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_656429DD5D487E74" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000524</span> Register(32 bit) ROMEntry329</span><br/>
      <span class="sdescdet">ROM Entries register 329</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000524</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_73898F1EB8655FA5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000528</span> Register(32 bit) ROMEntry330</span><br/>
      <span class="sdescdet">ROM Entries register 330</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000528</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_326EC08870752382" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000052c</span> Register(32 bit) ROMEntry331</span><br/>
      <span class="sdescdet">ROM Entries register 331</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00052c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EC76ED19D77FCA98" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000530</span> Register(32 bit) ROMEntry332</span><br/>
      <span class="sdescdet">ROM Entries register 332</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000530</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2B329684478DBEDB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000534</span> Register(32 bit) ROMEntry333</span><br/>
      <span class="sdescdet">ROM Entries register 333</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000534</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ED22B894C5544FE9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000538</span> Register(32 bit) ROMEntry334</span><br/>
      <span class="sdescdet">ROM Entries register 334</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000538</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6EB04ED50D25FF12" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000053c</span> Register(32 bit) ROMEntry335</span><br/>
      <span class="sdescdet">ROM Entries register 335</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00053c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_78076E93FC7FAC3C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000540</span> Register(32 bit) ROMEntry336</span><br/>
      <span class="sdescdet">ROM Entries register 336</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000540</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_761BB2D0F7AA8FDC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000544</span> Register(32 bit) ROMEntry337</span><br/>
      <span class="sdescdet">ROM Entries register 337</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000544</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ED666DC73980D48F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000548</span> Register(32 bit) ROMEntry338</span><br/>
      <span class="sdescdet">ROM Entries register 338</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000548</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_895F03A31836E729" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000054c</span> Register(32 bit) ROMEntry339</span><br/>
      <span class="sdescdet">ROM Entries register 339</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00054c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DFE126C52317504B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000550</span> Register(32 bit) ROMEntry340</span><br/>
      <span class="sdescdet">ROM Entries register 340</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000550</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_13337D0183EDF64C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000554</span> Register(32 bit) ROMEntry341</span><br/>
      <span class="sdescdet">ROM Entries register 341</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000554</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A528BC66FD97B3C8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000558</span> Register(32 bit) ROMEntry342</span><br/>
      <span class="sdescdet">ROM Entries register 342</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000558</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F4891C9CD823E548" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000055c</span> Register(32 bit) ROMEntry343</span><br/>
      <span class="sdescdet">ROM Entries register 343</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00055c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F79715AF9923F18D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000560</span> Register(32 bit) ROMEntry344</span><br/>
      <span class="sdescdet">ROM Entries register 344</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000560</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_08BB68033AC03A67" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000564</span> Register(32 bit) ROMEntry345</span><br/>
      <span class="sdescdet">ROM Entries register 345</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000564</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7FF8C68C6DCC91B3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000568</span> Register(32 bit) ROMEntry346</span><br/>
      <span class="sdescdet">ROM Entries register 346</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000568</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_398A38463828FE50" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000056c</span> Register(32 bit) ROMEntry347</span><br/>
      <span class="sdescdet">ROM Entries register 347</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00056c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F19247D9AF493568" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000570</span> Register(32 bit) ROMEntry348</span><br/>
      <span class="sdescdet">ROM Entries register 348</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000570</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AC5E5736F9D4D71C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000574</span> Register(32 bit) ROMEntry349</span><br/>
      <span class="sdescdet">ROM Entries register 349</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000574</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1F1236ECCAFD4EA6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000578</span> Register(32 bit) ROMEntry350</span><br/>
      <span class="sdescdet">ROM Entries register 350</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000578</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_65B2165051D60DD4" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000057c</span> Register(32 bit) ROMEntry351</span><br/>
      <span class="sdescdet">ROM Entries register 351</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00057c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EE01D96778AA26A4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000580</span> Register(32 bit) ROMEntry352</span><br/>
      <span class="sdescdet">ROM Entries register 352</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000580</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E0EEEFEE31030A34" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000584</span> Register(32 bit) ROMEntry353</span><br/>
      <span class="sdescdet">ROM Entries register 353</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000584</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_43005C8E21E2DCCA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000588</span> Register(32 bit) ROMEntry354</span><br/>
      <span class="sdescdet">ROM Entries register 354</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000588</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CBA98163D8F8C98D" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000058c</span> Register(32 bit) ROMEntry355</span><br/>
      <span class="sdescdet">ROM Entries register 355</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00058c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_518359B0F5B33A9B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000590</span> Register(32 bit) ROMEntry356</span><br/>
      <span class="sdescdet">ROM Entries register 356</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000590</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9E90E72909A05AE2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000594</span> Register(32 bit) ROMEntry357</span><br/>
      <span class="sdescdet">ROM Entries register 357</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000594</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_22365998E9C21205" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000598</span> Register(32 bit) ROMEntry358</span><br/>
      <span class="sdescdet">ROM Entries register 358</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000598</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D17591D13E471CF2" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000059c</span> Register(32 bit) ROMEntry359</span><br/>
      <span class="sdescdet">ROM Entries register 359</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00059c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_591A3AA5D189F572" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005a0</span> Register(32 bit) ROMEntry360</span><br/>
      <span class="sdescdet">ROM Entries register 360</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0005a0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_470A73CD2086C349" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005a4</span> Register(32 bit) ROMEntry361</span><br/>
      <span class="sdescdet">ROM Entries register 361</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0005a4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EFD92B7464413900" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005a8</span> Register(32 bit) ROMEntry362</span><br/>
      <span class="sdescdet">ROM Entries register 362</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0005a8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_59A788D1DB91D09A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005ac</span> Register(32 bit) ROMEntry363</span><br/>
      <span class="sdescdet">ROM Entries register 363</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0005ac</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C0331439CAB5BB14" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005b0</span> Register(32 bit) ROMEntry364</span><br/>
      <span class="sdescdet">ROM Entries register 364</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0005b0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_64CD5187BF88F396" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005b4</span> Register(32 bit) ROMEntry365</span><br/>
      <span class="sdescdet">ROM Entries register 365</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0005b4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6F1492AB81FE4F99" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005b8</span> Register(32 bit) ROMEntry366</span><br/>
      <span class="sdescdet">ROM Entries register 366</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0005b8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A2A12F9A681E9054" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005bc</span> Register(32 bit) ROMEntry367</span><br/>
      <span class="sdescdet">ROM Entries register 367</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0005bc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D46D64DFFD42C9E5" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005c0</span> Register(32 bit) ROMEntry368</span><br/>
      <span class="sdescdet">ROM Entries register 368</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0005c0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7E6124BB3DE11847" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005c4</span> Register(32 bit) ROMEntry369</span><br/>
      <span class="sdescdet">ROM Entries register 369</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0005c4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_56D16BBA989EEC0F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005c8</span> Register(32 bit) ROMEntry370</span><br/>
      <span class="sdescdet">ROM Entries register 370</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0005c8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3B68B13CF71FC675" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005cc</span> Register(32 bit) ROMEntry371</span><br/>
      <span class="sdescdet">ROM Entries register 371</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0005cc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B3FD115CA4F46752" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005d0</span> Register(32 bit) ROMEntry372</span><br/>
      <span class="sdescdet">ROM Entries register 372</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0005d0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_47001C317CBEDDF7" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005d4</span> Register(32 bit) ROMEntry373</span><br/>
      <span class="sdescdet">ROM Entries register 373</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0005d4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_60553B6C1A5492C5" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005d8</span> Register(32 bit) ROMEntry374</span><br/>
      <span class="sdescdet">ROM Entries register 374</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0005d8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4A570B2570558457" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005dc</span> Register(32 bit) ROMEntry375</span><br/>
      <span class="sdescdet">ROM Entries register 375</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0005dc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8E132679FCA90151" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005e0</span> Register(32 bit) ROMEntry376</span><br/>
      <span class="sdescdet">ROM Entries register 376</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0005e0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0C63F6EDB70470C3" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005e4</span> Register(32 bit) ROMEntry377</span><br/>
      <span class="sdescdet">ROM Entries register 377</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0005e4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D78F41FB2CB53592" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005e8</span> Register(32 bit) ROMEntry378</span><br/>
      <span class="sdescdet">ROM Entries register 378</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0005e8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EE40C7A94A3DB96C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005ec</span> Register(32 bit) ROMEntry379</span><br/>
      <span class="sdescdet">ROM Entries register 379</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0005ec</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9A660E2370A2D69A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005f0</span> Register(32 bit) ROMEntry380</span><br/>
      <span class="sdescdet">ROM Entries register 380</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0005f0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D65187CE8C44A9EB" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005f4</span> Register(32 bit) ROMEntry381</span><br/>
      <span class="sdescdet">ROM Entries register 381</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0005f4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0BCE4080264F3027" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005f8</span> Register(32 bit) ROMEntry382</span><br/>
      <span class="sdescdet">ROM Entries register 382</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0005f8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DA4612E4A60F9898" class="boxed tabrb"><span class="regname">+<span class="addr">0x000005fc</span> Register(32 bit) ROMEntry383</span><br/>
      <span class="sdescdet">ROM Entries register 383</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0005fc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4BEDB877203D1674" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000600</span> Register(32 bit) ROMEntry384</span><br/>
      <span class="sdescdet">ROM Entries register 384</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000600</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_50365A5C574CC883" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000604</span> Register(32 bit) ROMEntry385</span><br/>
      <span class="sdescdet">ROM Entries register 385</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000604</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A81F52D8E21EDF54" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000608</span> Register(32 bit) ROMEntry386</span><br/>
      <span class="sdescdet">ROM Entries register 386</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000608</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1EFE5578BD58110B" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000060c</span> Register(32 bit) ROMEntry387</span><br/>
      <span class="sdescdet">ROM Entries register 387</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00060c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B83E0296359FCB75" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000610</span> Register(32 bit) ROMEntry388</span><br/>
      <span class="sdescdet">ROM Entries register 388</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000610</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_ABC47B5FA523BC02" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000614</span> Register(32 bit) ROMEntry389</span><br/>
      <span class="sdescdet">ROM Entries register 389</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000614</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2177F80DED70DC01" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000618</span> Register(32 bit) ROMEntry390</span><br/>
      <span class="sdescdet">ROM Entries register 390</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000618</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BA6DE6D6DA94FFDC" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000061c</span> Register(32 bit) ROMEntry391</span><br/>
      <span class="sdescdet">ROM Entries register 391</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00061c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D9E8F7385C8EBE9E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000620</span> Register(32 bit) ROMEntry392</span><br/>
      <span class="sdescdet">ROM Entries register 392</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000620</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_88DB09F7034C77AD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000624</span> Register(32 bit) ROMEntry393</span><br/>
      <span class="sdescdet">ROM Entries register 393</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000624</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1DC3891C710130BB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000628</span> Register(32 bit) ROMEntry394</span><br/>
      <span class="sdescdet">ROM Entries register 394</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000628</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8CB6F63114CFB5E7" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000062c</span> Register(32 bit) ROMEntry395</span><br/>
      <span class="sdescdet">ROM Entries register 395</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00062c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1B818E5BBB134940" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000630</span> Register(32 bit) ROMEntry396</span><br/>
      <span class="sdescdet">ROM Entries register 396</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000630</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_540F3D84F9CA3449" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000634</span> Register(32 bit) ROMEntry397</span><br/>
      <span class="sdescdet">ROM Entries register 397</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000634</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3F325CC8A078DCCE" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000638</span> Register(32 bit) ROMEntry398</span><br/>
      <span class="sdescdet">ROM Entries register 398</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000638</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F9555DB928EB21CC" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000063c</span> Register(32 bit) ROMEntry399</span><br/>
      <span class="sdescdet">ROM Entries register 399</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00063c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_439B4A08A8CAA2E8" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000640</span> Register(32 bit) ROMEntry400</span><br/>
      <span class="sdescdet">ROM Entries register 400</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000640</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A349C6575297C042" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000644</span> Register(32 bit) ROMEntry401</span><br/>
      <span class="sdescdet">ROM Entries register 401</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000644</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_18C117EC167CDE29" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000648</span> Register(32 bit) ROMEntry402</span><br/>
      <span class="sdescdet">ROM Entries register 402</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000648</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B2D1C8ABB090EFFE" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000064c</span> Register(32 bit) ROMEntry403</span><br/>
      <span class="sdescdet">ROM Entries register 403</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00064c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_44E63E8CF58866B7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000650</span> Register(32 bit) ROMEntry404</span><br/>
      <span class="sdescdet">ROM Entries register 404</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000650</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CCB1DFBA60886AA0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000654</span> Register(32 bit) ROMEntry405</span><br/>
      <span class="sdescdet">ROM Entries register 405</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000654</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6A92BD5D577015C9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000658</span> Register(32 bit) ROMEntry406</span><br/>
      <span class="sdescdet">ROM Entries register 406</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000658</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_06E52253D3778589" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000065c</span> Register(32 bit) ROMEntry407</span><br/>
      <span class="sdescdet">ROM Entries register 407</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00065c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7E7C95961488833D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000660</span> Register(32 bit) ROMEntry408</span><br/>
      <span class="sdescdet">ROM Entries register 408</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000660</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_DD3F8768C775B22A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000664</span> Register(32 bit) ROMEntry409</span><br/>
      <span class="sdescdet">ROM Entries register 409</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000664</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EC9D69B70B8DFD78" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000668</span> Register(32 bit) ROMEntry410</span><br/>
      <span class="sdescdet">ROM Entries register 410</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000668</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_659B090A3AA4B582" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000066c</span> Register(32 bit) ROMEntry411</span><br/>
      <span class="sdescdet">ROM Entries register 411</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00066c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3F7011471CB04983" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000670</span> Register(32 bit) ROMEntry412</span><br/>
      <span class="sdescdet">ROM Entries register 412</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000670</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1CEFF436FA794381" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000674</span> Register(32 bit) ROMEntry413</span><br/>
      <span class="sdescdet">ROM Entries register 413</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000674</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0CE2D0352B4256B5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000678</span> Register(32 bit) ROMEntry414</span><br/>
      <span class="sdescdet">ROM Entries register 414</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000678</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2E7E8FA1647A6427" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000067c</span> Register(32 bit) ROMEntry415</span><br/>
      <span class="sdescdet">ROM Entries register 415</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00067c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4F0875ADA73F1735" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000680</span> Register(32 bit) ROMEntry416</span><br/>
      <span class="sdescdet">ROM Entries register 416</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000680</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_10CAF5CE44EFD7FA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000684</span> Register(32 bit) ROMEntry417</span><br/>
      <span class="sdescdet">ROM Entries register 417</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000684</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7444A7031367BB05" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000688</span> Register(32 bit) ROMEntry418</span><br/>
      <span class="sdescdet">ROM Entries register 418</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000688</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B09D1178FC923615" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000068c</span> Register(32 bit) ROMEntry419</span><br/>
      <span class="sdescdet">ROM Entries register 419</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00068c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_26B70F66A5A98354" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000690</span> Register(32 bit) ROMEntry420</span><br/>
      <span class="sdescdet">ROM Entries register 420</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000690</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_192228EE49B37CB6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000694</span> Register(32 bit) ROMEntry421</span><br/>
      <span class="sdescdet">ROM Entries register 421</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000694</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_58338DD0C072D51D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000698</span> Register(32 bit) ROMEntry422</span><br/>
      <span class="sdescdet">ROM Entries register 422</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000698</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3165422BEC33C172" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000069c</span> Register(32 bit) ROMEntry423</span><br/>
      <span class="sdescdet">ROM Entries register 423</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00069c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5D8EBCE75C058401" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006a0</span> Register(32 bit) ROMEntry424</span><br/>
      <span class="sdescdet">ROM Entries register 424</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0006a0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5637AA0B56D5D1BA" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006a4</span> Register(32 bit) ROMEntry425</span><br/>
      <span class="sdescdet">ROM Entries register 425</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0006a4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_29D73B170DE30A3C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006a8</span> Register(32 bit) ROMEntry426</span><br/>
      <span class="sdescdet">ROM Entries register 426</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0006a8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C56B19A9824E75C0" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006ac</span> Register(32 bit) ROMEntry427</span><br/>
      <span class="sdescdet">ROM Entries register 427</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0006ac</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3788C849C5A9CF9D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006b0</span> Register(32 bit) ROMEntry428</span><br/>
      <span class="sdescdet">ROM Entries register 428</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0006b0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_BA0B2CBB9BA91C0C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006b4</span> Register(32 bit) ROMEntry429</span><br/>
      <span class="sdescdet">ROM Entries register 429</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0006b4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B5DEDE9B2244F3E7" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006b8</span> Register(32 bit) ROMEntry430</span><br/>
      <span class="sdescdet">ROM Entries register 430</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0006b8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8675322BB7FE8E75" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006bc</span> Register(32 bit) ROMEntry431</span><br/>
      <span class="sdescdet">ROM Entries register 431</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0006bc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4C33624C77992275" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006c0</span> Register(32 bit) ROMEntry432</span><br/>
      <span class="sdescdet">ROM Entries register 432</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0006c0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0E588ED922EC6306" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006c4</span> Register(32 bit) ROMEntry433</span><br/>
      <span class="sdescdet">ROM Entries register 433</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0006c4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C6EEB5A952EF37C0" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006c8</span> Register(32 bit) ROMEntry434</span><br/>
      <span class="sdescdet">ROM Entries register 434</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0006c8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0887D5CB41C08A0C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006cc</span> Register(32 bit) ROMEntry435</span><br/>
      <span class="sdescdet">ROM Entries register 435</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0006cc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D46B948981875C35" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006d0</span> Register(32 bit) ROMEntry436</span><br/>
      <span class="sdescdet">ROM Entries register 436</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0006d0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_47A45DE2F7D4D526" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006d4</span> Register(32 bit) ROMEntry437</span><br/>
      <span class="sdescdet">ROM Entries register 437</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0006d4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2E49C3DF282ECEB0" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006d8</span> Register(32 bit) ROMEntry438</span><br/>
      <span class="sdescdet">ROM Entries register 438</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0006d8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B08ED68E3E3B0716" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006dc</span> Register(32 bit) ROMEntry439</span><br/>
      <span class="sdescdet">ROM Entries register 439</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0006dc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_23AC318566B50D9C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006e0</span> Register(32 bit) ROMEntry440</span><br/>
      <span class="sdescdet">ROM Entries register 440</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0006e0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9A23F07B2D80CF1C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006e4</span> Register(32 bit) ROMEntry441</span><br/>
      <span class="sdescdet">ROM Entries register 441</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0006e4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F0A733D50B32ECD3" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006e8</span> Register(32 bit) ROMEntry442</span><br/>
      <span class="sdescdet">ROM Entries register 442</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0006e8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_848586C751036363" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006ec</span> Register(32 bit) ROMEntry443</span><br/>
      <span class="sdescdet">ROM Entries register 443</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0006ec</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_028E39F4A571542A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006f0</span> Register(32 bit) ROMEntry444</span><br/>
      <span class="sdescdet">ROM Entries register 444</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0006f0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_90121A27363EB746" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006f4</span> Register(32 bit) ROMEntry445</span><br/>
      <span class="sdescdet">ROM Entries register 445</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0006f4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B1A7CB08DBFDACC8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006f8</span> Register(32 bit) ROMEntry446</span><br/>
      <span class="sdescdet">ROM Entries register 446</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0006f8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_14B9F1B4BA0ED8E0" class="boxed tabrb"><span class="regname">+<span class="addr">0x000006fc</span> Register(32 bit) ROMEntry447</span><br/>
      <span class="sdescdet">ROM Entries register 447</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0006fc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9E65A066E65AF1E7" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000700</span> Register(32 bit) ROMEntry448</span><br/>
      <span class="sdescdet">ROM Entries register 448</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000700</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_869FBA1728FF96C6" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000704</span> Register(32 bit) ROMEntry449</span><br/>
      <span class="sdescdet">ROM Entries register 449</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000704</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_EA313E517D570345" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000708</span> Register(32 bit) ROMEntry450</span><br/>
      <span class="sdescdet">ROM Entries register 450</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000708</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F1B4A3352B7164D7" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000070c</span> Register(32 bit) ROMEntry451</span><br/>
      <span class="sdescdet">ROM Entries register 451</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00070c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A57069077DD02841" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000710</span> Register(32 bit) ROMEntry452</span><br/>
      <span class="sdescdet">ROM Entries register 452</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000710</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F0B203952C2C417E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000714</span> Register(32 bit) ROMEntry453</span><br/>
      <span class="sdescdet">ROM Entries register 453</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000714</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A85819BDDDAAE74C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000718</span> Register(32 bit) ROMEntry454</span><br/>
      <span class="sdescdet">ROM Entries register 454</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000718</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_92E62A8C9BC91C80" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000071c</span> Register(32 bit) ROMEntry455</span><br/>
      <span class="sdescdet">ROM Entries register 455</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00071c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3F62791D8C485209" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000720</span> Register(32 bit) ROMEntry456</span><br/>
      <span class="sdescdet">ROM Entries register 456</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000720</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E8F77B7C47B9721C" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000724</span> Register(32 bit) ROMEntry457</span><br/>
      <span class="sdescdet">ROM Entries register 457</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000724</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1A6B383017213535" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000728</span> Register(32 bit) ROMEntry458</span><br/>
      <span class="sdescdet">ROM Entries register 458</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000728</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_C5DBDBC925F49BDB" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000072c</span> Register(32 bit) ROMEntry459</span><br/>
      <span class="sdescdet">ROM Entries register 459</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00072c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_57557D60588DC012" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000730</span> Register(32 bit) ROMEntry460</span><br/>
      <span class="sdescdet">ROM Entries register 460</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000730</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6272332C51B1C8C0" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000734</span> Register(32 bit) ROMEntry461</span><br/>
      <span class="sdescdet">ROM Entries register 461</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000734</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B2E5BBEC1A6409DF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000738</span> Register(32 bit) ROMEntry462</span><br/>
      <span class="sdescdet">ROM Entries register 462</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000738</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_931C66E94057BF1B" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000073c</span> Register(32 bit) ROMEntry463</span><br/>
      <span class="sdescdet">ROM Entries register 463</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00073c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9A8CCB5B06900E4E" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000740</span> Register(32 bit) ROMEntry464</span><br/>
      <span class="sdescdet">ROM Entries register 464</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000740</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3BF85C97625D5999" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000744</span> Register(32 bit) ROMEntry465</span><br/>
      <span class="sdescdet">ROM Entries register 465</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000744</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_78ADAC68A4371668" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000748</span> Register(32 bit) ROMEntry466</span><br/>
      <span class="sdescdet">ROM Entries register 466</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000748</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AF4FE54E5D171551" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000074c</span> Register(32 bit) ROMEntry467</span><br/>
      <span class="sdescdet">ROM Entries register 467</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00074c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0B2BBD914F623A7F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000750</span> Register(32 bit) ROMEntry468</span><br/>
      <span class="sdescdet">ROM Entries register 468</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000750</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_8C5AC8A389A099F2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000754</span> Register(32 bit) ROMEntry469</span><br/>
      <span class="sdescdet">ROM Entries register 469</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000754</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_08E82DE0D65960AA" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000758</span> Register(32 bit) ROMEntry470</span><br/>
      <span class="sdescdet">ROM Entries register 470</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000758</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FF4B4C075CE0F9AB" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000075c</span> Register(32 bit) ROMEntry471</span><br/>
      <span class="sdescdet">ROM Entries register 471</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00075c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CAC04754785054C5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000760</span> Register(32 bit) ROMEntry472</span><br/>
      <span class="sdescdet">ROM Entries register 472</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000760</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_915A948857582F08" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000764</span> Register(32 bit) ROMEntry473</span><br/>
      <span class="sdescdet">ROM Entries register 473</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000764</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B2350883D34676D1" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000768</span> Register(32 bit) ROMEntry474</span><br/>
      <span class="sdescdet">ROM Entries register 474</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000768</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E2364B9C625D8C99" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000076c</span> Register(32 bit) ROMEntry475</span><br/>
      <span class="sdescdet">ROM Entries register 475</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00076c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E7289580A1A8D135" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000770</span> Register(32 bit) ROMEntry476</span><br/>
      <span class="sdescdet">ROM Entries register 476</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000770</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AA49845C38CB212A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000774</span> Register(32 bit) ROMEntry477</span><br/>
      <span class="sdescdet">ROM Entries register 477</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000774</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D2B825F2E09224CC" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000778</span> Register(32 bit) ROMEntry478</span><br/>
      <span class="sdescdet">ROM Entries register 478</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000778</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_48F3FF9BDEE5AECF" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000077c</span> Register(32 bit) ROMEntry479</span><br/>
      <span class="sdescdet">ROM Entries register 479</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00077c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_5A28E2DF9B7671DB" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000780</span> Register(32 bit) ROMEntry480</span><br/>
      <span class="sdescdet">ROM Entries register 480</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000780</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6AF4883306B9B9C9" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000784</span> Register(32 bit) ROMEntry481</span><br/>
      <span class="sdescdet">ROM Entries register 481</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000784</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_636AEE237E3EA852" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000788</span> Register(32 bit) ROMEntry482</span><br/>
      <span class="sdescdet">ROM Entries register 482</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000788</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F01A9262B64667A0" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000078c</span> Register(32 bit) ROMEntry483</span><br/>
      <span class="sdescdet">ROM Entries register 483</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00078c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CC2317F2B5CDEFAF" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000790</span> Register(32 bit) ROMEntry484</span><br/>
      <span class="sdescdet">ROM Entries register 484</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000790</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_D26B8CEB6F56AC98" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000794</span> Register(32 bit) ROMEntry485</span><br/>
      <span class="sdescdet">ROM Entries register 485</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000794</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_FE00457F33C6F5E3" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000798</span> Register(32 bit) ROMEntry486</span><br/>
      <span class="sdescdet">ROM Entries register 486</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000798</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_09E045F09872BABE" class="boxed tabrb"><span class="regname">+<span class="addr">0x0000079c</span> Register(32 bit) ROMEntry487</span><br/>
      <span class="sdescdet">ROM Entries register 487</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a00079c</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7F8316C377857D50" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007a0</span> Register(32 bit) ROMEntry488</span><br/>
      <span class="sdescdet">ROM Entries register 488</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0007a0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_157B1C3AB83260A5" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007a4</span> Register(32 bit) ROMEntry489</span><br/>
      <span class="sdescdet">ROM Entries register 489</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0007a4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CD153217434EEBF8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007a8</span> Register(32 bit) ROMEntry490</span><br/>
      <span class="sdescdet">ROM Entries register 490</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0007a8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E7A34898AF3C86B0" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007ac</span> Register(32 bit) ROMEntry491</span><br/>
      <span class="sdescdet">ROM Entries register 491</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0007ac</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4C93A0188855F7C4" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007b0</span> Register(32 bit) ROMEntry492</span><br/>
      <span class="sdescdet">ROM Entries register 492</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0007b0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CC000F85BB8EBAC6" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007b4</span> Register(32 bit) ROMEntry493</span><br/>
      <span class="sdescdet">ROM Entries register 493</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0007b4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0B9B04BBA8689849" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007b8</span> Register(32 bit) ROMEntry494</span><br/>
      <span class="sdescdet">ROM Entries register 494</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0007b8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_2651EEAB762DFF40" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007bc</span> Register(32 bit) ROMEntry495</span><br/>
      <span class="sdescdet">ROM Entries register 495</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0007bc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_4263BA13A11ED3EB" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007c0</span> Register(32 bit) ROMEntry496</span><br/>
      <span class="sdescdet">ROM Entries register 496</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0007c0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_3AD8E061DAAF220F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007c4</span> Register(32 bit) ROMEntry497</span><br/>
      <span class="sdescdet">ROM Entries register 497</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0007c4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_743740ACEC93F059" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007c8</span> Register(32 bit) ROMEntry498</span><br/>
      <span class="sdescdet">ROM Entries register 498</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0007c8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E4AD1E5B60DDFA07" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007cc</span> Register(32 bit) ROMEntry499</span><br/>
      <span class="sdescdet">ROM Entries register 499</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0007cc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_CEE0C32304A575F8" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007d0</span> Register(32 bit) ROMEntry500</span><br/>
      <span class="sdescdet">ROM Entries register 500</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0007d0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_23C72CC8488AD264" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007d4</span> Register(32 bit) ROMEntry501</span><br/>
      <span class="sdescdet">ROM Entries register 501</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0007d4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9E7D8F054AD543A9" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007d8</span> Register(32 bit) ROMEntry502</span><br/>
      <span class="sdescdet">ROM Entries register 502</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0007d8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_030215C371A7B239" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007dc</span> Register(32 bit) ROMEntry503</span><br/>
      <span class="sdescdet">ROM Entries register 503</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0007dc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_44CD99E89FD4F32A" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007e0</span> Register(32 bit) ROMEntry504</span><br/>
      <span class="sdescdet">ROM Entries register 504</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0007e0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_286B40FA9FA9DEA0" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007e4</span> Register(32 bit) ROMEntry505</span><br/>
      <span class="sdescdet">ROM Entries register 505</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0007e4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_06B97FB0E453DA7F" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007e8</span> Register(32 bit) ROMEntry506</span><br/>
      <span class="sdescdet">ROM Entries register 506</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0007e8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B8323891A68D1299" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007ec</span> Register(32 bit) ROMEntry507</span><br/>
      <span class="sdescdet">ROM Entries register 507</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0007ec</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_E1275D7B4622007D" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007f0</span> Register(32 bit) ROMEntry508</span><br/>
      <span class="sdescdet">ROM Entries register 508</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0007f0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_80F64EC4B9BE1F7C" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007f4</span> Register(32 bit) ROMEntry509</span><br/>
      <span class="sdescdet">ROM Entries register 509</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0007f4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_80CA94A7274FEA72" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007f8</span> Register(32 bit) ROMEntry510</span><br/>
      <span class="sdescdet">ROM Entries register 510</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0007f8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_6512A3978987EA42" class="boxed tabrb"><span class="regname">+<span class="addr">0x000007fc</span> Register(32 bit) ROMEntry511</span><br/>
      <span class="sdescdet">ROM Entries register 511</span><br/>
      <span class="ldescdet">The ROMEntry register contains a descripter of a CoreSight component in the system. All ROM table entries conform to the same format.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a0007fc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">OFFSET</td>
        <td class="fldnorm" colspan="3">RES0_1</td>
        <td class="fldnorm" colspan="5">POWERID</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="1">POWERIDVALID</td>
        <td class="fldnorm" colspan="2">PRESENT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="3">RO</td>
        <td class="accno" colspan="5">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">OFFSET</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">The component address, relative to the base address of this ROM table. The component address is calculated using the following equation: Component Address = ROM Table Base Address + (OFFSET &lt;&lt; 12). If a component occupies more than a single 4KB block, OFFSET points to the 4KB block which contains the Peripheral ID and Component ID registers for the component. Negative values of OFFSET are permitted, using two's complement.</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:09]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[08:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the power domain ID of the component. Only valid if bit 2 is set. If bit 2 is clear then this field has a value of 0. Possible values are 0 to 31, representing the 32 DBGPWRUPREQ/ACK interface pins of the component.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">POWERIDVALID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether there is a power domain ID specified in the ROM table entry:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is not valid</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>POWERID field of this register is valid</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether the ROM table entry is present:</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>ROM table entry not present. This is not the last entry.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>ROM table entry present</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_1D26D4A9C88E0E3F" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fb8</span> Register(32 bit) AUTHSTATUS</span><br/>
      <span class="sdescdet">Authentication Status Register</span><br/>
      <span class="ldescdet">Reports the current status of the authentication control signals.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000fb8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x000000ff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="20">RES0_0</td>
        <td class="fldnorm" colspan="2">HNID</td>
        <td class="fldnorm" colspan="2">HID</td>
        <td class="fldnorm" colspan="2">SNID</td>
        <td class="fldnorm" colspan="2">SID</td>
        <td class="fldnorm" colspan="2">NSNID</td>
        <td class="fldnorm" colspan="2">NSID</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="20">RO</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="2">RO</td>
        <td class="accno" colspan="2">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:12]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x00000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[11:10]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HNID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Hypervisor non-invasive debug.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Functionality not implemented or controlled elsewhere.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Functionality disabled.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Functionality enabled.</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[09:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">HID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Hypervisor invasive debug.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Functionality not implemented or controlled elsewhere.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Functionality disabled.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Functionality enabled.</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[07:06]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SNID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Secure non-invasive debug.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Functionality not implemented or controlled elsewhere.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Functionality disabled.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Functionality enabled.</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[05:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Secure invasive debug.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Functionality not implemented or controlled elsewhere.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Functionality disabled.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Functionality enabled.</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:02]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NSNID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Non-secure non-invasive debug.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Functionality not implemented or controlled elsewhere.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Functionality disabled.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Functionality enabled.</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[01:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">NSID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Non-secure invasive debug.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>Functionality not implemented or controlled elsewhere.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Reserved.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_2</td>
          <td class="unboxed addr">0x2</td>
          <td class="unboxed scdescmap"><br/>Functionality disabled.</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_3</td>
          <td class="unboxed addr">0x3</td>
          <td class="unboxed scdescmap"><br/>Functionality enabled.</td>
        </tr>
      </table>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_54BB7C97D61B0300" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fbc</span> Register(32 bit) DEVARCH</span><br/>
      <span class="sdescdet">Device Architecture Register</span><br/>
      <span class="ldescdet">Identifies the architect and architecture of a CoreSight component. The architect might differ from the designer of a component, for example Arm defines the architecture but another company designs and implements the component.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000fbc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x47700af7</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="11">ARCHITECT</td>
        <td class="fldnorm" colspan="1">PRESENT</td>
        <td class="fldnorm" colspan="4">REVISION</td>
        <td class="fldnorm" colspan="16">ARCHID</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="11">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="16">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:21]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ARCHITECT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Returns 0x23b, denoting Arm as architect of the component</span></p>
          <p><b>Reset: </b>hex:0x23b;</p>
        </td>
      </tr>
      <tr>
        <td><b>[20:20]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRESENT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Returns 1, indicating that the DEVARCH register is present</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[19:16]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">REVISION</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Architecture revision. Returns the revision of the architecture that the ARCHID field specifies.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[15:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">ARCHID</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Architecture ID. Returns 0x0af7, identifying ROM Table Architecture v0.</span></p>
          <p><b>Reset: </b>hex:0x0af7;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_9D93988E8E2ECC2D" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fc8</span> Register(32 bit) DEVID</span><br/>
      <span class="sdescdet">Device Configuration Register</span><br/>
      <span class="ldescdet">This register is IMPLEMENTATION DEFINED for each Part Number and Designer. The register indicates the capabilities of the component.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000fc8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="26">RES0_1</td>
        <td class="fldnorm" colspan="1">PRR</td>
        <td class="fldnorm" colspan="1">SYSMEM</td>
        <td class="fldnorm" colspan="1">RES0_0</td>
        <td class="fldnorm" colspan="3">FORMAT</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="26">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="3">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:06]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[05:05]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRR</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates that power request functionality is included. Set by the GPR_PRESENT parameter.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>GPR is not included (css600_apbrom)</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>GPR is included (css600_apbrom_gpr)</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[04:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SYSMEM</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates whether system memory is present on the bus. Set by the SYSMEM parameter.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
      <table>
        <tr><th colspan="3">Valid Values</th></tr>
        <tr><th>Name</th><th>Value(s)</th><th>Description</th></tr>
        <tr class="tabry"><td class="unboxed">Enum_0</td>
          <td class="unboxed addr">0x0</td>
          <td class="unboxed scdescmap"><br/>System memory is not present and the bus is a dedicated debug bus</td>
        </tr>
        <tr class="tabry"><td class="unboxed">Enum_1</td>
          <td class="unboxed addr">0x1</td>
          <td class="unboxed scdescmap"><br/>Indicates that there is system memory on the bus</td>
        </tr>
      </table>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">FORMAT</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates that this is a 32-bit ROM table.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_878AEE436682D95A" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fd0</span> Register(32 bit) PIDR4</span><br/>
      <span class="sdescdet">Peripheral Identification Register 4</span><br/>
      <span class="ldescdet">The PIDR4 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000fd0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000001</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x0000000f</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="4">SIZE</td>
        <td class="fldnorm" colspan="4">DES_2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">SIZE</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Indicates the memory size that is used by this component. Returns 0 indicating that the component uses an UNKNOWN number of 4KB blocks. Using the SIZE field to indicate the size of the component is deprecated.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DES_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">JEP106 continuation code. Together, with PIDR2.DES_1 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A1AD41BE0205F731" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fd4</span> Register(32 bit) PIDR5</span><br/>
      <span class="sdescdet">Peripheral Identification Register 5</span><br/>
      <span class="ldescdet">The PIDR5 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000fd4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PIDR5</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PIDR5</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A76AE08A27A43FD2" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fd8</span> Register(32 bit) PIDR6</span><br/>
      <span class="sdescdet">Peripheral Identification Register 6</span><br/>
      <span class="ldescdet">The PIDR6 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000fd8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PIDR6</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PIDR6</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_999250396B2E903B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fdc</span> Register(32 bit) PIDR7</span><br/>
      <span class="sdescdet">Peripheral Identification Register 7</span><br/>
      <span class="ldescdet">The PIDR7 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000fdc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PIDR7</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PIDR7</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved.</span></p>
          <p><b>Reset: </b>hex:0x00;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_A14083D8782F1194" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fe0</span> Register(32 bit) PIDR0</span><br/>
      <span class="sdescdet">Peripheral Identification Register 0</span><br/>
      <span class="ldescdet">The PIDR0 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000fe0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000016</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x000000ff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PART_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PART_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Part number, bits[7:0]. Set by the configuration inputs part_number[7:0]</span></p>
          <p><b>Reset: </b>hex:0x16;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0BB159FF07E34BED" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fe4</span> Register(32 bit) PIDR1</span><br/>
      <span class="sdescdet">Peripheral Identification Register 1</span><br/>
      <span class="ldescdet">The PIDR1 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000fe4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000090</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x000000ff</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="4">DES_0</td>
        <td class="fldnorm" colspan="4">PART_1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DES_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">JEP106 identification code, bits[3:0]. Set by the configuration inputs jep106_id[3:0]. Together, with PIDR4.DES_2 and PIDR2.DES_1, they indicate the designer of the component and not the implementer, except where the two are the same.</span></p>
          <p><b>Reset: </b>hex:0x9;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PART_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Part number, bits[11:8]. Set by the configuration inputs part_number[11:8].</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_AA463F86FF60FCAD" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fe8</span> Register(32 bit) PIDR2</span><br/>
      <span class="sdescdet">Peripheral Identification Register 2</span><br/>
      <span class="ldescdet">The PIDR2 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000fe8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully defined</td>
        <td class="unboxed addr">0x00000038</td>
      </tr>
      <tr class="tabrs">
        <td class="unboxed"></td>
        <td class="unboxed"></td>
        <td class="unboxed">Unaffected</td>
        <td class="unboxed addr">0x000000f7</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">1</td>
        <td class="fldrstuaf">1</td>
        <td>1</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
        <td class="fldrstuaf">0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="4">REVISION</td>
        <td class="fldnorm" colspan="1">JEDEC</td>
        <td class="fldnorm" colspan="3">DES_1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="1">RO</td>
        <td class="accno" colspan="3">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">REVISION</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Revision. Set by the configuration inputs revision[3:0].</span></p>
          <p><b>Reset: </b>hex:0x3;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:03]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">JEDEC</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">1 - Always set. Indicates that a JEDEC assigned value is used.</span></p>
          <p><b>Reset: </b>hex:0x1;</p>
        </td>
      </tr>
      <tr>
        <td><b>[02:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">DES_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">JEP106 identification code, bits[6:4]. Set by the configuration inputs jep106_id[6:4]. Together, with PIDR4.DES_2 and PIDR1.DES_0, they indicate the designer of the component and not the implementer, except where the two are the same.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_F931803DE524A3A4" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000fec</span> Register(32 bit) PIDR3</span><br/>
      <span class="sdescdet">Peripheral Identification Register 3</span><br/>
      <span class="ldescdet">The PIDR3 register is part of the set of peripheral identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000fec</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000000</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="4">REVAND</td>
        <td class="fldnorm" colspan="4">CMOD</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">REVAND</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">This field indicates minor errata fixes specific to this design, for example metal fixes after implementation. In most cases this field is 0x0.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CMOD</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Customer Modified. Where the component is reusable IP, this value indicates if the customer has modified the behavior of the component. In most cases this field is 0x0.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_B359E999D023251B" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000ff0</span> Register(32 bit) CIDR0</span><br/>
      <span class="sdescdet">Component Identification Register 0</span><br/>
      <span class="ldescdet">The CIDR0 register is part of the set of component identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000ff0</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x0000000d</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PRMBL_0</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRMBL_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Preamble. Returns 0x0D.</span></p>
          <p><b>Reset: </b>hex:0x0d;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0B01A666A6643F63" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000ff4</span> Register(32 bit) CIDR1</span><br/>
      <span class="sdescdet">Component Identification Register 1</span><br/>
      <span class="ldescdet">The CIDR1 register is part of the set of component identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000ff4</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000090</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="4">CLASS</td>
        <td class="fldnorm" colspan="4">PRMBL_1</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="4">RO</td>
        <td class="accno" colspan="4">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:04]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">CLASS</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Component class. Returns 0x9, indicating this is a CoreSight component.</span></p>
          <p><b>Reset: </b>hex:0x9;</p>
        </td>
      </tr>
      <tr>
        <td><b>[03:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRMBL_1</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Preamble. Returns 0x0.</span></p>
          <p><b>Reset: </b>hex:0x0;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_0A2ED59FFC870564" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000ff8</span> Register(32 bit) CIDR2</span><br/>
      <span class="sdescdet">Component Identification Register 2</span><br/>
      <span class="ldescdet">The CIDR2 register is part of the set of component identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000ff8</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x00000005</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PRMBL_2</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRMBL_2</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Preamble. Returns 0x05.</span></p>
          <p><b>Reset: </b>hex:0x05;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
    <p id="R_7DD329559F76D7E5" class="boxed tabrb"><span class="regname">+<span class="addr">0x00000ffc</span> Register(32 bit) CIDR3</span><br/>
      <span class="sdescdet">Component Identification Register 3</span><br/>
      <span class="ldescdet">The CIDR3 register is part of the set of component identification registers.
</span></p>
      <p><b>Addresses</b> <i>AccessRestrictions are printed as (&lt;Agent&gt;:&lt;Restriction&gt;)</i>:<br/>
      <span class="addr">&#x2003;&#x2003;0x0a000ffc</span> at NOC.coresight (Mem) <br/>
      </p>
          <p><b>Access RO</b>          </p>
    <table>
      <tr><th colspan="3">Reset Information</th><th></th>
      </tr>
      <tr>
        <th>Prio</th>
        <th>Type</th>
        <th>Properties</th>
        <th>Value/Mask (hex)</th>
      </tr>
      <tr class="tabry">
        <td class="unboxed">0</td>
        <td class="unboxed">PowerUp</td>
        <td class="unboxed">, fully affected, fully defined</td>
        <td class="unboxed addr">0x000000b1</td>
      </tr>
    </table>
    <p/><table class="tblcoll">
      <tr class="fldpos"><td>Bit</td>
        <td>31</td>
        <td>30</td>
        <td>29</td>
        <td>28</td>
        <td>27</td>
        <td>26</td>
        <td>25</td>
        <td>24</td>
        <td>23</td>
        <td>22</td>
        <td>21</td>
        <td>20</td>
        <td>19</td>
        <td>18</td>
        <td>17</td>
        <td>16</td>
        <td>15</td>
        <td>14</td>
        <td>13</td>
        <td>12</td>
        <td>11</td>
        <td>10</td>
        <td>9</td>
        <td>8</td>
        <td>7</td>
        <td>6</td>
        <td>5</td>
        <td>4</td>
        <td>3</td>
        <td>2</td>
        <td>1</td>
        <td>0</td>
      </tr>
      <tr class="fldrst"><td style="text-align:left;">Reset</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
        <td>0</td>
        <td>1</td>
        <td>1</td>
        <td>0</td>
        <td>0</td>
        <td>0</td>
        <td>1</td>
      </tr>
      <tr><td class="fldnorm" style="text-align:left">Name</td>
        <td class="fldnorm" colspan="24">RES0_0</td>
        <td class="fldnorm" colspan="8">PRMBL_3</td>
      </tr>
      <tr><td class="accno" style="text-align:left">Access</td>
        <td class="accno" colspan="24">RO</td>
        <td class="accno" colspan="8">RO</td>
      </tr>
    </table><p/>
    <table class="tblcoll">
      <tr>
        <td><b>[31:08]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">RES0_0</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Reserved bit or field with SBZP behavior</span></p>
          <p><b>Reset: </b>hex:0x000000;</p>
        </td>
      </tr>
      <tr>
        <td><b>[07:00]</b><br/>RO</td>
        <td style="width:50vw"><p class="flddesc"><span class="regname">PRMBL_3</span><br/>
          <span class="sdescdet"></span><br/>
          <span class="ldescdet">Preamble. Returns 0xB1.</span></p>
          <p><b>Reset: </b>hex:0xb1;</p>
        </td>
      </tr>
    </table>
    <p><a href="#G_AR_abc_soc_top_vexa_vexarraycs16_00_apbrom_APB4_Slave_0_MM">Back to AddressMap</a></p>
    <p><a href="#TOPOFDOC">Back to top</a></p>
  </body>
</html>
