##################################################################### 
                    Table of Contents
===================================================================== 
	1::Clock Frequency Summary
	2::Clock Relationship Summary
	3::Datasheet Report
		3.1::Setup to Clock
		3.2::Clock to Out
		3.3::Pad to Pad
	4::Path Details for Clock Frequency Summary
		4.1::Critical Path Report for Clock_1
		4.2::Critical Path Report for Clock_2
		4.3::Critical Path Report for Clock_3
		4.4::Critical Path Report for CyBUS_CLK
		4.5::Critical Path Report for UART_1_IntClock
		4.6::Critical Path Report for UART_PS3_IntClock
	5::Path Details for Clock Relationship Summary
		5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_PS3_IntClock:R)
		5.2::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
		5.3::Critical Path Report for (UART_PS3_IntClock:R vs. UART_PS3_IntClock:R)
		5.4::Critical Path Report for (Clock_3:R vs. Clock_3:R)
		5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
		5.6::Critical Path Report for (Clock_2:R vs. Clock_2:R)
===================================================================== 
                    End of Table of Contents
##################################################################### 

##################################################################### 
                    1::Clock Frequency Summary
===================================================================== 
Number of clocks: 12
Clock: Clock_1            | Frequency: 48.32 MHz  | Target: 2.67 MHz   | 
Clock: Clock_2            | Frequency: 58.05 MHz  | Target: 2.67 MHz   | 
Clock: Clock_3            | Frequency: 49.87 MHz  | Target: 2.67 MHz   | 
Clock: Clock_4            | N/A                   | Target: 0.00 MHz   | 
Clock: Clock_4(routed)    | N/A                   | Target: 0.00 MHz   | 
Clock: CyBUS_CLK          | Frequency: 62.79 MHz  | Target: 24.00 MHz  | 
Clock: CyILO              | N/A                   | Target: 0.00 MHz   | 
Clock: CyIMO              | N/A                   | Target: 3.00 MHz   | 
Clock: CyMASTER_CLK       | N/A                   | Target: 24.00 MHz  | 
Clock: CyPLL_OUT          | N/A                   | Target: 24.00 MHz  | 
Clock: UART_1_IntClock    | Frequency: 47.87 MHz  | Target: 0.08 MHz   | 
Clock: UART_PS3_IntClock  | Frequency: 62.02 MHz  | Target: 0.02 MHz   | 

 =====================================================================
                    End of Clock Frequency Summary
 #####################################################################


 #####################################################################
                    2::Clock Relationship Summary
 =====================================================================

Launch Clock       Capture Clock      Constraint(R-R)  Slack(R-R)  Constraint(R-F)  Slack(R-F)  Constraint(F-F)  Slack(F-F)  Constraint(F-R)  Slack(F-R)  
-----------------  -----------------  ---------------  ----------  ---------------  ----------  ---------------  ----------  ---------------  ----------  
Clock_1            Clock_1            375000           354305      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_2            Clock_2            375000           357773      N/A              N/A         N/A              N/A         N/A              N/A         
Clock_3            Clock_3            375000           354950      N/A              N/A         N/A              N/A         N/A              N/A         
CyBUS_CLK          UART_PS3_IntClock  41666.7          25741       N/A              N/A         N/A              N/A         N/A              N/A         
UART_1_IntClock    UART_1_IntClock    1.30417e+007     13020778    N/A              N/A         N/A              N/A         N/A              N/A         
UART_PS3_IntClock  UART_PS3_IntClock  5.20833e+007     52067209    N/A              N/A         N/A              N/A         N/A              N/A         

 =====================================================================
                    End of Clock Relationship Summary
 #####################################################################


 #####################################################################
                    3::Datasheet Report

All values are in Picoseconds
 =====================================================================

3.1::Setup to Clock                     
-------------------                     

Port Name  Setup to Clk  Clock Name:Phase  
---------  ------------  ----------------  


-----------------------3.2::Clock to Out
----------------------------------------

Port Name       Clock to Out  Clock Name:Phase   
--------------  ------------  -----------------  
Tx_1(0)_PAD     32006         UART_1_IntClock:R  
high1_1(0)_PAD  36964         CyBUS_CLK:R        
high1_1(0)_PAD  34491         Clock_1:R          
high1_2(0)_PAD  33987         CyBUS_CLK:R        
high1_2(0)_PAD  33590         Clock_1:R          
high2_1(0)_PAD  36162         CyBUS_CLK:R        
high2_1(0)_PAD  32475         Clock_2:R          
high2_2(0)_PAD  33133         Clock_2:R          
high2_2(0)_PAD  32320         CyBUS_CLK:R        
high3_1(0)_PAD  30532         CyBUS_CLK:R        
high3_1(0)_PAD  30309         Clock_3:R          
high3_2(0)_PAD  31559         CyBUS_CLK:R        
high3_2(0)_PAD  29521         Clock_3:R          
low1_1(0)_PAD   33255         CyBUS_CLK:R        
low1_1(0)_PAD   31957         Clock_1:R          
low1_2(0)_PAD   37464         CyBUS_CLK:R        
low1_2(0)_PAD   34940         Clock_1:R          
low2_1(0)_PAD   30443         Clock_2:R          
low2_1(0)_PAD   29609         CyBUS_CLK:R        
low2_2(0)_PAD   33769         CyBUS_CLK:R        
low2_2(0)_PAD   30690         Clock_2:R          
low3_1(0)_PAD   36731         Clock_3:R          
low3_1(0)_PAD   33559         CyBUS_CLK:R        
low3_2(0)_PAD   34049         Clock_3:R          
low3_2(0)_PAD   30878         CyBUS_CLK:R        


                         3.3::Pad to Pad
                         ---------------

Port Name (Source)  Port Name (Destination)  Delay  
------------------  -----------------------  -----  

===================================================================== 
                    End of Datasheet Report
##################################################################### 
##################################################################### 
                    4::Path Details for Clock Frequency Summary
===================================================================== 
4.1::Critical Path Report for Clock_1
*************************************
Clock: Clock_1
Frequency: 48.32 MHz | Target: 2.67 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motor1:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0
Capture Clock  : \motor1:PWMUDB:sDB255:deadbandcounterdp:u0\/clock
Path slack     : 354305p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14635
-------------------------------------   ----- 
End-of-path arrival time (ps)           14635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor1:PWMUDB:sP8:pwmdp:u0\/cl0_comb                  datapathcell2   2510   2510  354305  RISE       1
\motor1:PWMUDB:db_csaddr_0\/main_5                     macrocell1      5861   8371  354305  RISE       1
\motor1:PWMUDB:db_csaddr_0\/q                          macrocell1      3350  11721  354305  RISE       1
\motor1:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0  datapathcell1   2914  14635  354305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell1       0      0  RISE       1


===================================================================== 
4.2::Critical Path Report for Clock_2
*************************************
Clock: Clock_2
Frequency: 58.05 MHz | Target: 2.67 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:pwm_db_reg\/q
Path End       : \motor2:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0
Capture Clock  : \motor2:PWMUDB:sDB255:deadbandcounterdp:u0\/clock
Path slack     : 357773p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11167
-------------------------------------   ----- 
End-of-path arrival time (ps)           11167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:pwm_db_reg\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor2:PWMUDB:pwm_db_reg\/q                           macrocell36     1250   1250  357773  RISE       1
\motor2:PWMUDB:db_csaddr_0\/main_1                     macrocell7      4254   5504  357773  RISE       1
\motor2:PWMUDB:db_csaddr_0\/q                          macrocell7      3350   8854  357773  RISE       1
\motor2:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0  datapathcell3   2313  11167  357773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell3       0      0  RISE       1


===================================================================== 
4.3::Critical Path Report for Clock_3
*************************************
Clock: Clock_3
Frequency: 49.87 MHz | Target: 2.67 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0
Capture Clock  : \motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/clock
Path slack     : 354950p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13990
-------------------------------------   ----- 
End-of-path arrival time (ps)           13990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor3:PWMUDB:sP8:pwmdp:u0\/cl0_comb                  datapathcell6   2510   2510  354950  RISE       1
\motor3:PWMUDB:db_csaddr_0\/main_5                     macrocell13     5828   8338  354950  RISE       1
\motor3:PWMUDB:db_csaddr_0\/q                          macrocell13     3350  11688  354950  RISE       1
\motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0  datapathcell5   2302  13990  354950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell5       0      0  RISE       1


===================================================================== 
4.4::Critical Path Report for CyBUS_CLK
***************************************
Clock: CyBUS_CLK
Frequency: 62.79 MHz | Target: 24.00 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS3_IN(0)/fb
Path End       : \UART_PS3:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PS3:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25741p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#1250 vs. UART_PS3_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12456
-------------------------------------   ----- 
End-of-path arrival time (ps)           12456
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS3_IN(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
PS3_IN(0)/fb                                iocell14        1662   1662  25741  RISE       1
\UART_PS3:BUART:rx_postpoll\/main_0         macrocell20     5135   6797  25741  RISE       1
\UART_PS3:BUART:rx_postpoll\/q              macrocell20     3350  10147  25741  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2309  12456  25741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/clock                    datapathcell7       0      0  RISE       1


===================================================================== 
4.5::Critical Path Report for UART_1_IntClock
*********************************************
Clock: UART_1_IntClock
Frequency: 47.87 MHz | Target: 0.08 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13020778p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6190
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14698
-------------------------------------   ----- 
End-of-path arrival time (ps)           14698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q                      macrocell64     1250   1250  13020778  RISE       1
\UART_1:BUART:counter_load_not\/main_1           macrocell24     7806   9056  13020778  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell24     3350  12406  13020778  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2292  14698  13020778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1


===================================================================== 
4.6::Critical Path Report for UART_PS3_IntClock
***********************************************
Clock: UART_PS3_IntClock
Frequency: 62.02 MHz | Target: 0.02 MHz

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_2\/q
Path End       : \UART_PS3:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_PS3:BUART:sRX:RxBitCounter\/clock
Path slack     : 52067209p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10764
-------------------------------------   ----- 
End-of-path arrival time (ps)           10764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_2\/q            macrocell55   1250   1250  52067209  RISE       1
\UART_PS3:BUART:rx_counter_load\/main_3  macrocell19   3921   5171  52067209  RISE       1
\UART_PS3:BUART:rx_counter_load\/q       macrocell19   3350   8521  52067209  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/load   count7cell    2243  10764  52067209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Frequency Summary
##################################################################### 


##################################################################### 
                    5::Path Details for Clock Relationship Summary
===================================================================== 

5.1::Critical Path Report for (CyBUS_CLK:R vs. UART_PS3_IntClock:R)
*******************************************************************

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS3_IN(0)/fb
Path End       : \UART_PS3:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PS3:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25741p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#1250 vs. UART_PS3_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12456
-------------------------------------   ----- 
End-of-path arrival time (ps)           12456
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS3_IN(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
PS3_IN(0)/fb                                iocell14        1662   1662  25741  RISE       1
\UART_PS3:BUART:rx_postpoll\/main_0         macrocell20     5135   6797  25741  RISE       1
\UART_PS3:BUART:rx_postpoll\/q              macrocell20     3350  10147  25741  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2309  12456  25741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/clock                    datapathcell7       0      0  RISE       1


5.2::Critical Path Report for (UART_1_IntClock:R vs. UART_1_IntClock:R)
***********************************************************************

++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13020778p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6190
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14698
-------------------------------------   ----- 
End-of-path arrival time (ps)           14698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q                      macrocell64     1250   1250  13020778  RISE       1
\UART_1:BUART:counter_load_not\/main_1           macrocell24     7806   9056  13020778  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell24     3350  12406  13020778  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2292  14698  13020778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1


5.3::Critical Path Report for (UART_PS3_IntClock:R vs. UART_PS3_IntClock:R)
***************************************************************************

++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_2\/q
Path End       : \UART_PS3:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_PS3:BUART:sRX:RxBitCounter\/clock
Path slack     : 52067209p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10764
-------------------------------------   ----- 
End-of-path arrival time (ps)           10764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_2\/q            macrocell55   1250   1250  52067209  RISE       1
\UART_PS3:BUART:rx_counter_load\/main_3  macrocell19   3921   5171  52067209  RISE       1
\UART_PS3:BUART:rx_counter_load\/q       macrocell19   3350   8521  52067209  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/load   count7cell    2243  10764  52067209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1


5.4::Critical Path Report for (Clock_3:R vs. Clock_3:R)
*******************************************************

++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0
Capture Clock  : \motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/clock
Path slack     : 354950p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13990
-------------------------------------   ----- 
End-of-path arrival time (ps)           13990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor3:PWMUDB:sP8:pwmdp:u0\/cl0_comb                  datapathcell6   2510   2510  354950  RISE       1
\motor3:PWMUDB:db_csaddr_0\/main_5                     macrocell13     5828   8338  354950  RISE       1
\motor3:PWMUDB:db_csaddr_0\/q                          macrocell13     3350  11688  354950  RISE       1
\motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0  datapathcell5   2302  13990  354950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell5       0      0  RISE       1


5.5::Critical Path Report for (Clock_1:R vs. Clock_1:R)
*******************************************************

++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motor1:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0
Capture Clock  : \motor1:PWMUDB:sDB255:deadbandcounterdp:u0\/clock
Path slack     : 354305p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14635
-------------------------------------   ----- 
End-of-path arrival time (ps)           14635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor1:PWMUDB:sP8:pwmdp:u0\/cl0_comb                  datapathcell2   2510   2510  354305  RISE       1
\motor1:PWMUDB:db_csaddr_0\/main_5                     macrocell1      5861   8371  354305  RISE       1
\motor1:PWMUDB:db_csaddr_0\/q                          macrocell1      3350  11721  354305  RISE       1
\motor1:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0  datapathcell1   2914  14635  354305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell1       0      0  RISE       1


5.6::Critical Path Report for (Clock_2:R vs. Clock_2:R)
*******************************************************

++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:pwm_db_reg\/q
Path End       : \motor2:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0
Capture Clock  : \motor2:PWMUDB:sDB255:deadbandcounterdp:u0\/clock
Path slack     : 357773p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11167
-------------------------------------   ----- 
End-of-path arrival time (ps)           11167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:pwm_db_reg\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor2:PWMUDB:pwm_db_reg\/q                           macrocell36     1250   1250  357773  RISE       1
\motor2:PWMUDB:db_csaddr_0\/main_1                     macrocell7      4254   5504  357773  RISE       1
\motor2:PWMUDB:db_csaddr_0\/q                          macrocell7      3350   8854  357773  RISE       1
\motor2:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0  datapathcell3   2313  11167  357773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell3       0      0  RISE       1



===================================================================== 
                    End of Path Details for Clock Relationship Summary
##################################################################### 

##################################################################### 
                    Detailed Report for all timing paths 
===================================================================== 

++++ Path 1 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS3_IN(0)/fb
Path End       : \UART_PS3:BUART:sRX:RxShifter:u0\/route_si
Capture Clock  : \UART_PS3:BUART:sRX:RxShifter:u0\/clock
Path slack     : 25741p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#1250 vs. UART_PS3_IntClock:R#2)   41667
- Setup time                                                  -3470
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38197

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       12456
-------------------------------------   ----- 
End-of-path arrival time (ps)           12456
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS3_IN(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                                    model name     delay     AT  slack  edge  Fanout
------------------------------------------  -------------  -----  -----  -----  ----  ------
PS3_IN(0)/fb                                iocell14        1662   1662  25741  RISE       1
\UART_PS3:BUART:rx_postpoll\/main_0         macrocell20     5135   6797  25741  RISE       1
\UART_PS3:BUART:rx_postpoll\/q              macrocell20     3350  10147  25741  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/route_si  datapathcell7   2309  12456  25741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 2 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS3_IN(0)/fb
Path End       : \UART_PS3:BUART:rx_state_2\/main_5
Capture Clock  : \UART_PS3:BUART:rx_state_2\/clock_0
Path slack     : 30741p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#1250 vs. UART_PS3_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7416
-------------------------------------   ---- 
End-of-path arrival time (ps)           7416
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS3_IN(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
PS3_IN(0)/fb                        iocell14      1662   1662  25741  RISE       1
\UART_PS3:BUART:rx_state_2\/main_5  macrocell55   5754   7416  30741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 3 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS3_IN(0)/fb
Path End       : \UART_PS3:BUART:rx_status_3\/main_5
Capture Clock  : \UART_PS3:BUART:rx_status_3\/clock_0
Path slack     : 30741p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#1250 vs. UART_PS3_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7416
-------------------------------------   ---- 
End-of-path arrival time (ps)           7416
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS3_IN(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                             model name   delay     AT  slack  edge  Fanout
-----------------------------------  -----------  -----  -----  -----  ----  ------
PS3_IN(0)/fb                         iocell14      1662   1662  25741  RISE       1
\UART_PS3:BUART:rx_status_3\/main_5  macrocell60   5754   7416  30741  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 4 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS3_IN(0)/fb
Path End       : \UART_PS3:BUART:rx_state_0\/main_5
Capture Clock  : \UART_PS3:BUART:rx_state_0\/clock_0
Path slack     : 30791p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#1250 vs. UART_PS3_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7366
-------------------------------------   ---- 
End-of-path arrival time (ps)           7366
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS3_IN(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                            model name   delay     AT  slack  edge  Fanout
----------------------------------  -----------  -----  -----  -----  ----  ------
PS3_IN(0)/fb                        iocell14      1662   1662  25741  RISE       1
\UART_PS3:BUART:rx_state_0\/main_5  macrocell52   5704   7366  30791  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 5 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS3_IN(0)/fb
Path End       : MODIN4_1/main_2
Capture Clock  : MODIN4_1/clock_0
Path slack     : 31360p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#1250 vs. UART_PS3_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6797
-------------------------------------   ---- 
End-of-path arrival time (ps)           6797
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS3_IN(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
PS3_IN(0)/fb     iocell14      1662   1662  25741  RISE       1
MODIN4_1/main_2  macrocell58   5135   6797  31360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 6 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS3_IN(0)/fb
Path End       : MODIN4_0/main_2
Capture Clock  : MODIN4_0/clock_0
Path slack     : 31360p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#1250 vs. UART_PS3_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6797
-------------------------------------   ---- 
End-of-path arrival time (ps)           6797
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS3_IN(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name         model name   delay     AT  slack  edge  Fanout
---------------  -----------  -----  -----  -----  ----  ------
PS3_IN(0)/fb     iocell14      1662   1662  25741  RISE       1
MODIN4_0/main_2  macrocell59   5135   6797  31360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 7 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : PS3_IN(0)/fb
Path End       : \UART_PS3:BUART:rx_last\/main_0
Capture Clock  : \UART_PS3:BUART:rx_last\/clock_0
Path slack     : 31360p

Capture Clock Arrival Time                                        0
+ Clock path delay                                                0
+ Cycle adjust (CyBUS_CLK:R#1250 vs. UART_PS3_IntClock:R#2)   41667
- Setup time                                                  -3510
-----------------------------------------------------------   ----- 
End-of-path required time (ps)                                38157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6797
-------------------------------------   ---- 
End-of-path arrival time (ps)           6797
 
Launch Clock Path
pin name                                                    model name      delay     AT  edge  Fanout
----------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/clk_bus_glb                                      clockblockcell      0      0  RISE       1
PS3_IN(0)/in_clock                                          iocell14            0      0  RISE       1

Data path
pin name                         model name   delay     AT  slack  edge  Fanout
-------------------------------  -----------  -----  -----  -----  ----  ------
PS3_IN(0)/fb                     iocell14      1662   1662  25741  RISE       1
\UART_PS3:BUART:rx_last\/main_0  macrocell61   5135   6797  31360  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_last\/clock_0                           macrocell61         0      0  RISE       1



++++ Path 8 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motor1:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0
Capture Clock  : \motor1:PWMUDB:sDB255:deadbandcounterdp:u0\/clock
Path slack     : 354305p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14635
-------------------------------------   ----- 
End-of-path arrival time (ps)           14635
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor1:PWMUDB:sP8:pwmdp:u0\/cl0_comb                  datapathcell2   2510   2510  354305  RISE       1
\motor1:PWMUDB:db_csaddr_0\/main_5                     macrocell1      5861   8371  354305  RISE       1
\motor1:PWMUDB:db_csaddr_0\/q                          macrocell1      3350  11721  354305  RISE       1
\motor1:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0  datapathcell1   2914  14635  354305  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell1       0      0  RISE       1



++++ Path 9 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0
Capture Clock  : \motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/clock
Path slack     : 354950p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13990
-------------------------------------   ----- 
End-of-path arrival time (ps)           13990
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor3:PWMUDB:sP8:pwmdp:u0\/cl0_comb                  datapathcell6   2510   2510  354950  RISE       1
\motor3:PWMUDB:db_csaddr_0\/main_5                     macrocell13     5828   8338  354950  RISE       1
\motor3:PWMUDB:db_csaddr_0\/q                          macrocell13     3350  11688  354950  RISE       1
\motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0  datapathcell5   2302  13990  354950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell5       0      0  RISE       1



++++ Path 10 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:pwm_db_reg\/q
Path End       : \motor2:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0
Capture Clock  : \motor2:PWMUDB:sDB255:deadbandcounterdp:u0\/clock
Path slack     : 357773p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11167
-------------------------------------   ----- 
End-of-path arrival time (ps)           11167
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:pwm_db_reg\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                                               model name     delay     AT   slack  edge  Fanout
-----------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor2:PWMUDB:pwm_db_reg\/q                           macrocell36     1250   1250  357773  RISE       1
\motor2:PWMUDB:db_csaddr_0\/main_1                     macrocell7      4254   5504  357773  RISE       1
\motor2:PWMUDB:db_csaddr_0\/q                          macrocell7      3350   8854  357773  RISE       1
\motor2:PWMUDB:sDB255:deadbandcounterdp:u0\/cs_addr_0  datapathcell3   2313  11167  357773  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell3       0      0  RISE       1



++++ Path 11 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:runmode_enable\/q
Path End       : \motor3:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \motor3:PWMUDB:genblk8:stsreg\/clock
Path slack     : 359799p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 374500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14701
-------------------------------------   ----- 
End-of-path arrival time (ps)           14701
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:runmode_enable\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\motor3:PWMUDB:runmode_enable\/q         macrocell43    1250   1250  356115  RISE       1
\motor3:PWMUDB:status_2\/main_0          macrocell14    7167   8417  359799  RISE       1
\motor3:PWMUDB:status_2\/q               macrocell14    3350  11767  359799  RISE       1
\motor3:PWMUDB:genblk8:stsreg\/status_2  statusicell3   2934  14701  359799  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:genblk8:stsreg\/clock                       statusicell3        0      0  RISE       1



++++ Path 12 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:runmode_enable\/q
Path End       : Net_867/main_0
Capture Clock  : Net_867/clock_0
Path slack     : 360363p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11127
-------------------------------------   ----- 
End-of-path arrival time (ps)           11127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:runmode_enable\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\motor3:PWMUDB:runmode_enable\/q  macrocell43   1250   1250  356115  RISE       1
Net_867/main_0                    macrocell46   9877  11127  360363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_867/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 13 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:runmode_enable\/q
Path End       : \motor3:PWMUDB:db_ph2_run_temp\/main_0
Capture Clock  : \motor3:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 360363p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11127
-------------------------------------   ----- 
End-of-path arrival time (ps)           11127
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:runmode_enable\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motor3:PWMUDB:runmode_enable\/q        macrocell43   1250   1250  356115  RISE       1
\motor3:PWMUDB:db_ph2_run_temp\/main_0  macrocell48   9877  11127  360363  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 14 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_867/main_3
Capture Clock  : Net_867/clock_0
Path slack     : 360782p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10708
-------------------------------------   ----- 
End-of-path arrival time (ps)           10708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motor3:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  354950  RISE       1
Net_867/main_3                         macrocell46     8198  10708  360782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_867/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 15 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motor3:PWMUDB:db_ph2_run_temp\/main_4
Capture Clock  : \motor3:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 360782p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10708
-------------------------------------   ----- 
End-of-path arrival time (ps)           10708
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\motor3:PWMUDB:sP8:pwmdp:u0\/cl0_comb   datapathcell6   2510   2510  354950  RISE       1
\motor3:PWMUDB:db_ph2_run_temp\/main_4  macrocell48     8198  10708  360782  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 16 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motor1:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \motor1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 361012p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 374500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       13488
-------------------------------------   ----- 
End-of-path arrival time (ps)           13488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\motor1:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell2   2290   2290  361012  RISE       1
\motor1:PWMUDB:status_2\/main_1          macrocell2      3484   5774  361012  RISE       1
\motor1:PWMUDB:status_2\/q               macrocell2      3350   9124  361012  RISE       1
\motor1:PWMUDB:genblk8:stsreg\/status_2  statusicell1    4364  13488  361012  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:genblk8:stsreg\/clock                       statusicell1        0      0  RISE       1



++++ Path 17 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb
Path End       : \motor3:PWMUDB:db_ph2_run_temp\/main_2
Capture Clock  : \motor3:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 362161p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9329
-------------------------------------   ---- 
End-of-path arrival time (ps)           9329
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb  datapathcell5   2290   2290  356729  RISE       1
\motor3:PWMUDB:db_ph2_run_temp\/main_2               macrocell48     7039   9329  362161  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 18 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motor2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \motor2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 362187p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6753
-------------------------------------   ---- 
End-of-path arrival time (ps)           6753
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\motor2:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell4   2290   2290  362187  RISE       1
\motor2:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell4   4463   6753  362187  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 19 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motor3:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \motor3:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 362441p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6499
-------------------------------------   ---- 
End-of-path arrival time (ps)           6499
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\motor3:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell6   2290   2290  361058  RISE       1
\motor3:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell6   4209   6499  362441  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1



++++ Path 20 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:runmode_enable\/q
Path End       : \motor2:PWMUDB:db_ph2_run_temp\/main_0
Capture Clock  : \motor2:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 362446p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9044
-------------------------------------   ---- 
End-of-path arrival time (ps)           9044
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:runmode_enable\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motor2:PWMUDB:runmode_enable\/q        macrocell35   1250   1250  357938  RISE       1
\motor2:PWMUDB:db_ph2_run_temp\/main_0  macrocell40   7794   9044  362446  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 21 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_309/main_3
Capture Clock  : Net_309/clock_0
Path slack     : 362555p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8935
-------------------------------------   ---- 
End-of-path arrival time (ps)           8935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motor1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  354305  RISE       1
Net_309/main_3                         macrocell30     6425   8935  362555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_309/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 22 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motor1:PWMUDB:db_ph2_run_temp\/main_4
Capture Clock  : \motor1:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 362555p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8935
-------------------------------------   ---- 
End-of-path arrival time (ps)           8935
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\motor1:PWMUDB:sP8:pwmdp:u0\/cl0_comb   datapathcell2   2510   2510  354305  RISE       1
\motor1:PWMUDB:db_ph2_run_temp\/main_4  macrocell32     6425   8935  362555  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 23 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motor3:PWMUDB:pwm_db_reg\/main_1
Capture Clock  : \motor3:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 362606p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8884
-------------------------------------   ---- 
End-of-path arrival time (ps)           8884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motor3:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  354950  RISE       1
\motor3:PWMUDB:pwm_db_reg\/main_1      macrocell44     6374   8884  362606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:pwm_db_reg\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 24 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_866/main_3
Capture Clock  : Net_866/clock_0
Path slack     : 362606p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8884
-------------------------------------   ---- 
End-of-path arrival time (ps)           8884
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motor3:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  354950  RISE       1
Net_866/main_3                         macrocell45     6374   8884  362606  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_866/clock_0                                            macrocell45         0      0  RISE       1



++++ Path 25 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motor1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2
Capture Clock  : \motor1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 362615p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6325
-------------------------------------   ---- 
End-of-path arrival time (ps)           6325
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\motor1:PWMUDB:sP8:pwmdp:u0\/z0_comb    datapathcell2   2290   2290  361012  RISE       1
\motor1:PWMUDB:sP8:pwmdp:u0\/cs_addr_2  datapathcell2   4035   6325  362615  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1



++++ Path 26 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:runmode_enable\/q
Path End       : Net_309/main_0
Capture Clock  : Net_309/clock_0
Path slack     : 362842p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8648
-------------------------------------   ---- 
End-of-path arrival time (ps)           8648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:runmode_enable\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\motor1:PWMUDB:runmode_enable\/q  macrocell27   1250   1250  354593  RISE       1
Net_309/main_0                    macrocell30   7398   8648  362842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_309/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 27 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:runmode_enable\/q
Path End       : \motor1:PWMUDB:db_ph2_run_temp\/main_0
Capture Clock  : \motor1:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 362842p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8648
-------------------------------------   ---- 
End-of-path arrival time (ps)           8648
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:runmode_enable\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motor1:PWMUDB:runmode_enable\/q        macrocell27   1250   1250  354593  RISE       1
\motor1:PWMUDB:db_ph2_run_temp\/main_0  macrocell32   7398   8648  362842  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 28 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:runmode_enable\/q
Path End       : \motor2:PWMUDB:pwm_db_reg\/main_0
Capture Clock  : \motor2:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 363005p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8485
-------------------------------------   ---- 
End-of-path arrival time (ps)           8485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:runmode_enable\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor2:PWMUDB:runmode_enable\/q   macrocell35   1250   1250  357938  RISE       1
\motor2:PWMUDB:pwm_db_reg\/main_0  macrocell36   7235   8485  363005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:pwm_db_reg\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 29 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:runmode_enable\/q
Path End       : \motor2:PWMUDB:db_ph1_run_temp\/main_0
Capture Clock  : \motor2:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 363005p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8485
-------------------------------------   ---- 
End-of-path arrival time (ps)           8485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:runmode_enable\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motor2:PWMUDB:runmode_enable\/q        macrocell35   1250   1250  357938  RISE       1
\motor2:PWMUDB:db_ph1_run_temp\/main_0  macrocell39   7235   8485  363005  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell39         0      0  RISE       1



++++ Path 30 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:runmode_enable\/q
Path End       : \motor2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \motor2:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 363032p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5908
-------------------------------------   ---- 
End-of-path arrival time (ps)           5908
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:runmode_enable\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\motor2:PWMUDB:runmode_enable\/q        macrocell35     1250   1250  357938  RISE       1
\motor2:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell4   4658   5908  363032  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1



++++ Path 31 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:sP8:pwmdp:u0\/z0_comb
Path End       : \motor2:PWMUDB:genblk8:stsreg\/status_2
Capture Clock  : \motor2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 363036p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 374500

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       11464
-------------------------------------   ----- 
End-of-path arrival time (ps)           11464
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                 model name     delay     AT   slack  edge  Fanout
---------------------------------------  -------------  -----  -----  ------  ----  ------
\motor2:PWMUDB:sP8:pwmdp:u0\/z0_comb     datapathcell4   2290   2290  362187  RISE       1
\motor2:PWMUDB:status_2\/main_1          macrocell8      3504   5794  363036  RISE       1
\motor2:PWMUDB:status_2\/q               macrocell8      3350   9144  363036  RISE       1
\motor2:PWMUDB:genblk8:stsreg\/status_2  statusicell2    2320  11464  363036  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:genblk8:stsreg\/clock                       statusicell2        0      0  RISE       1



++++ Path 32 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:pwm_db_reg\/q
Path End       : Net_867/main_1
Capture Clock  : Net_867/clock_0
Path slack     : 363047p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8443
-------------------------------------   ---- 
End-of-path arrival time (ps)           8443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:pwm_db_reg\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\motor3:PWMUDB:pwm_db_reg\/q  macrocell44   1250   1250  357791  RISE       1
Net_867/main_1                macrocell46   7193   8443  363047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_867/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 33 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:pwm_db_reg\/q
Path End       : \motor3:PWMUDB:db_ph2_run_temp\/main_1
Capture Clock  : \motor3:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 363047p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8443
-------------------------------------   ---- 
End-of-path arrival time (ps)           8443
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:pwm_db_reg\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motor3:PWMUDB:pwm_db_reg\/q            macrocell44   1250   1250  357791  RISE       1
\motor3:PWMUDB:db_ph2_run_temp\/main_1  macrocell48   7193   8443  363047  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 34 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:runmode_enable\/q
Path End       : \motor3:PWMUDB:db_ph1_run_temp\/main_0
Capture Clock  : \motor3:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 363073p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8417
-------------------------------------   ---- 
End-of-path arrival time (ps)           8417
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:runmode_enable\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motor3:PWMUDB:runmode_enable\/q        macrocell43   1250   1250  356115  RISE       1
\motor3:PWMUDB:db_ph1_run_temp\/main_0  macrocell47   7167   8417  363073  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 35 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motor1:PWMUDB:db_ph1_run_temp\/main_4
Capture Clock  : \motor1:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 363119p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8371
-------------------------------------   ---- 
End-of-path arrival time (ps)           8371
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\motor1:PWMUDB:sP8:pwmdp:u0\/cl0_comb   datapathcell2   2510   2510  354305  RISE       1
\motor1:PWMUDB:db_ph1_run_temp\/main_4  macrocell31     5861   8371  363119  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 36 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motor2:PWMUDB:db_ph2_run_temp\/main_4
Capture Clock  : \motor2:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 363181p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8309
-------------------------------------   ---- 
End-of-path arrival time (ps)           8309
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\motor2:PWMUDB:sP8:pwmdp:u0\/cl0_comb   datapathcell4   2510   2510  357826  RISE       1
\motor2:PWMUDB:db_ph2_run_temp\/main_4  macrocell40     5799   8309  363181  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 37 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:runmode_enable\/q
Path End       : \motor1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \motor1:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 363377p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5563
-------------------------------------   ---- 
End-of-path arrival time (ps)           5563
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:runmode_enable\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\motor1:PWMUDB:runmode_enable\/q        macrocell27     1250   1250  354593  RISE       1
\motor1:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell2   4313   5563  363377  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1



++++ Path 38 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:runmode_enable\/q
Path End       : \motor1:PWMUDB:db_ph1_run_temp\/main_0
Capture Clock  : \motor1:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 363406p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8084
-------------------------------------   ---- 
End-of-path arrival time (ps)           8084
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:runmode_enable\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motor1:PWMUDB:runmode_enable\/q        macrocell27   1250   1250  354593  RISE       1
\motor1:PWMUDB:db_ph1_run_temp\/main_0  macrocell31   6834   8084  363406  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 39 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motor3:PWMUDB:db_ph1_run_temp\/main_4
Capture Clock  : \motor3:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 363522p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7968
-------------------------------------   ---- 
End-of-path arrival time (ps)           7968
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\motor3:PWMUDB:sP8:pwmdp:u0\/cl0_comb   datapathcell6   2510   2510  354950  RISE       1
\motor3:PWMUDB:db_ph1_run_temp\/main_4  macrocell47     5458   7968  363522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 40 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb
Path End       : \motor2:PWMUDB:db_ph1_run_temp\/main_3
Capture Clock  : \motor2:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 363738p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7752
-------------------------------------   ---- 
End-of-path arrival time (ps)           7752
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor2:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb  datapathcell3   2290   2290  357795  RISE       1
\motor2:PWMUDB:db_ph1_run_temp\/main_3               macrocell39     5462   7752  363738  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell39         0      0  RISE       1



++++ Path 41 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motor2:PWMUDB:pwm_db_reg\/main_1
Capture Clock  : \motor2:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 363758p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7732
-------------------------------------   ---- 
End-of-path arrival time (ps)           7732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motor2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  357826  RISE       1
\motor2:PWMUDB:pwm_db_reg\/main_1      macrocell36     5222   7732  363758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:pwm_db_reg\/clock_0                         macrocell36         0      0  RISE       1



++++ Path 42 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motor2:PWMUDB:db_ph1_run_temp\/main_4
Capture Clock  : \motor2:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 363758p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7732
-------------------------------------   ---- 
End-of-path arrival time (ps)           7732
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\motor2:PWMUDB:sP8:pwmdp:u0\/cl0_comb   datapathcell4   2510   2510  357826  RISE       1
\motor2:PWMUDB:db_ph1_run_temp\/main_4  macrocell39     5222   7732  363758  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell39         0      0  RISE       1



++++ Path 43 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb
Path End       : \motor2:PWMUDB:db_ph2_run_temp\/main_2
Capture Clock  : \motor2:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 363761p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7729
-------------------------------------   ---- 
End-of-path arrival time (ps)           7729
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell3       0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor2:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb  datapathcell3   2290   2290  357795  RISE       1
\motor2:PWMUDB:db_ph2_run_temp\/main_2               macrocell40     5439   7729  363761  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 44 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:pwm_db_reg\/q
Path End       : Net_309/main_1
Capture Clock  : Net_309/clock_0
Path slack     : 364264p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7226
-------------------------------------   ---- 
End-of-path arrival time (ps)           7226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:pwm_db_reg\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\motor1:PWMUDB:pwm_db_reg\/q  macrocell28   1250   1250  356014  RISE       1
Net_309/main_1                macrocell30   5976   7226  364264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_309/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 45 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:pwm_db_reg\/q
Path End       : \motor1:PWMUDB:db_ph2_run_temp\/main_1
Capture Clock  : \motor1:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 364264p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7226
-------------------------------------   ---- 
End-of-path arrival time (ps)           7226
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:pwm_db_reg\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motor1:PWMUDB:pwm_db_reg\/q            macrocell28   1250   1250  356014  RISE       1
\motor1:PWMUDB:db_ph2_run_temp\/main_1  macrocell32   5976   7226  364264  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 46 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:runmode_enable\/q
Path End       : \motor3:PWMUDB:sP8:pwmdp:u0\/cs_addr_1
Capture Clock  : \motor3:PWMUDB:sP8:pwmdp:u0\/clock
Path slack     : 364434p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -6060
--------------------------------------------   ------ 
End-of-path required time (ps)                 368940

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4506
-------------------------------------   ---- 
End-of-path arrival time (ps)           4506
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:runmode_enable\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                                model name     delay     AT   slack  edge  Fanout
--------------------------------------  -------------  -----  -----  ------  ----  ------
\motor3:PWMUDB:runmode_enable\/q        macrocell43     1250   1250  356115  RISE       1
\motor3:PWMUDB:sP8:pwmdp:u0\/cs_addr_1  datapathcell6   3256   4506  364434  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1



++++ Path 47 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:pwm_db_reg\/q
Path End       : \motor1:PWMUDB:db_ph1_run_temp\/main_1
Capture Clock  : \motor1:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 364827p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6663
-------------------------------------   ---- 
End-of-path arrival time (ps)           6663
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:pwm_db_reg\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motor1:PWMUDB:pwm_db_reg\/q            macrocell28   1250   1250  356014  RISE       1
\motor1:PWMUDB:db_ph1_run_temp\/main_1  macrocell31   5413   6663  364827  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 48 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb
Path End       : \motor1:PWMUDB:db_ph2_run_temp\/main_2
Capture Clock  : \motor1:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 364847p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6643
-------------------------------------   ---- 
End-of-path arrival time (ps)           6643
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor1:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb  datapathcell1   2290   2290  356593  RISE       1
\motor1:PWMUDB:db_ph2_run_temp\/main_2               macrocell32     4353   6643  364847  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 49 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_106/main_3
Capture Clock  : Net_106/clock_0
Path slack     : 364916p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6574
-------------------------------------   ---- 
End-of-path arrival time (ps)           6574
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motor1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  354305  RISE       1
Net_106/main_3                         macrocell29     4064   6574  364916  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_106/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 50 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:runmode_enable\/q
Path End       : Net_106/main_0
Capture Clock  : Net_106/clock_0
Path slack     : 365214p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6276
-------------------------------------   ---- 
End-of-path arrival time (ps)           6276
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:runmode_enable\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\motor1:PWMUDB:runmode_enable\/q  macrocell27   1250   1250  354593  RISE       1
Net_106/main_0                    macrocell29   5026   6276  365214  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_106/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 51 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb
Path End       : \motor1:PWMUDB:db_ph1_run_temp\/main_3
Capture Clock  : \motor1:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 365407p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6083
-------------------------------------   ---- 
End-of-path arrival time (ps)           6083
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell1       0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor1:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb  datapathcell1   2290   2290  356593  RISE       1
\motor1:PWMUDB:db_ph1_run_temp\/main_3               macrocell31     3793   6083  365407  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 52 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:runmode_enable\/q
Path End       : \motor3:PWMUDB:pwm_db_reg\/main_0
Capture Clock  : \motor3:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 365437p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6053
-------------------------------------   ---- 
End-of-path arrival time (ps)           6053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:runmode_enable\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor3:PWMUDB:runmode_enable\/q   macrocell43   1250   1250  356115  RISE       1
\motor3:PWMUDB:pwm_db_reg\/main_0  macrocell44   4803   6053  365437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:pwm_db_reg\/clock_0                         macrocell44         0      0  RISE       1



++++ Path 53 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:runmode_enable\/q
Path End       : Net_866/main_0
Capture Clock  : Net_866/clock_0
Path slack     : 365437p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6053
-------------------------------------   ---- 
End-of-path arrival time (ps)           6053
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:runmode_enable\/clock_0                     macrocell43         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\motor3:PWMUDB:runmode_enable\/q  macrocell43   1250   1250  356115  RISE       1
Net_866/main_0                    macrocell45   4803   6053  365437  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_866/clock_0                                            macrocell45         0      0  RISE       1



++++ Path 54 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb
Path End       : \motor3:PWMUDB:db_ph1_run_temp\/main_3
Capture Clock  : \motor3:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 365586p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5904
-------------------------------------   ---- 
End-of-path arrival time (ps)           5904
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/clock          datapathcell5       0      0  RISE       1

Data path
pin name                                             model name     delay     AT   slack  edge  Fanout
---------------------------------------------------  -------------  -----  -----  ------  ----  ------
\motor3:PWMUDB:sDB255:deadbandcounterdp:u0\/z0_comb  datapathcell5   2290   2290  356729  RISE       1
\motor3:PWMUDB:db_ph1_run_temp\/main_3               macrocell47     3614   5904  365586  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 55 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:db_ph1_run_temp\/q
Path End       : Net_106/main_2
Capture Clock  : Net_106/clock_0
Path slack     : 365728p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5762
-------------------------------------   ---- 
End-of-path arrival time (ps)           5762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor1:PWMUDB:db_ph1_run_temp\/q  macrocell31   1250   1250  358247  RISE       1
Net_106/main_2                     macrocell29   4512   5762  365728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_106/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 56 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motor1:PWMUDB:status_0\/main_1
Capture Clock  : \motor1:PWMUDB:status_0\/clock_0
Path slack     : 365833p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5657
-------------------------------------   ---- 
End-of-path arrival time (ps)           5657
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motor1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  354305  RISE       1
\motor1:PWMUDB:status_0\/main_1        macrocell34     3147   5657  365833  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:status_0\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 57 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:pwm_db_reg\/q
Path End       : Net_799/main_1
Capture Clock  : Net_799/clock_0
Path slack     : 365986p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5504
-------------------------------------   ---- 
End-of-path arrival time (ps)           5504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:pwm_db_reg\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\motor2:PWMUDB:pwm_db_reg\/q  macrocell36   1250   1250  357773  RISE       1
Net_799/main_1                macrocell37   4254   5504  365986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_799/clock_0                                            macrocell37         0      0  RISE       1



++++ Path 58 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:pwm_db_reg\/q
Path End       : Net_800/main_1
Capture Clock  : Net_800/clock_0
Path slack     : 365986p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5504
-------------------------------------   ---- 
End-of-path arrival time (ps)           5504
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:pwm_db_reg\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\motor2:PWMUDB:pwm_db_reg\/q  macrocell36   1250   1250  357773  RISE       1
Net_800/main_1                macrocell38   4254   5504  365986  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_800/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 59 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:pwm_db_reg\/q
Path End       : \motor3:PWMUDB:db_ph1_run_temp\/main_1
Capture Clock  : \motor3:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 365999p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5491
-------------------------------------   ---- 
End-of-path arrival time (ps)           5491
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:pwm_db_reg\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motor3:PWMUDB:pwm_db_reg\/q            macrocell44   1250   1250  357791  RISE       1
\motor3:PWMUDB:db_ph1_run_temp\/main_1  macrocell47   4241   5491  365999  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 60 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_799/main_3
Capture Clock  : Net_799/clock_0
Path slack     : 366039p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5451
-------------------------------------   ---- 
End-of-path arrival time (ps)           5451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motor2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  357826  RISE       1
Net_799/main_3                         macrocell37     2941   5451  366039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_799/clock_0                                            macrocell37         0      0  RISE       1



++++ Path 61 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : Net_800/main_3
Capture Clock  : Net_800/clock_0
Path slack     : 366039p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5451
-------------------------------------   ---- 
End-of-path arrival time (ps)           5451
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motor2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  357826  RISE       1
Net_800/main_3                         macrocell38     2941   5451  366039  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_800/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 62 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motor3:PWMUDB:prevCompare1\/main_0
Capture Clock  : \motor3:PWMUDB:prevCompare1\/clock_0
Path slack     : 366048p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motor3:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  354950  RISE       1
\motor3:PWMUDB:prevCompare1\/main_0    macrocell49     2932   5442  366048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:prevCompare1\/clock_0                       macrocell49         0      0  RISE       1



++++ Path 63 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motor3:PWMUDB:status_0\/main_1
Capture Clock  : \motor3:PWMUDB:status_0\/clock_0
Path slack     : 366048p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5442
-------------------------------------   ---- 
End-of-path arrival time (ps)           5442
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell6       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motor3:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell6   2510   2510  354950  RISE       1
\motor3:PWMUDB:status_0\/main_1        macrocell50     2932   5442  366048  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:status_0\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 64 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motor2:PWMUDB:prevCompare1\/main_0
Capture Clock  : \motor2:PWMUDB:prevCompare1\/clock_0
Path slack     : 366051p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motor2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  357826  RISE       1
\motor2:PWMUDB:prevCompare1\/main_0    macrocell41     2929   5439  366051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:prevCompare1\/clock_0                       macrocell41         0      0  RISE       1



++++ Path 65 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motor2:PWMUDB:status_0\/main_1
Capture Clock  : \motor2:PWMUDB:status_0\/clock_0
Path slack     : 366051p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5439
-------------------------------------   ---- 
End-of-path arrival time (ps)           5439
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell4       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motor2:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell4   2510   2510  357826  RISE       1
\motor2:PWMUDB:status_0\/main_1        macrocell42     2929   5439  366051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:status_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 66 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:db_ph2_run_temp\/q
Path End       : Net_309/main_2
Capture Clock  : Net_309/clock_0
Path slack     : 366067p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor1:PWMUDB:db_ph2_run_temp\/q  macrocell32   1250   1250  357837  RISE       1
Net_309/main_2                     macrocell30   4173   5423  366067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_309/clock_0                                            macrocell30         0      0  RISE       1



++++ Path 67 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:db_ph2_run_temp\/q
Path End       : \motor1:PWMUDB:db_ph2_run_temp\/main_3
Capture Clock  : \motor1:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 366067p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5423
-------------------------------------   ---- 
End-of-path arrival time (ps)           5423
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell32         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motor1:PWMUDB:db_ph2_run_temp\/q       macrocell32   1250   1250  357837  RISE       1
\motor1:PWMUDB:db_ph2_run_temp\/main_3  macrocell32   4173   5423  366067  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell32         0      0  RISE       1



++++ Path 68 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:runmode_enable\/q
Path End       : Net_799/main_0
Capture Clock  : Net_799/clock_0
Path slack     : 366150p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5340
-------------------------------------   ---- 
End-of-path arrival time (ps)           5340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:runmode_enable\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\motor2:PWMUDB:runmode_enable\/q  macrocell35   1250   1250  357938  RISE       1
Net_799/main_0                    macrocell37   4090   5340  366150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_799/clock_0                                            macrocell37         0      0  RISE       1



++++ Path 69 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:runmode_enable\/q
Path End       : Net_800/main_0
Capture Clock  : Net_800/clock_0
Path slack     : 366150p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5340
-------------------------------------   ---- 
End-of-path arrival time (ps)           5340
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:runmode_enable\/clock_0                     macrocell35         0      0  RISE       1

Data path
pin name                          model name   delay     AT   slack  edge  Fanout
--------------------------------  -----------  -----  -----  ------  ----  ------
\motor2:PWMUDB:runmode_enable\/q  macrocell35   1250   1250  357938  RISE       1
Net_800/main_0                    macrocell38   4090   5340  366150  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_800/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 70 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:db_ph2_run_temp\/q
Path End       : Net_800/main_2
Capture Clock  : Net_800/clock_0
Path slack     : 366267p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5223
-------------------------------------   ---- 
End-of-path arrival time (ps)           5223
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell40         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor2:PWMUDB:db_ph2_run_temp\/q  macrocell40   1250   1250  358054  RISE       1
Net_800/main_2                     macrocell38   3973   5223  366267  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_800/clock_0                                            macrocell38         0      0  RISE       1



++++ Path 71 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:db_ph1_run_temp\/q
Path End       : Net_799/main_2
Capture Clock  : Net_799/clock_0
Path slack     : 366284p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5206
-------------------------------------   ---- 
End-of-path arrival time (ps)           5206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell39         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor2:PWMUDB:db_ph1_run_temp\/q  macrocell39   1250   1250  358071  RISE       1
Net_799/main_2                     macrocell37   3956   5206  366284  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
Net_799/clock_0                                            macrocell37         0      0  RISE       1



++++ Path 72 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:pwm_db_reg\/q
Path End       : Net_106/main_1
Capture Clock  : Net_106/clock_0
Path slack     : 366639p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4851
-------------------------------------   ---- 
End-of-path arrival time (ps)           4851
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:pwm_db_reg\/clock_0                         macrocell28         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\motor1:PWMUDB:pwm_db_reg\/q  macrocell28   1250   1250  356014  RISE       1
Net_106/main_1                macrocell29   3601   4851  366639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
Net_106/clock_0                                            macrocell29         0      0  RISE       1



++++ Path 73 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:pwm_db_reg\/q
Path End       : Net_866/main_1
Capture Clock  : Net_866/clock_0
Path slack     : 366657p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4833
-------------------------------------   ---- 
End-of-path arrival time (ps)           4833
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:pwm_db_reg\/clock_0                         macrocell44         0      0  RISE       1

Data path
pin name                      model name   delay     AT   slack  edge  Fanout
----------------------------  -----------  -----  -----  ------  ----  ------
\motor3:PWMUDB:pwm_db_reg\/q  macrocell44   1250   1250  357791  RISE       1
Net_866/main_1                macrocell45   3583   4833  366657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_866/clock_0                                            macrocell45         0      0  RISE       1



++++ Path 74 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motor1:PWMUDB:pwm_db_reg\/main_1
Capture Clock  : \motor1:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 366728p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motor1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  354305  RISE       1
\motor1:PWMUDB:pwm_db_reg\/main_1      macrocell28     2252   4762  366728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:pwm_db_reg\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 75 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:sP8:pwmdp:u0\/cl0_comb
Path End       : \motor1:PWMUDB:prevCompare1\/main_0
Capture Clock  : \motor1:PWMUDB:prevCompare1\/clock_0
Path slack     : 366728p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4762
-------------------------------------   ---- 
End-of-path arrival time (ps)           4762
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:sP8:pwmdp:u0\/clock                         datapathcell2       0      0  RISE       1

Data path
pin name                               model name     delay     AT   slack  edge  Fanout
-------------------------------------  -------------  -----  -----  ------  ----  ------
\motor1:PWMUDB:sP8:pwmdp:u0\/cl0_comb  datapathcell2   2510   2510  354305  RISE       1
\motor1:PWMUDB:prevCompare1\/main_0    macrocell33     2252   4762  366728  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:prevCompare1\/clock_0                       macrocell33         0      0  RISE       1



++++ Path 76 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:db_ph2_run_temp\/q
Path End       : Net_867/main_2
Capture Clock  : Net_867/clock_0
Path slack     : 366820p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell48         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor3:PWMUDB:db_ph2_run_temp\/q  macrocell48   1250   1250  355305  RISE       1
Net_867/main_2                     macrocell46   3420   4670  366820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_867/clock_0                                            macrocell46         0      0  RISE       1



++++ Path 77 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:db_ph2_run_temp\/q
Path End       : \motor3:PWMUDB:db_ph2_run_temp\/main_3
Capture Clock  : \motor3:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 366820p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4670
-------------------------------------   ---- 
End-of-path arrival time (ps)           4670
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell48         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motor3:PWMUDB:db_ph2_run_temp\/q       macrocell48   1250   1250  355305  RISE       1
\motor3:PWMUDB:db_ph2_run_temp\/main_3  macrocell48   3420   4670  366820  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell48         0      0  RISE       1



++++ Path 78 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:runmode_enable\/q
Path End       : \motor1:PWMUDB:pwm_db_reg\/main_0
Capture Clock  : \motor1:PWMUDB:pwm_db_reg\/clock_0
Path slack     : 366859p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4631
-------------------------------------   ---- 
End-of-path arrival time (ps)           4631
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:runmode_enable\/clock_0                     macrocell27         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor1:PWMUDB:runmode_enable\/q   macrocell27   1250   1250  354593  RISE       1
\motor1:PWMUDB:pwm_db_reg\/main_0  macrocell28   3381   4631  366859  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:pwm_db_reg\/clock_0                         macrocell28         0      0  RISE       1



++++ Path 79 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:db_ph1_run_temp\/q
Path End       : \motor1:PWMUDB:db_ph1_run_temp\/main_2
Capture Clock  : \motor1:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 367060p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4430
-------------------------------------   ---- 
End-of-path arrival time (ps)           4430
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell31         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motor1:PWMUDB:db_ph1_run_temp\/q       macrocell31   1250   1250  358247  RISE       1
\motor1:PWMUDB:db_ph1_run_temp\/main_2  macrocell31   3180   4430  367060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell31         0      0  RISE       1



++++ Path 80 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:db_ph1_run_temp\/q
Path End       : \motor3:PWMUDB:db_ph1_run_temp\/main_2
Capture Clock  : \motor3:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 367137p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4353
-------------------------------------   ---- 
End-of-path arrival time (ps)           4353
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motor3:PWMUDB:db_ph1_run_temp\/q       macrocell47   1250   1250  358929  RISE       1
\motor3:PWMUDB:db_ph1_run_temp\/main_2  macrocell47   3103   4353  367137  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell47         0      0  RISE       1



++++ Path 81 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:db_ph1_run_temp\/q
Path End       : Net_866/main_2
Capture Clock  : Net_866/clock_0
Path slack     : 367261p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4229
-------------------------------------   ---- 
End-of-path arrival time (ps)           4229
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell47         0      0  RISE       1

Data path
pin name                           model name   delay     AT   slack  edge  Fanout
---------------------------------  -----------  -----  -----  ------  ----  ------
\motor3:PWMUDB:db_ph1_run_temp\/q  macrocell47   1250   1250  358929  RISE       1
Net_866/main_2                     macrocell45   2979   4229  367261  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
Net_866/clock_0                                            macrocell45         0      0  RISE       1



++++ Path 82 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \motor1:PWMUDB:runmode_enable\/main_0
Capture Clock  : \motor1:PWMUDB:runmode_enable\/clock_0
Path slack     : 367374p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4116
-------------------------------------   ---- 
End-of-path arrival time (ps)           4116
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:genblk1:ctrlreg\/clock                      controlcell1        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\motor1:PWMUDB:genblk1:ctrlreg\/control_7  controlcell1   1210   1210  367374  RISE       1
\motor1:PWMUDB:runmode_enable\/main_0      macrocell27    2906   4116  367374  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:runmode_enable\/clock_0                     macrocell27         0      0  RISE       1



++++ Path 83 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:prevCompare1\/q
Path End       : \motor1:PWMUDB:status_0\/main_0
Capture Clock  : \motor1:PWMUDB:status_0\/clock_0
Path slack     : 367389p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4101
-------------------------------------   ---- 
End-of-path arrival time (ps)           4101
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:prevCompare1\/clock_0                       macrocell33         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\motor1:PWMUDB:prevCompare1\/q   macrocell33   1250   1250  367389  RISE       1
\motor1:PWMUDB:status_0\/main_0  macrocell34   2851   4101  367389  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:status_0\/clock_0                           macrocell34         0      0  RISE       1



++++ Path 84 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:pwm_db_reg\/q
Path End       : \motor2:PWMUDB:db_ph2_run_temp\/main_1
Capture Clock  : \motor2:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 367652p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3838
-------------------------------------   ---- 
End-of-path arrival time (ps)           3838
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:pwm_db_reg\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motor2:PWMUDB:pwm_db_reg\/q            macrocell36   1250   1250  357773  RISE       1
\motor2:PWMUDB:db_ph2_run_temp\/main_1  macrocell40   2588   3838  367652  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 85 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:pwm_db_reg\/q
Path End       : \motor2:PWMUDB:db_ph1_run_temp\/main_1
Capture Clock  : \motor2:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 367659p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3831
-------------------------------------   ---- 
End-of-path arrival time (ps)           3831
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:pwm_db_reg\/clock_0                         macrocell36         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motor2:PWMUDB:pwm_db_reg\/q            macrocell36   1250   1250  357773  RISE       1
\motor2:PWMUDB:db_ph1_run_temp\/main_1  macrocell39   2581   3831  367659  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell39         0      0  RISE       1



++++ Path 86 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:prevCompare1\/q
Path End       : \motor3:PWMUDB:status_0\/main_0
Capture Clock  : \motor3:PWMUDB:status_0\/clock_0
Path slack     : 367936p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3554
-------------------------------------   ---- 
End-of-path arrival time (ps)           3554
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:prevCompare1\/clock_0                       macrocell49         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\motor3:PWMUDB:prevCompare1\/q   macrocell49   1250   1250  367936  RISE       1
\motor3:PWMUDB:status_0\/main_0  macrocell50   2304   3554  367936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:status_0\/clock_0                           macrocell50         0      0  RISE       1



++++ Path 87 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:db_ph2_run_temp\/q
Path End       : \motor2:PWMUDB:db_ph2_run_temp\/main_3
Capture Clock  : \motor2:PWMUDB:db_ph2_run_temp\/clock_0
Path slack     : 367941p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3549
-------------------------------------   ---- 
End-of-path arrival time (ps)           3549
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell40         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motor2:PWMUDB:db_ph2_run_temp\/q       macrocell40   1250   1250  358054  RISE       1
\motor2:PWMUDB:db_ph2_run_temp\/main_3  macrocell40   2299   3549  367941  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:db_ph2_run_temp\/clock_0                    macrocell40         0      0  RISE       1



++++ Path 88 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:db_ph1_run_temp\/q
Path End       : \motor2:PWMUDB:db_ph1_run_temp\/main_2
Capture Clock  : \motor2:PWMUDB:db_ph1_run_temp\/clock_0
Path slack     : 367950p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell39         0      0  RISE       1

Data path
pin name                                model name   delay     AT   slack  edge  Fanout
--------------------------------------  -----------  -----  -----  ------  ----  ------
\motor2:PWMUDB:db_ph1_run_temp\/q       macrocell39   1250   1250  358071  RISE       1
\motor2:PWMUDB:db_ph1_run_temp\/main_2  macrocell39   2290   3540  367950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:db_ph1_run_temp\/clock_0                    macrocell39         0      0  RISE       1



++++ Path 89 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:prevCompare1\/q
Path End       : \motor2:PWMUDB:status_0\/main_0
Capture Clock  : \motor2:PWMUDB:status_0\/clock_0
Path slack     : 367950p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3540
-------------------------------------   ---- 
End-of-path arrival time (ps)           3540
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:prevCompare1\/clock_0                       macrocell41         0      0  RISE       1

Data path
pin name                         model name   delay     AT   slack  edge  Fanout
-------------------------------  -----------  -----  -----  ------  ----  ------
\motor2:PWMUDB:prevCompare1\/q   macrocell41   1250   1250  367950  RISE       1
\motor2:PWMUDB:status_0\/main_0  macrocell42   2290   3540  367950  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:status_0\/clock_0                           macrocell42         0      0  RISE       1



++++ Path 90 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \motor2:PWMUDB:runmode_enable\/main_0
Capture Clock  : \motor2:PWMUDB:runmode_enable\/clock_0
Path slack     : 367954p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3536
-------------------------------------   ---- 
End-of-path arrival time (ps)           3536
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:genblk1:ctrlreg\/clock                      controlcell3        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\motor2:PWMUDB:genblk1:ctrlreg\/control_7  controlcell3   1210   1210  367954  RISE       1
\motor2:PWMUDB:runmode_enable\/main_0      macrocell35    2326   3536  367954  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:runmode_enable\/clock_0                     macrocell35         0      0  RISE       1



++++ Path 91 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:genblk1:ctrlreg\/control_7
Path End       : \motor3:PWMUDB:runmode_enable\/main_0
Capture Clock  : \motor3:PWMUDB:runmode_enable\/clock_0
Path slack     : 367966p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                    -3510
--------------------------------------------   ------ 
End-of-path required time (ps)                 371490

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3524
-------------------------------------   ---- 
End-of-path arrival time (ps)           3524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:genblk1:ctrlreg\/clock                      controlcell5        0      0  RISE       1

Data path
pin name                                   model name    delay     AT   slack  edge  Fanout
-----------------------------------------  ------------  -----  -----  ------  ----  ------
\motor3:PWMUDB:genblk1:ctrlreg\/control_7  controlcell5   1210   1210  367966  RISE       1
\motor3:PWMUDB:runmode_enable\/main_0      macrocell43    2314   3524  367966  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:runmode_enable\/clock_0                     macrocell43         0      0  RISE       1



++++ Path 92 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor1:PWMUDB:status_0\/q
Path End       : \motor1:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \motor1:PWMUDB:genblk8:stsreg\/clock
Path slack     : 369566p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_1:R#1 vs. Clock_1:R#2)   375000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 374500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4934
-------------------------------------   ---- 
End-of-path arrival time (ps)           4934
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:status_0\/clock_0                           macrocell34         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\motor1:PWMUDB:status_0\/q               macrocell34    1250   1250  369566  RISE       1
\motor1:PWMUDB:genblk8:stsreg\/status_0  statusicell1   3684   4934  369566  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_1                                      clockblockcell      0      0  RISE       1
\motor1:PWMUDB:genblk8:stsreg\/clock                       statusicell1        0      0  RISE       1



++++ Path 93 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor2:PWMUDB:status_0\/q
Path End       : \motor2:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \motor2:PWMUDB:genblk8:stsreg\/clock
Path slack     : 370920p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_2:R#1 vs. Clock_2:R#2)   375000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 374500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3580
-------------------------------------   ---- 
End-of-path arrival time (ps)           3580
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:status_0\/clock_0                           macrocell42         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\motor2:PWMUDB:status_0\/q               macrocell42    1250   1250  370920  RISE       1
\motor2:PWMUDB:genblk8:stsreg\/status_0  statusicell2   2330   3580  370920  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_2                                      clockblockcell      0      0  RISE       1
\motor2:PWMUDB:genblk8:stsreg\/clock                       statusicell2        0      0  RISE       1



++++ Path 94 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \motor3:PWMUDB:status_0\/q
Path End       : \motor3:PWMUDB:genblk8:stsreg\/status_0
Capture Clock  : \motor3:PWMUDB:genblk8:stsreg\/clock
Path slack     : 370936p

Capture Clock Arrival Time                          0
+ Clock path delay                                  0
+ Cycle adjust (Clock_3:R#1 vs. Clock_3:R#2)   375000
- Setup time                                     -500
--------------------------------------------   ------ 
End-of-path required time (ps)                 374500

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3564
-------------------------------------   ---- 
End-of-path arrival time (ps)           3564
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:status_0\/clock_0                           macrocell50         0      0  RISE       1

Data path
pin name                                 model name    delay     AT   slack  edge  Fanout
---------------------------------------  ------------  -----  -----  ------  ----  ------
\motor3:PWMUDB:status_0\/q               macrocell50    1250   1250  370936  RISE       1
\motor3:PWMUDB:genblk8:stsreg\/status_0  statusicell3   2314   3564  370936  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_0                                      clockblockcell      0      0  RISE       1
\motor3:PWMUDB:genblk8:stsreg\/clock                       statusicell3        0      0  RISE       1



++++ Path 95 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock
Path slack     : 13020778p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6190
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035477

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14698
-------------------------------------   ----- 
End-of-path arrival time (ps)           14698
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                                         model name     delay     AT     slack  edge  Fanout
-----------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q                      macrocell64     1250   1250  13020778  RISE       1
\UART_1:BUART:counter_load_not\/main_1           macrocell24     7806   9056  13020778  RISE       1
\UART_1:BUART:counter_load_not\/q                macrocell24     3350  12406  13020778  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/cs_addr_0  datapathcell9   2292  14698  13020778  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1



++++ Path 96 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:sTX:TxSts\/status_0
Capture Clock  : \UART_1:BUART:sTX:TxSts\/clock
Path slack     : 13022385p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                       -500
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13041167

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       18781
-------------------------------------   ----- 
End-of-path arrival time (ps)           18781
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  13022385  RISE       1
\UART_1:BUART:tx_status_0\/main_3                 macrocell25     5755   9335  13022385  RISE       1
\UART_1:BUART:tx_status_0\/q                      macrocell25     3350  12685  13022385  RISE       1
\UART_1:BUART:sTX:TxSts\/status_0                 statusicell5    6097  18781  13022385  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxSts\/clock                             statusicell5        0      0  RISE       1



++++ Path 97 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13026759p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8898
-------------------------------------   ---- 
End-of-path arrival time (ps)           8898
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q                macrocell63     1250   1250  13022952  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_2  datapathcell8   7648   8898  13026759  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1



++++ Path 98 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_1:BUART:tx_state_0\/main_3
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13027551p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10605
-------------------------------------   ----- 
End-of-path arrival time (ps)           10605
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                          model name     delay     AT     slack  edge  Fanout
------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/f0_blk_stat_comb  datapathcell8   3580   3580  13022385  RISE       1
\UART_1:BUART:tx_state_0\/main_3                  macrocell64     7025  10605  13027551  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 99 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:TxShifter:u0\/so_comb
Path End       : \UART_1:BUART:txn\/main_3
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13027669p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10488
-------------------------------------   ----- 
End-of-path arrival time (ps)           10488
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1

Data path
pin name                                 model name     delay     AT     slack  edge  Fanout
---------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:TxShifter:u0\/so_comb  datapathcell8   4370   4370  13027669  RISE       1
\UART_1:BUART:txn\/main_3                macrocell62     6118  10488  13027669  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell62         0      0  RISE       1



++++ Path 100 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13027947p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7710
-------------------------------------   ---- 
End-of-path arrival time (ps)           7710
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13024007  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_0      datapathcell8   7520   7710  13027947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1



++++ Path 101 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_1\/main_1
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13029100p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9056
-------------------------------------   ---- 
End-of-path arrival time (ps)           9056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell64   1250   1250  13020778  RISE       1
\UART_1:BUART:tx_state_1\/main_1  macrocell63   7806   9056  13029100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 102 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_2\/main_1
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13029100p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9056
-------------------------------------   ---- 
End-of-path arrival time (ps)           9056
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell64   1250   1250  13020778  RISE       1
\UART_1:BUART:tx_state_2\/main_1  macrocell65   7806   9056  13029100  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 103 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:txn\/main_2
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13029139p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       9018
-------------------------------------   ---- 
End-of-path arrival time (ps)           9018
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q  macrocell64   1250   1250  13020778  RISE       1
\UART_1:BUART:txn\/main_2    macrocell62   7768   9018  13029139  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell62         0      0  RISE       1



++++ Path 104 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_0\/main_0
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13029278p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8879
-------------------------------------   ---- 
End-of-path arrival time (ps)           8879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell63   1250   1250  13022952  RISE       1
\UART_1:BUART:tx_state_0\/main_0  macrocell64   7629   8879  13029278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 105 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_0
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 13029278p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8879
-------------------------------------   ---- 
End-of-path arrival time (ps)           8879
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q      macrocell63   1250   1250  13022952  RISE       1
\UART_1:BUART:tx_bitclk\/main_0  macrocell66   7629   8879  13029278  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 106 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_0\/main_4
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13029479p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8678
-------------------------------------   ---- 
End-of-path arrival time (ps)           8678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell65   1250   1250  13023069  RISE       1
\UART_1:BUART:tx_state_0\/main_4  macrocell64   7428   8678  13029479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 107 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_3
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 13029479p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8678
-------------------------------------   ---- 
End-of-path arrival time (ps)           8678
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q      macrocell65   1250   1250  13023069  RISE       1
\UART_1:BUART:tx_bitclk\/main_3  macrocell66   7428   8678  13029479  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 108 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1
Capture Clock  : \UART_1:BUART:sTX:TxShifter:u0\/clock
Path slack     : 13029838p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -6010
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13035657

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5819
-------------------------------------   ---- 
End-of-path arrival time (ps)           5819
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q                macrocell64     1250   1250  13020778  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/cs_addr_1  datapathcell8   4569   5819  13029838  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:TxShifter:u0\/clock                      datapathcell8       0      0  RISE       1



++++ Path 109 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_1\/main_5
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13029855p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8301
-------------------------------------   ---- 
End-of-path arrival time (ps)           8301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell66   1250   1250  13029855  RISE       1
\UART_1:BUART:tx_state_1\/main_5  macrocell63   7051   8301  13029855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 110 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_2\/main_5
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13029855p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8301
-------------------------------------   ---- 
End-of-path arrival time (ps)           8301
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell66   1250   1250  13029855  RISE       1
\UART_1:BUART:tx_state_2\/main_5  macrocell65   7051   8301  13029855  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 111 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:txn\/main_6
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13029869p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       8288
-------------------------------------   ---- 
End-of-path arrival time (ps)           8288
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                    model name   delay     AT     slack  edge  Fanout
--------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q  macrocell66   1250   1250  13029855  RISE       1
\UART_1:BUART:txn\/main_6   macrocell62   7038   8288  13029869  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell62         0      0  RISE       1



++++ Path 112 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_0\/main_2
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13030602p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7555
-------------------------------------   ---- 
End-of-path arrival time (ps)           7555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13024007  RISE       1
\UART_1:BUART:tx_state_0\/main_2               macrocell64     7365   7555  13030602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 113 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_bitclk\/main_2
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 13030602p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       7555
-------------------------------------   ---- 
End-of-path arrival time (ps)           7555
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13024007  RISE       1
\UART_1:BUART:tx_bitclk\/main_2                macrocell66     7365   7555  13030602  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 114 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_state_0\/main_1
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13032333p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q       macrocell64   1250   1250  13020778  RISE       1
\UART_1:BUART:tx_state_0\/main_1  macrocell64   4574   5824  13032333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 115 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_0\/q
Path End       : \UART_1:BUART:tx_bitclk\/main_1
Capture Clock  : \UART_1:BUART:tx_bitclk\/clock_0
Path slack     : 13032333p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5824
-------------------------------------   ---- 
End-of-path arrival time (ps)           5824
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1

Data path
pin name                         model name   delay     AT     slack  edge  Fanout
-------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_0\/q      macrocell64   1250   1250  13020778  RISE       1
\UART_1:BUART:tx_bitclk\/main_1  macrocell66   4574   5824  13032333  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell66         0      0  RISE       1



++++ Path 116 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:txn\/main_1
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13032801p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5356
-------------------------------------   ---- 
End-of-path arrival time (ps)           5356
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q  macrocell63   1250   1250  13022952  RISE       1
\UART_1:BUART:txn\/main_1    macrocell62   4106   5356  13032801  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell62         0      0  RISE       1



++++ Path 117 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_1\/main_0
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13032812p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           5344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell63   1250   1250  13022952  RISE       1
\UART_1:BUART:tx_state_1\/main_0  macrocell63   4094   5344  13032812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 118 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_1\/q
Path End       : \UART_1:BUART:tx_state_2\/main_0
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13032812p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5344
-------------------------------------   ---- 
End-of-path arrival time (ps)           5344
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_1\/q       macrocell63   1250   1250  13022952  RISE       1
\UART_1:BUART:tx_state_2\/main_0  macrocell65   4094   5344  13032812  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 119 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:txn\/main_4
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13033201p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4955
-------------------------------------   ---- 
End-of-path arrival time (ps)           4955
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                     model name   delay     AT     slack  edge  Fanout
---------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q  macrocell65   1250   1250  13023069  RISE       1
\UART_1:BUART:txn\/main_4    macrocell62   3705   4955  13033201  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell62         0      0  RISE       1



++++ Path 120 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_1\/main_3
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13033203p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell65   1250   1250  13023069  RISE       1
\UART_1:BUART:tx_state_1\/main_3  macrocell63   3704   4954  13033203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 121 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_state_2\/q
Path End       : \UART_1:BUART:tx_state_2\/main_3
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13033203p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4954
-------------------------------------   ---- 
End-of-path arrival time (ps)           4954
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_state_2\/q       macrocell65   1250   1250  13023069  RISE       1
\UART_1:BUART:tx_state_2\/main_3  macrocell65   3704   4954  13033203  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 122 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:tx_bitclk\/q
Path End       : \UART_1:BUART:tx_state_0\/main_5
Capture Clock  : \UART_1:BUART:tx_state_0\/clock_0
Path slack     : 13033455p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4702
-------------------------------------   ---- 
End-of-path arrival time (ps)           4702
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_bitclk\/clock_0                           macrocell66         0      0  RISE       1

Data path
pin name                          model name   delay     AT     slack  edge  Fanout
--------------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:tx_bitclk\/q        macrocell66   1250   1250  13029855  RISE       1
\UART_1:BUART:tx_state_0\/main_5  macrocell64   3452   4702  13033455  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_0\/clock_0                          macrocell64         0      0  RISE       1



++++ Path 123 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:txn\/q
Path End       : \UART_1:BUART:txn\/main_0
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13034600p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3557
-------------------------------------   ---- 
End-of-path arrival time (ps)           3557
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell62         0      0  RISE       1

Data path
pin name                   model name   delay     AT     slack  edge  Fanout
-------------------------  -----------  -----  -----  --------  ----  ------
\UART_1:BUART:txn\/q       macrocell62   1250   1250  13034600  RISE       1
\UART_1:BUART:txn\/main_0  macrocell62   2307   3557  13034600  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell62         0      0  RISE       1



++++ Path 124 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_1\/main_2
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13034677p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3480
-------------------------------------   ---- 
End-of-path arrival time (ps)           3480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13024007  RISE       1
\UART_1:BUART:tx_state_1\/main_2               macrocell63     3290   3480  13034677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 125 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg
Path End       : \UART_1:BUART:tx_state_2\/main_2
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13034677p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3480
-------------------------------------   ---- 
End-of-path arrival time (ps)           3480
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce0_reg  datapathcell9    190    190  13024007  RISE       1
\UART_1:BUART:tx_state_2\/main_2               macrocell65     3290   3480  13034677  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 126 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:txn\/main_5
Capture Clock  : \UART_1:BUART:txn\/clock_0
Path slack     : 13035152p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3005
-------------------------------------   ---- 
End-of-path arrival time (ps)           3005
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  13035152  RISE       1
\UART_1:BUART:txn\/main_5                      macrocell62     2815   3005  13035152  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:txn\/clock_0                                 macrocell62         0      0  RISE       1



++++ Path 127 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_1\/main_4
Capture Clock  : \UART_1:BUART:tx_state_1\/clock_0
Path slack     : 13035159p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2998
-------------------------------------   ---- 
End-of-path arrival time (ps)           2998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  13035152  RISE       1
\UART_1:BUART:tx_state_1\/main_4               macrocell63     2808   2998  13035159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_1\/clock_0                          macrocell63         0      0  RISE       1



++++ Path 128 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg
Path End       : \UART_1:BUART:tx_state_2\/main_4
Capture Clock  : \UART_1:BUART:tx_state_2\/clock_0
Path slack     : 13035159p

Capture Clock Arrival Time                                            0
+ Clock path delay                                                    0
+ Cycle adjust (UART_1_IntClock:R#1 vs. UART_1_IntClock:R#2)   13041667
- Setup time                                                      -3510
------------------------------------------------------------   -------- 
End-of-path required time (ps)                                 13038157

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       2998
-------------------------------------   ---- 
End-of-path arrival time (ps)           2998
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/clock                datapathcell9       0      0  RISE       1

Data path
pin name                                       model name     delay     AT     slack  edge  Fanout
---------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_1:BUART:sTX:sCLOCK:TxBitClkGen\/ce1_reg  datapathcell9    190    190  13035152  RISE       1
\UART_1:BUART:tx_state_2\/main_4               macrocell65     2808   2998  13035159  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_3                                      clockblockcell      0      0  RISE       1
\UART_1:BUART:tx_state_2\/clock_0                          macrocell65         0      0  RISE       1



++++ Path 129 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_2\/q
Path End       : \UART_PS3:BUART:sRX:RxBitCounter\/load
Capture Clock  : \UART_PS3:BUART:sRX:RxBitCounter\/clock
Path slack     : 52067209p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -5360
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52077973

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       10764
-------------------------------------   ----- 
End-of-path arrival time (ps)           10764
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                                 model name   delay     AT     slack  edge  Fanout
---------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_2\/q            macrocell55   1250   1250  52067209  RISE       1
\UART_PS3:BUART:rx_counter_load\/main_3  macrocell19   3921   5171  52067209  RISE       1
\UART_PS3:BUART:rx_counter_load\/q       macrocell19   3350   8521  52067209  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/load   count7cell    2243  10764  52067209  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1



++++ Path 130 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb
Path End       : \UART_PS3:BUART:sRX:RxSts\/status_4
Capture Clock  : \UART_PS3:BUART:sRX:RxSts\/clock
Path slack     : 52068526p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52082833

Launch Clock Arrival Time                       0
+ Clock path delay                          0
+ Data path delay                       14308
-------------------------------------   ----- 
End-of-path arrival time (ps)           14308
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/clock                    datapathcell7       0      0  RISE       1

Data path
pin name                                            model name     delay     AT     slack  edge  Fanout
--------------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxShifter:u0\/f0_blk_stat_comb  datapathcell7   3580   3580  52068526  RISE       1
\UART_PS3:BUART:rx_status_4\/main_1                 macrocell21     2889   6469  52068526  RISE       1
\UART_PS3:BUART:rx_status_4\/q                      macrocell21     3350   9819  52068526  RISE       1
\UART_PS3:BUART:sRX:RxSts\/status_4                 statusicell4    4488  14308  52068526  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1



++++ Path 131 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_0\/q
Path End       : \UART_PS3:BUART:sRX:RxShifter:u0\/cs_addr_1
Capture Clock  : \UART_PS3:BUART:sRX:RxShifter:u0\/clock
Path slack     : 52071700p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5623
-------------------------------------   ---- 
End-of-path arrival time (ps)           5623
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_0\/q                macrocell52     1250   1250  52068060  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/cs_addr_1  datapathcell7   4373   5623  52071700  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 132 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_1\/q
Path End       : \UART_PS3:BUART:sRX:RxShifter:u0\/cs_addr_2
Capture Clock  : \UART_PS3:BUART:sRX:RxShifter:u0\/clock
Path slack     : 52071712p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5611
-------------------------------------   ---- 
End-of-path arrival time (ps)           5611
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_1\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_1\/q                macrocell51     1250   1250  52068078  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/cs_addr_2  datapathcell7   4361   5611  52071712  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 133 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_bitclk_enable\/q
Path End       : \UART_PS3:BUART:sRX:RxShifter:u0\/cs_addr_0
Capture Clock  : \UART_PS3:BUART:sRX:RxShifter:u0\/clock
Path slack     : 52072129p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -6010
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52077323

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5194
-------------------------------------   ---- 
End-of-path arrival time (ps)           5194
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_bitclk_enable\/clock_0                  macrocell56         0      0  RISE       1

Data path
pin name                                     model name     delay     AT     slack  edge  Fanout
-------------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_bitclk_enable\/q          macrocell56     1250   1250  52072129  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/cs_addr_0  datapathcell7   3944   5194  52072129  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 134 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_0\/q
Path End       : \UART_PS3:BUART:rx_load_fifo\/main_1
Capture Clock  : \UART_PS3:BUART:rx_load_fifo\/clock_0
Path slack     : 52073286p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6537
-------------------------------------   ---- 
End-of-path arrival time (ps)           6537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_0\/q         macrocell52   1250   1250  52068060  RISE       1
\UART_PS3:BUART:rx_load_fifo\/main_1  macrocell53   5287   6537  52073286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_load_fifo\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 135 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_0\/q
Path End       : \UART_PS3:BUART:rx_state_2\/main_1
Capture Clock  : \UART_PS3:BUART:rx_state_2\/clock_0
Path slack     : 52073286p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6537
-------------------------------------   ---- 
End-of-path arrival time (ps)           6537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_0\/q       macrocell52   1250   1250  52068060  RISE       1
\UART_PS3:BUART:rx_state_2\/main_1  macrocell55   5287   6537  52073286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 136 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_0\/q
Path End       : \UART_PS3:BUART:rx_status_3\/main_1
Capture Clock  : \UART_PS3:BUART:rx_status_3\/clock_0
Path slack     : 52073286p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6537
-------------------------------------   ---- 
End-of-path arrival time (ps)           6537
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_0\/q        macrocell52   1250   1250  52068060  RISE       1
\UART_PS3:BUART:rx_status_3\/main_1  macrocell60   5287   6537  52073286  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 137 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_1\/q
Path End       : \UART_PS3:BUART:rx_load_fifo\/main_0
Capture Clock  : \UART_PS3:BUART:rx_load_fifo\/clock_0
Path slack     : 52073299p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6524
-------------------------------------   ---- 
End-of-path arrival time (ps)           6524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_1\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_1\/q         macrocell51   1250   1250  52068078  RISE       1
\UART_PS3:BUART:rx_load_fifo\/main_0  macrocell53   5274   6524  52073299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_load_fifo\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 138 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_1\/q
Path End       : \UART_PS3:BUART:rx_state_2\/main_0
Capture Clock  : \UART_PS3:BUART:rx_state_2\/clock_0
Path slack     : 52073299p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6524
-------------------------------------   ---- 
End-of-path arrival time (ps)           6524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_1\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_1\/q       macrocell51   1250   1250  52068078  RISE       1
\UART_PS3:BUART:rx_state_2\/main_0  macrocell55   5274   6524  52073299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 139 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_1\/q
Path End       : \UART_PS3:BUART:rx_status_3\/main_0
Capture Clock  : \UART_PS3:BUART:rx_status_3\/clock_0
Path slack     : 52073299p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6524
-------------------------------------   ---- 
End-of-path arrival time (ps)           6524
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_1\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_1\/q        macrocell51   1250   1250  52068078  RISE       1
\UART_PS3:BUART:rx_status_3\/main_0  macrocell60   5274   6524  52073299  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 140 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_bitclk_enable\/q
Path End       : \UART_PS3:BUART:rx_load_fifo\/main_2
Capture Clock  : \UART_PS3:BUART:rx_load_fifo\/clock_0
Path slack     : 52073307p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6516
-------------------------------------   ---- 
End-of-path arrival time (ps)           6516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_bitclk_enable\/clock_0                  macrocell56         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_bitclk_enable\/q   macrocell56   1250   1250  52072129  RISE       1
\UART_PS3:BUART:rx_load_fifo\/main_2  macrocell53   5266   6516  52073307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_load_fifo\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 141 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_bitclk_enable\/q
Path End       : \UART_PS3:BUART:rx_state_2\/main_2
Capture Clock  : \UART_PS3:BUART:rx_state_2\/clock_0
Path slack     : 52073307p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6516
-------------------------------------   ---- 
End-of-path arrival time (ps)           6516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_bitclk_enable\/clock_0                  macrocell56         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_bitclk_enable\/q  macrocell56   1250   1250  52072129  RISE       1
\UART_PS3:BUART:rx_state_2\/main_2   macrocell55   5266   6516  52073307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 142 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_bitclk_enable\/q
Path End       : \UART_PS3:BUART:rx_status_3\/main_2
Capture Clock  : \UART_PS3:BUART:rx_status_3\/clock_0
Path slack     : 52073307p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6516
-------------------------------------   ---- 
End-of-path arrival time (ps)           6516
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_bitclk_enable\/clock_0                  macrocell56         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_bitclk_enable\/q  macrocell56   1250   1250  52072129  RISE       1
\UART_PS3:BUART:rx_status_3\/main_2  macrocell60   5266   6516  52073307  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 143 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN4_0/q
Path End       : \UART_PS3:BUART:rx_status_3\/main_7
Capture Clock  : \UART_PS3:BUART:rx_status_3\/clock_0
Path slack     : 52073724p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       6100
-------------------------------------   ---- 
End-of-path arrival time (ps)           6100
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN4_0/q                           macrocell59   1250   1250  52069441  RISE       1
\UART_PS3:BUART:rx_status_3\/main_7  macrocell60   4850   6100  52073724  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 144 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_2
Path End       : \UART_PS3:BUART:rx_bitclk_enable\/main_0
Capture Clock  : \UART_PS3:BUART:rx_bitclk_enable\/clock_0
Path slack     : 52073826p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5997
-------------------------------------   ---- 
End-of-path arrival time (ps)           5997
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  52073826  RISE       1
\UART_PS3:BUART:rx_bitclk_enable\/main_0   macrocell56   4057   5997  52073826  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_bitclk_enable\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 145 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PS3:BUART:rx_load_fifo\/main_6
Capture Clock  : \UART_PS3:BUART:rx_load_fifo\/clock_0
Path slack     : 52073830p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5993
-------------------------------------   ---- 
End-of-path arrival time (ps)           5993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  52073830  RISE       1
\UART_PS3:BUART:rx_load_fifo\/main_6       macrocell53   4053   5993  52073830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_load_fifo\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 146 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PS3:BUART:rx_state_2\/main_8
Capture Clock  : \UART_PS3:BUART:rx_state_2\/clock_0
Path slack     : 52073830p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5993
-------------------------------------   ---- 
End-of-path arrival time (ps)           5993
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  52073830  RISE       1
\UART_PS3:BUART:rx_state_2\/main_8         macrocell55   4053   5993  52073830  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 147 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN4_1/main_0
Capture Clock  : MODIN4_1/clock_0
Path slack     : 52073900p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5923
-------------------------------------   ---- 
End-of-path arrival time (ps)           5923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  52073826  RISE       1
MODIN4_1/main_0                            macrocell58   3983   5923  52073900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 148 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_2
Path End       : MODIN4_0/main_0
Capture Clock  : MODIN4_0/clock_0
Path slack     : 52073900p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5923
-------------------------------------   ---- 
End-of-path arrival time (ps)           5923
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_2  count7cell    1940   1940  52073826  RISE       1
MODIN4_0/main_0                            macrocell59   3983   5923  52073900  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 149 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PS3:BUART:rx_load_fifo\/main_7
Capture Clock  : \UART_PS3:BUART:rx_load_fifo\/clock_0
Path slack     : 52073991p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5832
-------------------------------------   ---- 
End-of-path arrival time (ps)           5832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  52073991  RISE       1
\UART_PS3:BUART:rx_load_fifo\/main_7       macrocell53   3892   5832  52073991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_load_fifo\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 150 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PS3:BUART:rx_state_2\/main_9
Capture Clock  : \UART_PS3:BUART:rx_state_2\/clock_0
Path slack     : 52073991p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5832
-------------------------------------   ---- 
End-of-path arrival time (ps)           5832
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  52073991  RISE       1
\UART_PS3:BUART:rx_state_2\/main_9         macrocell55   3892   5832  52073991  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 151 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PS3:BUART:rx_load_fifo\/main_5
Capture Clock  : \UART_PS3:BUART:rx_load_fifo\/clock_0
Path slack     : 52074008p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5815
-------------------------------------   ---- 
End-of-path arrival time (ps)           5815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  52074008  RISE       1
\UART_PS3:BUART:rx_load_fifo\/main_5       macrocell53   3875   5815  52074008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_load_fifo\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 152 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PS3:BUART:rx_state_2\/main_7
Capture Clock  : \UART_PS3:BUART:rx_state_2\/clock_0
Path slack     : 52074008p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5815
-------------------------------------   ---- 
End-of-path arrival time (ps)           5815
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  52074008  RISE       1
\UART_PS3:BUART:rx_state_2\/main_7         macrocell55   3875   5815  52074008  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 153 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_2\/q
Path End       : \UART_PS3:BUART:rx_state_0\/main_4
Capture Clock  : \UART_PS3:BUART:rx_state_0\/clock_0
Path slack     : 52074653p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5171
-------------------------------------   ---- 
End-of-path arrival time (ps)           5171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_2\/q       macrocell55   1250   1250  52067209  RISE       1
\UART_PS3:BUART:rx_state_0\/main_4  macrocell52   3921   5171  52074653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 154 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_2\/q
Path End       : \UART_PS3:BUART:rx_state_3\/main_4
Capture Clock  : \UART_PS3:BUART:rx_state_3\/clock_0
Path slack     : 52074653p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5171
-------------------------------------   ---- 
End-of-path arrival time (ps)           5171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_2\/q       macrocell55   1250   1250  52067209  RISE       1
\UART_PS3:BUART:rx_state_3\/main_4  macrocell54   3921   5171  52074653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 155 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_2\/q
Path End       : \UART_PS3:BUART:rx_state_stop1_reg\/main_3
Capture Clock  : \UART_PS3:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 52074653p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5171
-------------------------------------   ---- 
End-of-path arrival time (ps)           5171
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_2\/q               macrocell55   1250   1250  52067209  RISE       1
\UART_PS3:BUART:rx_state_stop1_reg\/main_3  macrocell57   3921   5171  52074653  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_stop1_reg\/clock_0                macrocell57         0      0  RISE       1



++++ Path 156 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_3\/q
Path End       : \UART_PS3:BUART:rx_load_fifo\/main_3
Capture Clock  : \UART_PS3:BUART:rx_load_fifo\/clock_0
Path slack     : 52074657p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5166
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_3\/q         macrocell54   1250   1250  52068877  RISE       1
\UART_PS3:BUART:rx_load_fifo\/main_3  macrocell53   3916   5166  52074657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_load_fifo\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 157 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_3\/q
Path End       : \UART_PS3:BUART:rx_state_2\/main_3
Capture Clock  : \UART_PS3:BUART:rx_state_2\/clock_0
Path slack     : 52074657p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5166
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_3\/q       macrocell54   1250   1250  52068877  RISE       1
\UART_PS3:BUART:rx_state_2\/main_3  macrocell55   3916   5166  52074657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 158 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_3\/q
Path End       : \UART_PS3:BUART:rx_status_3\/main_3
Capture Clock  : \UART_PS3:BUART:rx_status_3\/clock_0
Path slack     : 52074657p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5166
-------------------------------------   ---- 
End-of-path arrival time (ps)           5166
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_3\/q        macrocell54   1250   1250  52068877  RISE       1
\UART_PS3:BUART:rx_status_3\/main_3  macrocell60   3916   5166  52074657  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 159 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN4_1/main_1
Capture Clock  : MODIN4_1/clock_0
Path slack     : 52074748p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5076
-------------------------------------   ---- 
End-of-path arrival time (ps)           5076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  52074748  RISE       1
MODIN4_1/main_1                            macrocell58   3136   5076  52074748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 160 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_1
Path End       : MODIN4_0/main_1
Capture Clock  : MODIN4_0/clock_0
Path slack     : 52074748p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       5076
-------------------------------------   ---- 
End-of-path arrival time (ps)           5076
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  52074748  RISE       1
MODIN4_0/main_1                            macrocell59   3136   5076  52074748  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 161 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN4_0/q
Path End       : \UART_PS3:BUART:rx_state_0\/main_7
Capture Clock  : \UART_PS3:BUART:rx_state_0\/clock_0
Path slack     : 52074902p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4922
-------------------------------------   ---- 
End-of-path arrival time (ps)           4922
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN4_0/q                          macrocell59   1250   1250  52069441  RISE       1
\UART_PS3:BUART:rx_state_0\/main_7  macrocell52   3672   4922  52074902  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 162 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN4_0/q
Path End       : MODIN4_1/main_4
Capture Clock  : MODIN4_1/clock_0
Path slack     : 52075060p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN4_0/q       macrocell59   1250   1250  52069441  RISE       1
MODIN4_1/main_4  macrocell58   3513   4763  52075060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 163 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN4_0/q
Path End       : MODIN4_0/main_3
Capture Clock  : MODIN4_0/clock_0
Path slack     : 52075060p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4763
-------------------------------------   ---- 
End-of-path arrival time (ps)           4763
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                           macrocell59         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN4_0/q       macrocell59   1250   1250  52069441  RISE       1
MODIN4_0/main_3  macrocell59   3513   4763  52075060  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_0/clock_0                                           macrocell59         0      0  RISE       1



++++ Path 164 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN4_1/q
Path End       : \UART_PS3:BUART:rx_status_3\/main_6
Capture Clock  : \UART_PS3:BUART:rx_status_3\/clock_0
Path slack     : 52075185p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4638
-------------------------------------   ---- 
End-of-path arrival time (ps)           4638
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN4_1/q                           macrocell58   1250   1250  52070328  RISE       1
\UART_PS3:BUART:rx_status_3\/main_6  macrocell60   3388   4638  52075185  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 165 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN4_1/q
Path End       : \UART_PS3:BUART:rx_state_0\/main_6
Capture Clock  : \UART_PS3:BUART:rx_state_0\/clock_0
Path slack     : 52075219p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4604
-------------------------------------   ---- 
End-of-path arrival time (ps)           4604
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
MODIN4_1/q                          macrocell58   1250   1250  52070328  RISE       1
\UART_PS3:BUART:rx_state_0\/main_6  macrocell52   3354   4604  52075219  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 166 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PS3:BUART:rx_state_0\/main_9
Capture Clock  : \UART_PS3:BUART:rx_state_0\/clock_0
Path slack     : 52075338p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  52073830  RISE       1
\UART_PS3:BUART:rx_state_0\/main_9         macrocell52   2545   4485  52075338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 167 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_5
Path End       : \UART_PS3:BUART:rx_state_3\/main_6
Capture Clock  : \UART_PS3:BUART:rx_state_3\/clock_0
Path slack     : 52075338p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4485
-------------------------------------   ---- 
End-of-path arrival time (ps)           4485
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_5  count7cell    1940   1940  52073830  RISE       1
\UART_PS3:BUART:rx_state_3\/main_6         macrocell54   2545   4485  52075338  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 168 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_0\/q
Path End       : \UART_PS3:BUART:rx_state_0\/main_1
Capture Clock  : \UART_PS3:BUART:rx_state_0\/clock_0
Path slack     : 52075503p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_0\/q       macrocell52   1250   1250  52068060  RISE       1
\UART_PS3:BUART:rx_state_0\/main_1  macrocell52   3070   4320  52075503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 169 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_0\/q
Path End       : \UART_PS3:BUART:rx_state_3\/main_1
Capture Clock  : \UART_PS3:BUART:rx_state_3\/clock_0
Path slack     : 52075503p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_0\/q       macrocell52   1250   1250  52068060  RISE       1
\UART_PS3:BUART:rx_state_3\/main_1  macrocell54   3070   4320  52075503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 170 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_0\/q
Path End       : \UART_PS3:BUART:rx_state_stop1_reg\/main_1
Capture Clock  : \UART_PS3:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 52075503p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4320
-------------------------------------   ---- 
End-of-path arrival time (ps)           4320
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_0\/q               macrocell52   1250   1250  52068060  RISE       1
\UART_PS3:BUART:rx_state_stop1_reg\/main_1  macrocell57   3070   4320  52075503  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_stop1_reg\/clock_0                macrocell57         0      0  RISE       1



++++ Path 171 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_1\/q
Path End       : \UART_PS3:BUART:rx_state_0\/main_0
Capture Clock  : \UART_PS3:BUART:rx_state_0\/clock_0
Path slack     : 52075522p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4302
-------------------------------------   ---- 
End-of-path arrival time (ps)           4302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_1\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_1\/q       macrocell51   1250   1250  52068078  RISE       1
\UART_PS3:BUART:rx_state_0\/main_0  macrocell52   3052   4302  52075522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 172 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_1\/q
Path End       : \UART_PS3:BUART:rx_state_3\/main_0
Capture Clock  : \UART_PS3:BUART:rx_state_3\/clock_0
Path slack     : 52075522p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4302
-------------------------------------   ---- 
End-of-path arrival time (ps)           4302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_1\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_1\/q       macrocell51   1250   1250  52068078  RISE       1
\UART_PS3:BUART:rx_state_3\/main_0  macrocell54   3052   4302  52075522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 173 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_1\/q
Path End       : \UART_PS3:BUART:rx_state_stop1_reg\/main_0
Capture Clock  : \UART_PS3:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 52075522p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4302
-------------------------------------   ---- 
End-of-path arrival time (ps)           4302
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_1\/clock_0                        macrocell51         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_1\/q               macrocell51   1250   1250  52068078  RISE       1
\UART_PS3:BUART:rx_state_stop1_reg\/main_0  macrocell57   3052   4302  52075522  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_stop1_reg\/clock_0                macrocell57         0      0  RISE       1



++++ Path 174 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_load_fifo\/q
Path End       : \UART_PS3:BUART:sRX:RxShifter:u0\/f0_load
Capture Clock  : \UART_PS3:BUART:sRX:RxShifter:u0\/clock
Path slack     : 52075572p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3130
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52080203

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4632
-------------------------------------   ---- 
End-of-path arrival time (ps)           4632
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_load_fifo\/clock_0                      macrocell53         0      0  RISE       1

Data path
pin name                                   model name     delay     AT     slack  edge  Fanout
-----------------------------------------  -------------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_load_fifo\/q            macrocell53     1250   1250  52071103  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/f0_load  datapathcell7   3382   4632  52075572  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxShifter:u0\/clock                    datapathcell7       0      0  RISE       1



++++ Path 175 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_1
Path End       : \UART_PS3:BUART:rx_bitclk_enable\/main_1
Capture Clock  : \UART_PS3:BUART:rx_bitclk_enable\/clock_0
Path slack     : 52075617p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4206
-------------------------------------   ---- 
End-of-path arrival time (ps)           4206
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_1  count7cell    1940   1940  52074748  RISE       1
\UART_PS3:BUART:rx_bitclk_enable\/main_1   macrocell56   2266   4206  52075617  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_bitclk_enable\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 176 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_0
Path End       : \UART_PS3:BUART:rx_bitclk_enable\/main_2
Capture Clock  : \UART_PS3:BUART:rx_bitclk_enable\/clock_0
Path slack     : 52075628p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4195
-------------------------------------   ---- 
End-of-path arrival time (ps)           4195
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_0  count7cell    1940   1940  52075628  RISE       1
\UART_PS3:BUART:rx_bitclk_enable\/main_2   macrocell56   2255   4195  52075628  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_bitclk_enable\/clock_0                  macrocell56         0      0  RISE       1



++++ Path 177 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PS3:BUART:rx_state_0\/main_10
Capture Clock  : \UART_PS3:BUART:rx_state_0\/clock_0
Path slack     : 52075631p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  52073991  RISE       1
\UART_PS3:BUART:rx_state_0\/main_10        macrocell52   2252   4192  52075631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 178 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_4
Path End       : \UART_PS3:BUART:rx_state_3\/main_7
Capture Clock  : \UART_PS3:BUART:rx_state_3\/clock_0
Path slack     : 52075631p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4192
-------------------------------------   ---- 
End-of-path arrival time (ps)           4192
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_4  count7cell    1940   1940  52073991  RISE       1
\UART_PS3:BUART:rx_state_3\/main_7         macrocell54   2252   4192  52075631  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 179 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PS3:BUART:rx_state_0\/main_8
Capture Clock  : \UART_PS3:BUART:rx_state_0\/clock_0
Path slack     : 52075639p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  52074008  RISE       1
\UART_PS3:BUART:rx_state_0\/main_8         macrocell52   2244   4184  52075639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 180 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:sRX:RxBitCounter\/count_6
Path End       : \UART_PS3:BUART:rx_state_3\/main_5
Capture Clock  : \UART_PS3:BUART:rx_state_3\/clock_0
Path slack     : 52075639p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4184
-------------------------------------   ---- 
End-of-path arrival time (ps)           4184
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxBitCounter\/clock                    count7cell          0      0  RISE       1

Data path
pin name                                   model name   delay     AT     slack  edge  Fanout
-----------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:sRX:RxBitCounter\/count_6  count7cell    1940   1940  52074008  RISE       1
\UART_PS3:BUART:rx_state_3\/main_5         macrocell54   2244   4184  52075639  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 181 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_last\/q
Path End       : \UART_PS3:BUART:rx_state_2\/main_6
Capture Clock  : \UART_PS3:BUART:rx_state_2\/clock_0
Path slack     : 52075665p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4159
-------------------------------------   ---- 
End-of-path arrival time (ps)           4159
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_last\/clock_0                           macrocell61         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_last\/q          macrocell61   1250   1250  52075665  RISE       1
\UART_PS3:BUART:rx_state_2\/main_6  macrocell55   2909   4159  52075665  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 182 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : MODIN4_1/q
Path End       : MODIN4_1/main_3
Capture Clock  : MODIN4_1/clock_0
Path slack     : 52075947p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3877
-------------------------------------   ---- 
End-of-path arrival time (ps)           3877
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                           macrocell58         0      0  RISE       1

Data path
pin name         model name   delay     AT     slack  edge  Fanout
---------------  -----------  -----  -----  --------  ----  ------
MODIN4_1/q       macrocell58   1250   1250  52070328  RISE       1
MODIN4_1/main_3  macrocell58   2627   3877  52075947  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
MODIN4_1/clock_0                                           macrocell58         0      0  RISE       1



++++ Path 183 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_bitclk_enable\/q
Path End       : \UART_PS3:BUART:rx_state_0\/main_2
Capture Clock  : \UART_PS3:BUART:rx_state_0\/clock_0
Path slack     : 52076051p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_bitclk_enable\/clock_0                  macrocell56         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_bitclk_enable\/q  macrocell56   1250   1250  52072129  RISE       1
\UART_PS3:BUART:rx_state_0\/main_2   macrocell52   2522   3772  52076051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 184 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_bitclk_enable\/q
Path End       : \UART_PS3:BUART:rx_state_3\/main_2
Capture Clock  : \UART_PS3:BUART:rx_state_3\/clock_0
Path slack     : 52076051p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3772
-------------------------------------   ---- 
End-of-path arrival time (ps)           3772
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_bitclk_enable\/clock_0                  macrocell56         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_bitclk_enable\/q  macrocell56   1250   1250  52072129  RISE       1
\UART_PS3:BUART:rx_state_3\/main_2   macrocell54   2522   3772  52076051  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 185 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_2\/q
Path End       : \UART_PS3:BUART:rx_load_fifo\/main_4
Capture Clock  : \UART_PS3:BUART:rx_load_fifo\/clock_0
Path slack     : 52076275p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                              model name   delay     AT     slack  edge  Fanout
------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_2\/q         macrocell55   1250   1250  52067209  RISE       1
\UART_PS3:BUART:rx_load_fifo\/main_4  macrocell53   2298   3548  52076275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_load_fifo\/clock_0                      macrocell53         0      0  RISE       1



++++ Path 186 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_2\/q
Path End       : \UART_PS3:BUART:rx_state_2\/main_4
Capture Clock  : \UART_PS3:BUART:rx_state_2\/clock_0
Path slack     : 52076275p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_2\/q       macrocell55   1250   1250  52067209  RISE       1
\UART_PS3:BUART:rx_state_2\/main_4  macrocell55   2298   3548  52076275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1



++++ Path 187 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_2\/q
Path End       : \UART_PS3:BUART:rx_status_3\/main_4
Capture Clock  : \UART_PS3:BUART:rx_status_3\/clock_0
Path slack     : 52076275p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3548
-------------------------------------   ---- 
End-of-path arrival time (ps)           3548
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_2\/clock_0                        macrocell55         0      0  RISE       1

Data path
pin name                             model name   delay     AT     slack  edge  Fanout
-----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_2\/q        macrocell55   1250   1250  52067209  RISE       1
\UART_PS3:BUART:rx_status_3\/main_4  macrocell60   2298   3548  52076275  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1



++++ Path 188 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_3\/q
Path End       : \UART_PS3:BUART:rx_state_0\/main_3
Capture Clock  : \UART_PS3:BUART:rx_state_0\/clock_0
Path slack     : 52076320p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3503
-------------------------------------   ---- 
End-of-path arrival time (ps)           3503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_3\/q       macrocell54   1250   1250  52068877  RISE       1
\UART_PS3:BUART:rx_state_0\/main_3  macrocell52   2253   3503  52076320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_0\/clock_0                        macrocell52         0      0  RISE       1



++++ Path 189 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_3\/q
Path End       : \UART_PS3:BUART:rx_state_3\/main_3
Capture Clock  : \UART_PS3:BUART:rx_state_3\/clock_0
Path slack     : 52076320p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3503
-------------------------------------   ---- 
End-of-path arrival time (ps)           3503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                            model name   delay     AT     slack  edge  Fanout
----------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_3\/q       macrocell54   1250   1250  52068877  RISE       1
\UART_PS3:BUART:rx_state_3\/main_3  macrocell54   2253   3503  52076320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1



++++ Path 190 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_state_3\/q
Path End       : \UART_PS3:BUART:rx_state_stop1_reg\/main_2
Capture Clock  : \UART_PS3:BUART:rx_state_stop1_reg\/clock_0
Path slack     : 52076320p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                          -3510
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52079823

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       3503
-------------------------------------   ---- 
End-of-path arrival time (ps)           3503
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_3\/clock_0                        macrocell54         0      0  RISE       1

Data path
pin name                                    model name   delay     AT     slack  edge  Fanout
------------------------------------------  -----------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_state_3\/q               macrocell54   1250   1250  52068877  RISE       1
\UART_PS3:BUART:rx_state_stop1_reg\/main_2  macrocell57   2253   3503  52076320  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_state_stop1_reg\/clock_0                macrocell57         0      0  RISE       1



++++ Path 191 ++++++++++++++++++++++++++++++++++++++++++++++++++++++++++ 

Path Begin     : \UART_PS3:BUART:rx_status_3\/q
Path End       : \UART_PS3:BUART:sRX:RxSts\/status_3
Capture Clock  : \UART_PS3:BUART:sRX:RxSts\/clock
Path slack     : 52078687p

Capture Clock Arrival Time                                                0
+ Clock path delay                                                        0
+ Cycle adjust (UART_PS3_IntClock:R#1 vs. UART_PS3_IntClock:R#2)   52083333
- Setup time                                                           -500
----------------------------------------------------------------   -------- 
End-of-path required time (ps)                                     52082833

Launch Clock Arrival Time                      0
+ Clock path delay                         0
+ Data path delay                       4146
-------------------------------------   ---- 
End-of-path arrival time (ps)           4146
 
Launch Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:rx_status_3\/clock_0                       macrocell60         0      0  RISE       1

Data path
pin name                             model name    delay     AT     slack  edge  Fanout
-----------------------------------  ------------  -----  -----  --------  ----  ------
\UART_PS3:BUART:rx_status_3\/q       macrocell60    1250   1250  52078687  RISE       1
\UART_PS3:BUART:sRX:RxSts\/status_3  statusicell4   2896   4146  52078687  RISE       1

Capture Clock Path
pin name                                                   model name      delay     AT  edge  Fanout
---------------------------------------------------------  --------------  -----  -----  ----  ------
ClockBlock/dclk_glb_4                                      clockblockcell      0      0  RISE       1
\UART_PS3:BUART:sRX:RxSts\/clock                           statusicell4        0      0  RISE       1


===================================================================== 
                    End of Detailed Report for all timing paths 
##################################################################### 

##################################################################### 
                    End of Timing Report 
##################################################################### 

