// Seed: 3691717371
module module_0 (
    input tri id_0,
    output supply1 id_1,
    output wand id_2
);
  assign id_2 = id_0;
  module_2 modCall_1 (
      id_0,
      id_0,
      id_0,
      id_0
  );
  assign modCall_1.id_2 = 0;
endmodule
module module_1 (
    input  tri0 id_0,
    input  wor  id_1,
    output tri1 id_2
);
  wire id_4;
  module_0 modCall_1 (
      id_1,
      id_2,
      id_2
  );
  assign modCall_1.id_1 = 0;
endmodule
module module_2 (
    input uwire id_0,
    input tri0  id_1,
    input tri1  id_2,
    input wire  id_3
);
endmodule
module module_3 (
    output wor id_0,
    input tri1 id_1,
    input tri id_2,
    output uwire id_3,
    input uwire id_4,
    input supply0 id_5,
    input tri0 id_6,
    input tri id_7
);
  reg id_9, id_10, id_11, id_12;
  assign id_3 = 1;
  logic id_13;
  module_2 modCall_1 (
      id_7,
      id_4,
      id_7,
      id_4
  );
  assign modCall_1.id_1 = 0;
  for (id_14 = 1; -1'h0; id_12 = -1) begin : LABEL_0
    assign id_14 = -1'b0;
  end
  assign id_11 = -1 - id_4;
endmodule
