Report time       : Tue Aug 25 14:55:01 EDT 2020.
Solution          : keypair.
Simulation tool   : xsim.

+----------+----------+-----------------------------------------------+-----------------------------------------------+
|          |          |                    Latency                    |                    Interval                   |
+   RTL    +  Status  +-----------------------------------------------+-----------------------------------------------+
|          |          |      min      |      avg      |      max      |      min      |      avg      |      max      |
+----------+----------+-----------------------------------------------+-----------------------------------------------+
|      VHDL|        NA|             NA|             NA|             NA|             NA|             NA|             NA|
|   Verilog|      Pass|       49821759|       49821760|       49821761|       49821762|       49821762|       49821762|
+----------+----------+-----------------------------------------------+-----------------------------------------------+
