
# Digital Signal Processor: </br> three filtering modes

This project is to design a digital signal processor with three filtering modes; edge, sharp and blur.</br>

## Environment
Platform : RPS-z7020-TK </br>
Processor : xc7z020clg484-1 </br>
Design Tool : Vivado Design Suite HLx Edition 19.1 </br> 

## Image filtering
 The digital signal processor has to meet the following requirements. First of all, it has three filtering modes to process an image; edge, sharp, and blur. Image filtering is implemented through 1-D convolution. Each filtering mode has their convolution coefficient as follow.</br>
```
ğ¸ğ‘‘ğ‘”ğ‘’ ğ¹ğ‘–ğ‘™ğ‘¡ğ‘’ğ‘Ÿâ€²ğ‘  1ğ· ğ‘ğ‘œğ‘’ğ‘“ğ‘“ğ‘–ğ‘ğ‘–ğ‘’ğ‘›ğ‘¡ = [ âˆ’1, âˆ’2, 6, âˆ’2, âˆ’1]  
ğ‘†hğ‘ğ‘Ÿğ‘ ğ¹ğ‘–ğ‘™ğ‘¡ğ‘’ğ‘Ÿâ€²ğ‘  1ğ· ğ‘ğ‘œğ‘’ğ‘“ğ‘“ğ‘–ğ‘ğ‘–ğ‘’ğ‘›ğ‘¡ = [âˆ’1, âˆ’2, 7, âˆ’2, âˆ’1] 
ğµğ‘™ğ‘¢ğ‘Ÿ ğ¹ğ‘–ğ‘™ğ‘¡ğ‘’ğ‘Ÿâ€²ğ‘  1ğ· = [0.1, 0.2, 0.4, 0.2, 0.1] 
```
 The size of the reference image we need to process is 480x272 with 16 bits per one pixel. And the edge of the image will be zero-padded for ease of calculation. It means the value of Reference Image[x] will be zero if x is less than zero or larger than 480*272-1 in the following equation.</br>
 ```
ğ¹ğ‘–ğ‘™ğ‘¡ğ‘’ğ‘Ÿğ‘’ğ‘‘ ğ¼ğ‘šğ‘ğ‘”ğ‘’[ğ‘–] = (ğ‘ğ‘œğ‘’ğ‘“ğ‘“[0] âˆ— ğ‘…ğ‘’ğ‘“ğ‘’ğ‘Ÿğ‘’ğ‘›ğ‘ğ‘’ ğ¼ğ‘šğ‘ğ‘”ğ‘’[ğ‘– âˆ’ 2])  + 
                 (ğ‘ğ‘œğ‘’ğ‘“ğ‘“[1] âˆ— ğ‘…ğ‘’ğ‘“ğ‘’ğ‘Ÿğ‘’ğ‘ğ‘›ğ‘ğ‘’ ğ¼ğ‘šğ‘ğ‘”ğ‘’[ğ‘– âˆ’ 1]) +
                 (ğ‘ğ‘œğ‘’ğ‘“ğ‘“[2] âˆ— ğ‘…ğ‘’ğ‘“ğ‘’ğ‘Ÿğ‘’ğ‘›ğ‘ğ‘’ ğ¼ğ‘šğ‘ğ‘”ğ‘’[ğ‘–])      +
                 (ğ‘ğ‘œğ‘’ğ‘“ğ‘“[3] âˆ— ğ‘…ğ‘’ğ‘“ğ‘’ğ‘Ÿğ‘’ğ‘ğ‘’ ğ¼ğ‘šğ‘ğ‘”ğ‘’[ğ‘– + 1])   +
                 (ğ‘ğ‘œğ‘’ğ‘“ğ‘“[4] âˆ— ğ‘…ğ‘’ğ‘“ğ‘’ğ‘Ÿğ‘’ğ‘ğ‘’ ğ¼ğ‘šğ‘ğ‘”ğ‘’[ğ‘– + 2])
```
 Each RGB value has to calculate separately, and it is handled as zero when it occurs overflow.</br>

## Hardware
<p align="center">
<img src = "https://github.com/mayshin10/DSP-FPGA/blob/main/img_src/hardware%20architecture.png" width = "500px" ></br></br>
Hardware architecture</br>
<img src = "https://github.com/mayshin10/DSP-FPGA/blob/main/img_src/system%20wrapper.png" width = "800px" ></br>
System wrapper block diagram</br></br>

</p></br>

---

## Firmware
<p align="center">
<img src = "https://github.com/mayshin10/DSP-FPGA/blob/main/img_src/firmware%20control.png" width = "500px" ></br>
Firmware control logic</br></br>
</p></br>

---

## Results
ì†ëŸ®í–• ë®©ì¨©ì‰ í–•ë€ªì¹ë¨… ì–‰ì•¼ë¾½ ì“” ìˆê¼ ë¼ì–¶í–¬ëœ²ë¦¾ë‹ˆë•¨.</br>
ì—¬ê°€ëŸ¬ì§€ ì˜µì…˜ì´ ìˆìš”ì–´! </br></br>
<p align="center">
<img src = "https://user-images.githubusercontent.com/45932570/116428680-1b2ac480-a880-11eb-86e3-5af8c7914589.jpg"></br>
<i>ìœ´íŠœìª ë–˜ë‘ ì™ ë€ªì¹ëœ³ì´ ë¬«ì–‰ì•¼ë¾°ê»¥ í–ë¼</i>
</p></br>
