0.6
2018.3
Dec  6 2018
23:39:36
/media/mitchellkok/OS/Users/mitch/Desktop/Y2S2/CE2003 Digital Systems Design/Lab 5/Lab5/lab5/lab5.sim/sim_1/synth/timing/xsim/uP16_top_tb_time_synth.v,1617688993,verilog,,/media/mitchellkok/OS/Users/mitch/Desktop/Y2S2/CE2003 Digital Systems Design/Lab 5/Lab5/uP16_top_tb.v,,ALU;BRAM_SINGLE_MACRO__parameterized0;BRAM_SINGLE_MACRO_viv_;Control;D_mem;EX_Mem_PR;EX_stage;ID_EX_PR;ID_stage;IF_ID_PR;IF_stage;I_mem;Mem_WB_PR;Mem_stage;Reg_File;glbl;uP16_top,,,,,,,,
/media/mitchellkok/OS/Users/mitch/Desktop/Y2S2/CE2003 Digital Systems Design/Lab 5/Lab5/uP16_top_tb.v,1611303800,verilog,,,,uP16_top_tb,,,,,,,,
