# Reading pref.tcl
# do uart_protocol_uvm_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/BHAVIK/Desktop/Bhavik_clg/Projects/vlsi_projects/uart_uvm/rtl {C:/Users/BHAVIK/Desktop/Bhavik_clg/Projects/vlsi_projects/uart_uvm/rtl/uart_tx.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:37:31 on Jan 07,2026
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/BHAVIK/Desktop/Bhavik_clg/Projects/vlsi_projects/uart_uvm/rtl" C:/Users/BHAVIK/Desktop/Bhavik_clg/Projects/vlsi_projects/uart_uvm/rtl/uart_tx.sv 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 23:37:32 on Jan 07,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/BHAVIK/Desktop/Bhavik_clg/Projects/vlsi_projects/uart_uvm/rtl {C:/Users/BHAVIK/Desktop/Bhavik_clg/Projects/vlsi_projects/uart_uvm/rtl/uart_top.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:37:32 on Jan 07,2026
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/BHAVIK/Desktop/Bhavik_clg/Projects/vlsi_projects/uart_uvm/rtl" C:/Users/BHAVIK/Desktop/Bhavik_clg/Projects/vlsi_projects/uart_uvm/rtl/uart_top.sv 
# -- Compiling module uart_top
# 
# Top level modules:
# 	uart_top
# End time: 23:37:32 on Jan 07,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/BHAVIK/Desktop/Bhavik_clg/Projects/vlsi_projects/uart_uvm/rtl {C:/Users/BHAVIK/Desktop/Bhavik_clg/Projects/vlsi_projects/uart_uvm/rtl/uart_rx.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:37:32 on Jan 07,2026
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/BHAVIK/Desktop/Bhavik_clg/Projects/vlsi_projects/uart_uvm/rtl" C:/Users/BHAVIK/Desktop/Bhavik_clg/Projects/vlsi_projects/uart_uvm/rtl/uart_rx.sv 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 23:37:32 on Jan 07,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# do "C:/Users/BHAVIK/Desktop/Bhavik_clg/Projects/vlsi_projects/uart_uvm/run_uart_uvm.do"
# Complete UART UVM Simulation Script
# Usage: do run_complete.do
# 
# set UVM_PATH "C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main"
# C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main
# set TB_PATH "C:/Users/BHAVIK/Desktop/Bhavik_clg/Projects/vlsi_projects/uart_uvm/tb"
# C:/Users/BHAVIK/Desktop/Bhavik_clg/Projects/vlsi_projects/uart_uvm/tb
# set RTL_PATH "C:/Users/BHAVIK/Desktop/Bhavik_clg/Projects/vlsi_projects/uart_uvm/rtl"
# C:/Users/BHAVIK/Desktop/Bhavik_clg/Projects/vlsi_projects/uart_uvm/rtl
# 
# Clean
# quit -sim
# vdel -lib work -all
# if {[file exists uvm_lib]} {
#     vdel -lib uvm_lib -all
# }
# 
# Create libraries
# vlib work
# ** Warning: (vlib-34) Library already exists at "work".
# vlib uvm_lib
# vmap work work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work work 
# Modifying modelsim.ini
# vmap uvm_lib uvm_lib
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap uvm_lib uvm_lib 
# Modifying modelsim.ini
# 
# Compile UVM
# echo "Compiling UVM..."
# Compiling UVM...
# vlog -work uvm_lib -sv +incdir+${UVM_PATH}/src ${UVM_PATH}/src/uvm_pkg.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:37:33 on Jan 07,2026
# vlog -reportprogress 300 -work uvm_lib -sv "+incdir+C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src" C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src/uvm_pkg.sv 
# -- Compiling package uvm_pkg
# ** Warning: C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src/seq/uvm_sequencer_base.svh(1474): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src/reg/uvm_mem_mam.svh(717): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# ** Warning: C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src/seq/uvm_sequence_library.svh(830): (vlog-2186) SystemVerilog testbench feature
# (randomization, coverage or assertion) detected in the design.
# These features are only supported in Questasim.
# 
# Top level modules:
# 	--none--
# End time: 23:37:35 on Jan 07,2026, Elapsed time: 0:00:02
# Errors: 0, Warnings: 3
# 
# Compile RTL
# echo "Compiling RTL..."
# Compiling RTL...
# vlog -sv ${RTL_PATH}/uart_tx.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:37:35 on Jan 07,2026
# vlog -reportprogress 300 -sv C:/Users/BHAVIK/Desktop/Bhavik_clg/Projects/vlsi_projects/uart_uvm/rtl/uart_tx.sv 
# -- Compiling module uart_tx
# 
# Top level modules:
# 	uart_tx
# End time: 23:37:35 on Jan 07,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv ${RTL_PATH}/uart_rx.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:37:35 on Jan 07,2026
# vlog -reportprogress 300 -sv C:/Users/BHAVIK/Desktop/Bhavik_clg/Projects/vlsi_projects/uart_uvm/rtl/uart_rx.sv 
# -- Compiling module uart_rx
# 
# Top level modules:
# 	uart_rx
# End time: 23:37:35 on Jan 07,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv ${RTL_PATH}/uart_top.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:37:35 on Jan 07,2026
# vlog -reportprogress 300 -sv C:/Users/BHAVIK/Desktop/Bhavik_clg/Projects/vlsi_projects/uart_uvm/rtl/uart_top.sv 
# -- Compiling module uart_top
# 
# Top level modules:
# 	uart_top
# End time: 23:37:35 on Jan 07,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile Interface
# echo "Compiling Interface..."
# Compiling Interface...
# vlog -sv +incdir+${UVM_PATH}/src +incdir+${TB_PATH} -L uvm_lib ${TB_PATH}/uart_interface.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:37:35 on Jan 07,2026
# vlog -reportprogress 300 -sv "+incdir+C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src" "+incdir+C:/Users/BHAVIK/Desktop/Bhavik_clg/Projects/vlsi_projects/uart_uvm/tb" -L uvm_lib C:/Users/BHAVIK/Desktop/Bhavik_clg/Projects/vlsi_projects/uart_uvm/tb/uart_interface.sv 
# -- Compiling interface uart_interface
# 
# Top level modules:
# 	--none--
# End time: 23:37:36 on Jan 07,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# Compile Package
# echo "Compiling Testbench Package..."
# Compiling Testbench Package...
# vlog -sv +incdir+${UVM_PATH}/src +incdir+${TB_PATH} -L uvm_lib ${TB_PATH}/uart_pkg.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:37:36 on Jan 07,2026
# vlog -reportprogress 300 -sv "+incdir+C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src" "+incdir+C:/Users/BHAVIK/Desktop/Bhavik_clg/Projects/vlsi_projects/uart_uvm/tb" -L uvm_lib C:/Users/BHAVIK/Desktop/Bhavik_clg/Projects/vlsi_projects/uart_uvm/tb/uart_pkg.sv 
# -- Compiling package uart_pkg
# -- Importing package uvm_lib.uvm_pkg
# 
# Top level modules:
# 	--none--
# End time: 23:37:36 on Jan 07,2026, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# Compile Top
# echo "Compiling Testbench Top..."
# Compiling Testbench Top...
# vlog -sv +incdir+${UVM_PATH}/src +incdir+${TB_PATH} -L uvm_lib ${TB_PATH}/uart_tb_top.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 23:37:36 on Jan 07,2026
# vlog -reportprogress 300 -sv "+incdir+C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src" "+incdir+C:/Users/BHAVIK/Desktop/Bhavik_clg/Projects/vlsi_projects/uart_uvm/tb" -L uvm_lib C:/Users/BHAVIK/Desktop/Bhavik_clg/Projects/vlsi_projects/uart_uvm/tb/uart_tb_top.sv 
# -- Compiling module uart_tb_top
# -- Importing package uvm_lib.uvm_pkg
# 
# Top level modules:
# 	uart_tb_top
# End time: 23:37:37 on Jan 07,2026, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# 
# Start simulation
# echo "Starting simulation..."
# Starting simulation...
# vsim -L uvm_lib -voptargs=+acc work.uart_tb_top +UVM_TESTNAME=uart_random_test +UVM_VERBOSITY=UVM_MEDIUM
# vsim -L uvm_lib -voptargs="+acc" work.uart_tb_top "+UVM_TESTNAME=uart_random_test" "+UVM_VERBOSITY=UVM_MEDIUM" 
# Start time: 23:37:37 on Jan 07,2026
# Loading C:/Users/BHAVIK/AppData/Local/Temp\BHAVIK@LAPTOP-NJT46R4T_dpi_11128\win32pe_gcc-4.2.1\export_tramp.dll
# ** Note: (vsim-8785) UVM-aware debugging capabilities will be disabled since no compiled "questa_uvm_pkg" can be found.
# This also means that later if you turn on UVM-aware debugging your debug simulations may have
# different random seeds from your non-debug simulations.
# Loading sv_std.std
# Loading uvm_lib.uvm_pkg
# Loading work.uart_tb_top
# Loading work.uart_interface
# Loading work.uart_top
# Loading work.uart_tx
# Loading work.uart_rx
# Compiling C:/Users/BHAVIK/AppData/Local/Temp\BHAVIK@LAPTOP-NJT46R4T_dpi_11128\win32pe_gcc-4.2.1\exportwrapper.c
# Loading C:/Users/BHAVIK/AppData/Local/Temp\BHAVIK@LAPTOP-NJT46R4T_dpi_11128\win32pe_gcc-4.2.1\vsim_auto_compile.dll
# ** Warning: (vsim-3770) Failed to find user specified function 'uvm_hdl_check_path' in DPI C/C++ source files.
#    Time: 0 ps  Iteration: 0  Region: /uvm_pkg File: C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src/uvm_pkg.sv
# ** Warning: (vsim-3770) Failed to find user specified function 'uvm_hdl_deposit' in DPI C/C++ source files.
#    Time: 0 ps  Iteration: 0  Region: /uvm_pkg File: C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src/uvm_pkg.sv
# ** Warning: (vsim-3770) Failed to find user specified function 'uvm_hdl_force' in DPI C/C++ source files.
#    Time: 0 ps  Iteration: 0  Region: /uvm_pkg File: C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src/uvm_pkg.sv
# ** Warning: (vsim-3770) Failed to find user specified function 'uvm_hdl_release_and_read' in DPI C/C++ source files.
#    Time: 0 ps  Iteration: 0  Region: /uvm_pkg File: C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src/uvm_pkg.sv
# ** Warning: (vsim-3770) Failed to find user specified function 'uvm_hdl_release' in DPI C/C++ source files.
#    Time: 0 ps  Iteration: 0  Region: /uvm_pkg File: C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src/uvm_pkg.sv
# ** Warning: (vsim-3770) Failed to find user specified function 'uvm_hdl_read' in DPI C/C++ source files.
#    Time: 0 ps  Iteration: 0  Region: /uvm_pkg File: C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src/uvm_pkg.sv
# ** Warning: (vsim-3770) Failed to find user specified function 'uvm_dpi_get_next_arg_c' in DPI C/C++ source files.
#    Time: 0 ps  Iteration: 0  Region: /uvm_pkg File: C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src/uvm_pkg.sv
# ** Warning: (vsim-3770) Failed to find user specified function 'uvm_dpi_get_tool_name_c' in DPI C/C++ source files.
#    Time: 0 ps  Iteration: 0  Region: /uvm_pkg File: C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src/uvm_pkg.sv
# ** Warning: (vsim-3770) Failed to find user specified function 'uvm_dpi_get_tool_version_c' in DPI C/C++ source files.
#    Time: 0 ps  Iteration: 0  Region: /uvm_pkg File: C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src/uvm_pkg.sv
# ** Warning: (vsim-3770) Failed to find user specified function 'uvm_re_deglobbed' in DPI C/C++ source files.
#    Time: 0 ps  Iteration: 0  Region: /uvm_pkg File: C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src/uvm_pkg.sv
# ** Warning: (vsim-3770) Failed to find user specified function 'uvm_re_buffer' in DPI C/C++ source files.
#    Time: 0 ps  Iteration: 0  Region: /uvm_pkg File: C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src/uvm_pkg.sv
# ** Warning: (vsim-3770) Failed to find user specified function 'uvm_re_free' in DPI C/C++ source files.
#    Time: 0 ps  Iteration: 0  Region: /uvm_pkg File: C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src/uvm_pkg.sv
# ** Warning: (vsim-3770) Failed to find user specified function 'uvm_re_comp' in DPI C/C++ source files.
#    Time: 0 ps  Iteration: 0  Region: /uvm_pkg File: C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src/uvm_pkg.sv
# ** Warning: (vsim-3770) Failed to find user specified function 'uvm_re_exec' in DPI C/C++ source files.
#    Time: 0 ps  Iteration: 0  Region: /uvm_pkg File: C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src/uvm_pkg.sv
# ** Warning: (vsim-3770) Failed to find user specified function 'uvm_re_compexec' in DPI C/C++ source files.
#    Time: 0 ps  Iteration: 0  Region: /uvm_pkg File: C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src/uvm_pkg.sv
# ** Warning: (vsim-3770) Failed to find user specified function 'uvm_re_compexecfree' in DPI C/C++ source files.
#    Time: 0 ps  Iteration: 0  Region: /uvm_pkg File: C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src/uvm_pkg.sv
# ** Warning: Design size of 65376 statements exceeds ModelSim-Intel FPGA Starter Edition recommended capacity.
# Expect performance to be adversely affected.
# 
# Add waves
# add wave -position insertpoint sim:/uart_tb_top/clk
# add wave -position insertpoint sim:/uart_tb_top/vif/*
# add wave -position insertpoint sim:/uart_tb_top/dut/*
# 
# Configure wave
# configure wave -namecolwidth 250
# configure wave -valuecolwidth 100
# 
# Run
# echo "Running simulation..."
# Running simulation...
# run -all
# ** Fatal: (vsim-160) C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src/dpi/uvm_svcmd_dpi.svh(39): Null foreign function pointer encountered when calling 'uvm_dpi_get_next_arg_c'
#    Time: 0 ps  Iteration: 0  Process: /uart_tb_top/#INITIAL#42 File: C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src/dpi/uvm_svcmd_dpi.svh
# Fatal error in Module uvm_pkg at C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src/dpi/uvm_svcmd_dpi.svh line 39
# 
# HDL call sequence:
# Stopped at C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src/dpi/uvm_svcmd_dpi.svh 39 Module uvm_pkg
# called from  C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src/dpi/uvm_svcmd_dpi.svh 44 Function uvm_dpi_get_next_arg
# called from  C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src/base/uvm_cmdline_processor.svh 340 Function uvm_pkg/uvm_cmdline_processor::new
# called from  C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src/base/uvm_cmdline_processor.svh 152 Function uvm_pkg/uvm_cmdline_processor::get_inst
# called from  C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src/base/uvm_root.svh 405 Function uvm_pkg/uvm_root::new
# called from  C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src/base/uvm_root.svh 418 Function uvm_pkg/uvm_root::m_uvm_get_root
# called from  C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src/base/uvm_coreservice.svh 273 Function uvm_pkg/uvm_default_coreservice_t::get_root
# called from  C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src/base/uvm_root.svh 382 Function uvm_pkg/uvm_root::get
# called from  C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src/base/uvm_globals.svh 458 Function uvm_init
# called from  C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src/base/uvm_coreservice.svh 171 Function uvm_pkg/uvm_coreservice_t::get
# called from  C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src/base/uvm_config_db_implementation.svh 71 Function uvm_pkg/uvm_config_db_implementation_t::set_imp
# called from  C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src/base/uvm_config_db_implementation.svh 95 Function uvm_pkg/uvm_config_db_implementation_t::get_imp
# called from  C:/Users/BHAVIK/Downloads/uvm-core-main/uvm-core-main/src/base/uvm_config_db.svh 129 Function uvm_pkg/uvm_config_db::set
# called from  C:/Users/BHAVIK/Desktop/Bhavik_clg/Projects/vlsi_projects/uart_uvm/tb/uart_tb_top.sv 44 Module uart_tb_top
# 
# 
# Zoom
# wave zoom full
# 0 ps
# 884 ps
# 
# echo ""
# 
# echo "=========================================="
# ==========================================
# echo "  Simulation Complete!"
#   Simulation Complete!
# echo "=========================================="
# ==========================================
# End time: 00:43:43 on Jan 08,2026, Elapsed time: 1:06:06
# Errors: 1, Warnings: 17
