Release 14.5 Map P.58f (lin64)
Xilinx Map Application Log File for Design 'system'

Design Information
------------------
Command Line   : map -o system_map.ncd -w -pr b -ol high -timing -detail
system.ngd system.pcf 
Target Device  : xc7z020
Target Package : clg484
Target Speed   : -1
Mapper Version : zynq -- $Revision: 1.55 $
Mapped Date    : Fri May 17 17:33:05 2013

WARNING:LIT:701 - PAD symbol "ps7_0_PS_SRSTB_pin" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "ps7_0_PS_SRSTB_pin" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "ps7_0_PS_CLK_pin" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "ps7_0_PS_CLK_pin" is not constrained (LOC) to a
   specific location.
WARNING:LIT:701 - PAD symbol "ps7_0_PS_PORB_pin" has an undefined IOSTANDARD.
WARNING:LIT:702 - PAD symbol "ps7_0_PS_PORB_pin" is not constrained (LOC) to a
   specific location.
Mapping design into LUTs...
WARNING:MapLib:701 - Signal fmc_imageon_hdmi_in_0_io_hdmii_spdif_pin connected
   to top level port fmc_imageon_hdmi_in_0_io_hdmii_spdif_pin has been removed.
Writing file system_map.ngm...
Running directed packing...
Running delay-based LUT packing...
Updating timing models...
INFO:Map:215 - The Interim Design Summary has been generated in the MAP Report
   (.mrp).
Running timing-driven placement...
Total REAL time at the beginning of Placer: 2 mins 57 secs 
Total CPU  time at the beginning of Placer: 2 mins 50 secs 

Phase 1.1  Initial Placement Analysis
Phase 1.1  Initial Placement Analysis (Checksum:c8addb7a) REAL time: 3 mins 10 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:c8addb7a) REAL time: 3 mins 15 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:c8addb7a) REAL time: 3 mins 15 secs 

Phase 4.2  Initial Placement for Architecture Specific Features

Phase 4.2  Initial Placement for Architecture Specific Features
(Checksum:efec6ebf) REAL time: 3 mins 51 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:efec6ebf) REAL time: 3 mins 51 secs 

Phase 6.3  Local Placement Optimization
Phase 6.3  Local Placement Optimization (Checksum:efec6ebf) REAL time: 3 mins 52 secs 

Phase 7.5  Local Placement Optimization
Phase 7.5  Local Placement Optimization (Checksum:efec6ebf) REAL time: 3 mins 53 secs 

Phase 8.8  Global Placement
......................................
...........................................................................................................................
...........................................................................................................................................
..............................................................................................................................................................
Phase 8.8  Global Placement (Checksum:189cecd6) REAL time: 13 mins 8 secs 

Phase 9.5  Local Placement Optimization
Phase 9.5  Local Placement Optimization (Checksum:189cecd6) REAL time: 13 mins 12 secs 

Phase 10.18  Placement Optimization
Phase 10.18  Placement Optimization (Checksum:717a5bd1) REAL time: 14 mins 41 secs 

Phase 11.5  Local Placement Optimization
Phase 11.5  Local Placement Optimization (Checksum:717a5bd1) REAL time: 14 mins 42 secs 

Phase 12.34  Placement Validation
Phase 12.34  Placement Validation (Checksum:717a5bd1) REAL time: 14 mins 44 secs 

Total REAL time to Placer completion: 14 mins 48 secs 
Total CPU  time to Placer completion: 14 mins 39 secs 
Running post-placement packing...
Writing output files...
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <TPG_VDMA/TPG_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_EN
   ABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AND_LATE
   R.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fif
   o.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_
   inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/i
   nst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <PERF_MON_HP0_HP2/PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.asy
   nc_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.m
   em/gdm.dm/Mram_RAM10_RAMB_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <PERF_MON_HP0_HP2/PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.asy
   nc_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.m
   em/gdm.dm/Mram_RAM10_RAMC_D1_DPO> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <PERF_MON_HP0_HP2/PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.asy
   nc_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.m
   em/gdm.dm/Mram_RAM10_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_1/axi4_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <PERF_MON_HP0_HP2/PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.asy
   nc_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.m
   em/gdm.dm/Mram_RAM12_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <PERF_MON_HP0_HP2/PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.asy
   nc_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.m
   em/gdm.dm/Mram_RAM1_RAMC_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <PERF_MON_HP0_HP2/PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.asy
   nc_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.m
   em/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_1/axi4_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_1/axi4_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_1/axi4_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_1/axi4_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <PERF_MON_HP0_HP2/PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.asy
   nc_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.m
   em/gdm.dm/Mram_RAM11_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <PERF_MON_HP0_HP2/PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.asy
   nc_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.m
   em/gdm.dm/Mram_RAM2_RAMB_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <PERF_MON_HP0_HP2/PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.asy
   nc_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.m
   em/gdm.dm/Mram_RAM2_RAMC_D1_DPO> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <PERF_MON_HP0_HP2/PERF_MON_HP0_HP2/GEN_SLOT1.mon_fifo_inst_1/USE_MON_FIFO.asy
   nc_fifo_inst/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.m
   em/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_1/axi4_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_
   inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/i
   nst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo
   .mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The signal does not drive any
   load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <PERF_MON_HP0_HP2/PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_in
   st/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/
   Mram_RAM12_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <PERF_MON_HP0_HP2/PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_in
   st/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/
   Mram_RAM10_RAMB_D1_DPO> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <PERF_MON_HP0_HP2/PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_in
   st/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/
   Mram_RAM10_RAMC_D1_DPO> is incomplete. The signal does not drive any load
   pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <PERF_MON_HP0_HP2/PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_in
   st/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/
   Mram_RAM10_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_1/axi4_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_
   inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_qu
   eue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <PERF_MON_HP0_HP2/PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_in
   st/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/
   Mram_RAM11_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_1/axi4_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_1/axi4_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <PERF_MON_HP0_HP2/PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_in
   st/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/
   Mram_RAM1_RAMC_D1_DPO> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <PERF_MON_HP0_HP2/PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_in
   st/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/
   Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <PERF_MON_HP0_HP2/PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_in
   st/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/
   Mram_RAM2_RAMB_D1_DPO> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <PERF_MON_HP0_HP2/PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_in
   st/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/
   Mram_RAM2_RAMC_D1_DPO> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <PERF_MON_HP0_HP2/PERF_MON_HP0_HP2/mon_fifo_inst_0/USE_MON_FIFO.async_fifo_in
   st/U0/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/
   Mram_RAM2_RAMD_D1_O> is incomplete. The signal does not drive any load pins
   in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_1/axi4_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_1/axi4_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_1/axi4_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_1/axi4_1/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_
   inst/gen_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_qu
   eue/inst/fifo_gen_inst/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync
   _fifo.mem/gdm.dm/Mram_RAM_RAMD_D1_O> is incomplete. The signal does not drive
   any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_1/axi4_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_1/axi4_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_1/axi4_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_1/axi4_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_1/axi4_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_1/axi4_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMA_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMB_D1_DPO> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_1/axi4_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_1/axi4_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_1/axi4_1/si_data_fifo_bank/gen_fifo_slot[0].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM10_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM9_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_1/axi4_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_1/axi4_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM8_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <FILTER_VDMA/FILTER_VDMA/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/
   GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/S6.I_SYNC_FIFOGEN_FIFO/V6_S6_AN
   D_LATER.I_SYNC_FIFO_BRAM/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sy
   nc_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1_O> is incomplete. The signal does not
   drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_1/axi4_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_1/axi4_1/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gwrite_ch.gwach2.axi_wach/grf
   .rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM7_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM6_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_data_fifo_bank/gen_fifo_slot[1].data_fifo_inst/gen_fifo.fif
   o_gen_inst/U0/xst_fifo_generator/gaxi_full_lite.gread_ch.grach2.axi_rach/grf.
   rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1_O> is incomplete. The
   signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_ins
   t/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM2_RAMD_D1
   _O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_ins
   t/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM1_RAMD_D1
   _O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_ins
   t/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM3_RAMD_D1
   _O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_ins
   t/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM4_RAMD_D1
   _O> is incomplete. The signal does not drive any load pins in the design.
WARNING:PhysDesignRules:367 - The signal
   <axi4_0/axi4_0/si_converter_bank/gen_conv_slot[1].gen_downsizer.downsizer_ins
   t/USE_READ.read_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/U0/xst_fifo
   _generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/Mram_RAM5_RAMD_D1
   _O> is incomplete. The signal does not drive any load pins in the design.

Design Summary
--------------

Design Summary:
Number of errors:      0
Number of warnings:   86
Slice Logic Utilization:
  Number of Slice Registers:                24,877 out of 106,400   23%
    Number used as Flip Flops:              24,875
    Number used as Latches:                      0
    Number used as Latch-thrus:                  0
    Number used as AND/OR logics:                2
  Number of Slice LUTs:                     20,827 out of  53,200   39%
    Number used as logic:                   18,456 out of  53,200   34%
      Number using O6 output only:          13,242
      Number using O5 output only:             454
      Number using O5 and O6:                4,760
      Number used as ROM:                        0
    Number used as Memory:                   1,340 out of  17,400    7%
      Number used as Dual Port RAM:            428
        Number using O6 output only:            48
        Number using O5 output only:            27
        Number using O5 and O6:                353
      Number used as Single Port RAM:            1
        Number using O6 output only:             1
        Number using O5 output only:             0
        Number using O5 and O6:                  0
      Number used as Shift Register:           911
        Number using O6 output only:           875
        Number using O5 output only:             0
        Number using O5 and O6:                 36
    Number used exclusively as route-thrus:  1,031
      Number with same-slice register load:    913
      Number with same-slice carry load:       114
      Number with other load:                    4

Slice Logic Distribution:
  Number of occupied Slices:                 9,287 out of  13,300   69%
  Number of LUT Flip Flop pairs used:       28,401
    Number with an unused Flip Flop:         6,445 out of  28,401   22%
    Number with an unused LUT:               7,574 out of  28,401   26%
    Number of fully used LUT-FF pairs:      14,382 out of  28,401   50%
    Number of unique control sets:           1,051
    Number of slice register sites lost
      to control set restrictions:           3,956 out of 106,400    3%

  A LUT Flip Flop pair for this architecture represents one LUT paired with
  one Flip Flop within a slice.  A control set is a unique combination of
  clock, reset, set, and enable signals for a registered element.
  The Slice Logic Distribution report is not meaningful if the design is
  over-mapped for a non-slice resource or if Placement fails.
  OVERMAPPING of BRAM resources should be ignored if the design is
  over-mapped for a non-BRAM resource or if placement fails.

IO Utilization:
  Number of bonded IOBs:                        42 out of     200   21%
    Number of LOCed IOBs:                       42 out of      42  100%
  Number of bonded IOPAD:                      130 out of     130  100%
    IOB Flip Flops:                             36

Specific Feature Utilization:
  Number of RAMB36E1/FIFO36E1s:                 21 out of     140   15%
    Number using RAMB36E1 only:                 21
    Number using FIFO36E1 only:                  0
  Number of RAMB18E1/FIFO18E1s:                 21 out of     280    7%
    Number using RAMB18E1 only:                 21
    Number using FIFO18E1 only:                  0
  Number of BUFG/BUFGCTRLs:                      6 out of      32   18%
    Number used as BUFGs:                        5
    Number used as BUFGCTRLs:                    1
  Number of IDELAYE2/IDELAYE2_FINEDELAYs:        0 out of     200    0%
  Number of ILOGICE2/ILOGICE3/ISERDESE2s:       16 out of     200    8%
    Number used as ILOGICE2s:                   16
  Number used as  ILOGICE3s:                     0
    Number used as ISERDESE2s:                   0
  Number of ODELAYE2/ODELAYE2_FINEDELAYs:        0
  Number of OLOGICE2/OLOGICE3/OSERDESE2s:       22 out of     200   11%
    Number used as OLOGICE2s:                   22
    Number used as OLOGICE3s:                    0
    Number used as OSERDESE2s:                   0
  Number of PHASER_IN/PHASER_IN_PHYs:            0 out of      16    0%
  Number of PHASER_OUT/PHASER_OUT_PHYs:          0 out of      16    0%
  Number of BSCANs:                              0 out of       4    0%
  Number of BUFHCEs:                             0 out of      72    0%
  Number of BUFRs:                               0 out of      16    0%
  Number of CAPTUREs:                            0 out of       1    0%
  Number of DNA_PORTs:                           0 out of       1    0%
  Number of DSP48E1s:                           16 out of     220    7%
  Number of EFUSE_USRs:                          0 out of       1    0%
  Number of FRAME_ECCs:                          0 out of       1    0%
  Number of ICAPs:                               0 out of       2    0%
  Number of IDELAYCTRLs:                         0 out of       4    0%
  Number of IN_FIFOs:                            0 out of      16    0%
  Number of MMCME2_ADVs:                         1 out of       4   25%
  Number of OUT_FIFOs:                           0 out of      16    0%
  Number of PHASER_REFs:                         0 out of       4    0%
  Number of PHY_CONTROLs:                        0 out of       4    0%
  Number of PLLE2_ADVs:                          0 out of       4    0%
  Number of PS7s:                                1 out of       1  100%
  Number of STARTUPs:                            0 out of       1    0%
  Number of XADCs:                               0 out of       1    0%

Average Fanout of Non-Clock Nets:                3.74

Peak Memory Usage:  1977 MB
Total REAL time to MAP completion:  15 mins 28 secs 
Total CPU time to MAP completion:   15 mins 17 secs 

Mapping completed.
See MAP report file "system_map.mrp" for details.
