	component lvds_rx is
		port (
			ext_coreclock : in  std_logic                     := 'X';             -- export
			ext_fclk      : in  std_logic                     := 'X';             -- export
			ext_loaden    : in  std_logic                     := 'X';             -- export
			rx_in         : in  std_logic_vector(3 downto 0)  := (others => 'X'); -- export
			rx_out        : out std_logic_vector(31 downto 0)                     -- export
		);
	end component lvds_rx;

