#ifndef __SDCC_HWIO_8974_H__
#define __SDCC_HWIO_8974_H__
/*
===========================================================================
*/
/**
  @file sdcc_hwio_8974.h
  @brief Auto-generated HWIO interface include file.

  This file contains HWIO register definitions for the following modules:
    PERIPH_SS_SDC1_SDCC4_TOP
    PERIPH_SS_SDC2_SDCC4_TOP
    PERIPH_SS_SDC3_SDCC4_TOP
    PERIPH_SS_SDC4_SDCC4_TOP
    TLMM_CSR
    GCC_CLK_CTL_REG

  'Include' filters applied: 
  'Exclude' filters applied: RESERVED DUMMY 
*/
/*
  ===========================================================================

  Copyright (c) 2012 Qualcomm Technologies Incorporated.
  All Rights Reserved.
  QUALCOMM Proprietary and Confidential.

  ===========================================================================

  $Header: //components/rel/boot.bf/3.1.2.c3/boot_images/core/storage/sdcc/src/hal/sdcc_hwio_8974.h#1 $
  $DateTime: 2015/09/01 00:30:35 $
  $Author: pwbldsvc $

  ===========================================================================
*/

#include "msmhwiobase.h"

/*----------------------------------------------------------------------------
 * MODULE: PERIPH_SS_SDC1_SDCC4_TOP
 *--------------------------------------------------------------------------*/

#define PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE                                                                (PERIPH_SS_BASE      + 0x00000000)
#define PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS                                                           (PERIPH_SS_BASE_PHYS + 0x00000000)
#define PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS                                                           0x00000000

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_POWER_ADDR                                                          (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024000)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_POWER_PHYS                                                          (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024000)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_POWER_OFFS                                                          (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024000)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_POWER_RMSK                                                               0x1c1
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_POWER_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_POWER_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_MCI_POWER_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_POWER_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_POWER_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_POWER_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_MCI_POWER_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_POWER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_MCI_POWER_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_MCI_POWER_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_POWER_SW_RST_CONFIG_BMSK                                                 0x100
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_POWER_SW_RST_CONFIG_SHFT                                                   0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_POWER_SW_RST_BMSK                                                         0x80
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_POWER_SW_RST_SHFT                                                          0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_POWER_OPEN_DRAIN_BMSK                                                     0x40
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_POWER_OPEN_DRAIN_SHFT                                                      0x6
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_POWER_CONTROL_BMSK                                                         0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_POWER_CONTROL_SHFT                                                         0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_ADDR                                                            (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024004)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_PHYS                                                            (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024004)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_OFFS                                                            (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024004)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_RMSK                                                             0xfffff00
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_INT_MCLK_ON_BMSK                                                 0x8000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_INT_MCLK_ON_SHFT                                                      0x1b
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_SDCC_CLK_EXT_EN_BMSK                                             0x4000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_SDCC_CLK_EXT_EN_SHFT                                                  0x1a
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_RX_FLOW_TIMING_BMSK                                              0x2000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_RX_FLOW_TIMING_SHFT                                                   0x19
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_SDC4_MCLK_SEL_BMSK                                               0x1800000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_SDC4_MCLK_SEL_SHFT                                                    0x17
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_CLK_INV_BMSK                                                      0x400000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_CLK_INV_SHFT                                                          0x16
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_IO_PAD_PWR_SWITCH_BMSK                                            0x200000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_IO_PAD_PWR_SWITCH_SHFT                                                0x15
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_CLK_FB_DLY_SEL_BMSK                                               0x100000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_CLK_FB_DLY_SEL_SHFT                                                   0x14
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_SD_DEV_SEL_BMSK                                                    0xc0000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_SD_DEV_SEL_SHFT                                                       0x12
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_HCLKON_SW_EN_BMSK                                                  0x20000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_HCLKON_SW_EN_SHFT                                                     0x11
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_SELECT_IN_BMSK                                                     0x1c000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_SELECT_IN_SHFT                                                         0xe
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_INVERT_OUT_BMSK                                                     0x2000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_INVERT_OUT_SHFT                                                        0xd
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_FLOW_ENA_BMSK                                                       0x1000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_FLOW_ENA_SHFT                                                          0xc
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_WIDEBUS_BMSK                                                         0xc00
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_WIDEBUS_SHFT                                                           0xa
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_PWRSAVE_BMSK                                                         0x200
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_PWRSAVE_SHFT                                                           0x9
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_ENABLE_BMSK                                                          0x100
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLK_ENABLE_SHFT                                                            0x8

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_ARGUMENT_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024008)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_ARGUMENT_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024008)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_ARGUMENT_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024008)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_ARGUMENT_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_ARGUMENT_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_ARGUMENT_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_MCI_ARGUMENT_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_ARGUMENT_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_ARGUMENT_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_ARGUMENT_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_MCI_ARGUMENT_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_ARGUMENT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_MCI_ARGUMENT_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_MCI_ARGUMENT_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_ARGUMENT_CMD_ARG_BMSK                                               0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_ARGUMENT_CMD_ARG_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_ADDR                                                            (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x0002400c)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_PHYS                                                            (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x0002400c)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_OFFS                                                            (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x0002400c)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_RMSK                                                               0x3ffff
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_AUTO_CMD21_BMSK                                                    0x20000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_AUTO_CMD21_SHFT                                                       0x11
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_AUTO_CMD19_BMSK                                                    0x10000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_AUTO_CMD19_SHFT                                                       0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_CCS_DISABLE_BMSK                                                    0x8000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_CCS_DISABLE_SHFT                                                       0xf
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_CCS_ENABLE_BMSK                                                     0x4000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_CCS_ENABLE_SHFT                                                        0xe
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_MCIABORT_BMSK                                                       0x2000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_MCIABORT_SHFT                                                          0xd
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_DAT_CMD_BMSK                                                        0x1000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_DAT_CMD_SHFT                                                           0xc
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_PROG_ENA_BMSK                                                        0x800
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_PROG_ENA_SHFT                                                          0xb
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_ENABLE_BMSK                                                          0x400
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_ENABLE_SHFT                                                            0xa
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_PENDING_BMSK                                                         0x200
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_PENDING_SHFT                                                           0x9
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_INTERRUPT_BMSK                                                       0x100
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_INTERRUPT_SHFT                                                         0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_LONGRSP_BMSK                                                          0x80
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_LONGRSP_SHFT                                                           0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_RESPONSE_BMSK                                                         0x40
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_RESPONSE_SHFT                                                          0x6
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_CMD_INDEX_BMSK                                                        0x3f
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CMD_CMD_INDEX_SHFT                                                         0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESP_CMD_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024010)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESP_CMD_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024010)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESP_CMD_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024010)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESP_CMD_RMSK                                                             0x3f
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESP_CMD_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESP_CMD_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESP_CMD_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESP_CMD_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESP_CMD_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESP_CMD_RESPCMD_BMSK                                                     0x3f
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESP_CMD_RESPCMD_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESPn_ADDR(n)                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024014 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESPn_PHYS(n)                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024014 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESPn_OFFS(n)                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024014 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESPn_RMSK                                                          0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESPn_MAXn                                                                   3
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESPn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESPn_ADDR(n), HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESPn_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESPn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESPn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESPn_STATUS_BMSK                                                   0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESPn_STATUS_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_TIMER_ADDR                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024024)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_TIMER_PHYS                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024024)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_TIMER_OFFS                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024024)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_TIMER_RMSK                                                     0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_TIMER_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_TIMER_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_TIMER_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_TIMER_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_TIMER_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_TIMER_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_TIMER_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_TIMER_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_TIMER_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_TIMER_DATA_TIME_BMSK                                           0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_TIMER_DATA_TIME_SHFT                                                  0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_LENGTH_ADDR                                                    (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024028)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_LENGTH_PHYS                                                    (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024028)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_LENGTH_OFFS                                                    (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024028)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_LENGTH_RMSK                                                     0x1ffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_LENGTH_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_LENGTH_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_LENGTH_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_LENGTH_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_LENGTH_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_LENGTH_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_LENGTH_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_LENGTH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_LENGTH_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_LENGTH_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_LENGTH_DATALENGTH_BMSK                                          0x1ffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_LENGTH_DATALENGTH_SHFT                                                0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_CTL_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x0002402c)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_CTL_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x0002402c)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_CTL_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x0002402c)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_CTL_RMSK                                                         0x3fffff
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_CTL_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_CTL_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_CTL_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_CTL_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_CTL_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_CTL_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_CTL_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_CTL_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_CTL_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_CTL_SW_SDC4_CMD19_BMSK                                           0x200000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_CTL_SW_SDC4_CMD19_SHFT                                               0x15
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_CTL_RX_DATA_PEND_BMSK                                            0x100000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_CTL_RX_DATA_PEND_SHFT                                                0x14
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_CTL_AUTO_PROG_DONE_BMSK                                           0x80000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_CTL_AUTO_PROG_DONE_SHFT                                              0x13
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_CTL_INFINITE_TRANSFER_BMSK                                        0x40000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_CTL_INFINITE_TRANSFER_SHFT                                           0x12
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_CTL_DATA_PEND_BMSK                                                0x20000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_CTL_DATA_PEND_SHFT                                                   0x11
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_CTL_BLOCKSIZE_BMSK                                                0x1fff0
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_CTL_BLOCKSIZE_SHFT                                                    0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_CTL_DM_ENABLE_BMSK                                                    0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_CTL_DM_ENABLE_SHFT                                                    0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_CTL_MODE_BMSK                                                         0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_CTL_MODE_SHFT                                                         0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_CTL_DIRECTION_BMSK                                                    0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_CTL_DIRECTION_SHFT                                                    0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_CTL_ENABLE_BMSK                                                       0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_CTL_ENABLE_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_COUNT_ADDR                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024030)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_COUNT_PHYS                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024030)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_COUNT_OFFS                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024030)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_COUNT_RMSK                                                      0x1ffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_COUNT_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_COUNT_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_COUNT_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_COUNT_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_COUNT_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_COUNT_DATACOUNT_BMSK                                            0x1ffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DATA_COUNT_DATACOUNT_SHFT                                                  0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_ADDR                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024034)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_PHYS                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024034)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_OFFS                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024034)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_RMSK                                                         0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_STATUS2_INT_BMSK                                             0x80000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_STATUS2_INT_SHFT                                                   0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_AUTO_CMD19_TIMEOUT_BMSK                                      0x40000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_AUTO_CMD19_TIMEOUT_SHFT                                            0x1e
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_BOOT_TIMEOUT_BMSK                                            0x20000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_BOOT_TIMEOUT_SHFT                                                  0x1d
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_BOOT_ACK_ERR_BMSK                                            0x10000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_BOOT_ACK_ERR_SHFT                                                  0x1c
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_BOOT_ACK_REC_BMSK                                             0x8000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_BOOT_ACK_REC_SHFT                                                  0x1b
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_CCS_TIMEOUT_BMSK                                              0x4000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_CCS_TIMEOUT_SHFT                                                   0x1a
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_SDIO_INTR_OPER_BMSK                                           0x2000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_SDIO_INTR_OPER_SHFT                                                0x19
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_ATA_CMD_COMPL_BMSK                                            0x1000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_ATA_CMD_COMPL_SHFT                                                 0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_PROG_DONE_BMSK                                                 0x800000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_PROG_DONE_SHFT                                                     0x17
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_SDIO_INTR_BMSK                                                 0x400000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_SDIO_INTR_SHFT                                                     0x16
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_RXDATA_AVLBL_BMSK                                              0x200000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_RXDATA_AVLBL_SHFT                                                  0x15
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_TXDATA_AVLBL_BMSK                                              0x100000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_TXDATA_AVLBL_SHFT                                                  0x14
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_RXFIFO_EMPTY_BMSK                                               0x80000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_RXFIFO_EMPTY_SHFT                                                  0x13
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_TXFIFO_EMPTY_BMSK                                               0x40000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_TXFIFO_EMPTY_SHFT                                                  0x12
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_RXFIFO_FULL_BMSK                                                0x20000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_RXFIFO_FULL_SHFT                                                   0x11
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_TXFIFO_FULL_BMSK                                                0x10000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_TXFIFO_FULL_SHFT                                                   0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_RXFIFO_HALF_FULL_BMSK                                            0x8000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_RXFIFO_HALF_FULL_SHFT                                               0xf
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_TXFIFO_HALF_FULL_BMSK                                            0x4000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_TXFIFO_HALF_FULL_SHFT                                               0xe
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_RXACTIVE_BMSK                                                    0x2000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_RXACTIVE_SHFT                                                       0xd
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_TXACTIVE_BMSK                                                    0x1000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_TXACTIVE_SHFT                                                       0xc
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_CMD_ACTIVE_BMSK                                                   0x800
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_CMD_ACTIVE_SHFT                                                     0xb
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_DATA_BLK_END_BMSK                                                 0x400
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_DATA_BLK_END_SHFT                                                   0xa
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_START_BIT_ERR_BMSK                                                0x200
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_START_BIT_ERR_SHFT                                                  0x9
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_DATAEND_BMSK                                                      0x100
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_DATAEND_SHFT                                                        0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_CMD_SENT_BMSK                                                      0x80
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_CMD_SENT_SHFT                                                       0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_CMD_RESPONSE_END_BMSK                                              0x40
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_CMD_RESPONSE_END_SHFT                                               0x6
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_RX_OVERRUN_BMSK                                                    0x20
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_RX_OVERRUN_SHFT                                                     0x5
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_TX_UNDERRUN_BMSK                                                   0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_TX_UNDERRUN_SHFT                                                    0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_DATA_TIMEOUT_BMSK                                                   0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_DATA_TIMEOUT_SHFT                                                   0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_CMD_TIMEOUT_BMSK                                                    0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_CMD_TIMEOUT_SHFT                                                    0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_DATA_CRC_FAIL_BMSK                                                  0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_DATA_CRC_FAIL_SHFT                                                  0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_CMD_CRC_FAIL_BMSK                                                   0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS_CMD_CRC_FAIL_SHFT                                                   0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_ADDR                                                          (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024038)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_PHYS                                                          (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024038)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_OFFS                                                          (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024038)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_RMSK                                                          0x7dc007ff
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_AUTO_CMD19_TIMEOUT_CLR_BMSK                                   0x40000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_AUTO_CMD19_TIMEOUT_CLR_SHFT                                         0x1e
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_BOOT_TIMEOUT_CLR_BMSK                                         0x20000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_BOOT_TIMEOUT_CLR_SHFT                                               0x1d
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_BOOT_ACK_ERR_CLR_BMSK                                         0x10000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_BOOT_ACK_ERR_CLR_SHFT                                               0x1c
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_BOOT_ACK_REC_CLR_BMSK                                          0x8000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_BOOT_ACK_REC_CLR_SHFT                                               0x1b
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_CCS_TIMEOUT_CLR_BMSK                                           0x4000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_CCS_TIMEOUT_CLR_SHFT                                                0x1a
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_ATA_CMD_COMPL_CLR_BMSK                                         0x1000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_ATA_CMD_COMPL_CLR_SHFT                                              0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_PROG_DONE_CLR_BMSK                                              0x800000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_PROG_DONE_CLR_SHFT                                                  0x17
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_SDIO_INTR_CLR_BMSK                                              0x400000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_SDIO_INTR_CLR_SHFT                                                  0x16
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_DATA_BLK_END_CLR_BMSK                                              0x400
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_DATA_BLK_END_CLR_SHFT                                                0xa
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_START_BIT_ERR_CLR_BMSK                                             0x200
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_START_BIT_ERR_CLR_SHFT                                               0x9
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_DATA_END_CLR_BMSK                                                  0x100
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_DATA_END_CLR_SHFT                                                    0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_CMD_SENT_CLR_BMSK                                                   0x80
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_CMD_SENT_CLR_SHFT                                                    0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_CMD_RESP_END_CLT_BMSK                                               0x40
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_CMD_RESP_END_CLT_SHFT                                                0x6
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_RX_OVERRUN_CLR_BMSK                                                 0x20
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_RX_OVERRUN_CLR_SHFT                                                  0x5
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_TX_UNDERRUN_CLR_BMSK                                                0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_TX_UNDERRUN_CLR_SHFT                                                 0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_DATA_TIMEOUT_CLR_BMSK                                                0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_DATA_TIMEOUT_CLR_SHFT                                                0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_CMD_TIMOUT_CLR_BMSK                                                  0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_CMD_TIMOUT_CLR_SHFT                                                  0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_DATA_CRC_FAIL_CLR_BMSK                                               0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_DATA_CRC_FAIL_CLR_SHFT                                               0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_CMD_CRC_FAIL_CLR_BMSK                                                0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR_CMD_CRC_FAIL_CLR_SHFT                                                0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_ADDR(n)                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x0002403c + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_PHYS(n)                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x0002403c + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_OFFS(n)                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x0002403c + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_RMSK                                                      0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MAXn                                                               1
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_ADDR(n), HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_INI(n))
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK31_BMSK                                               0x80000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK31_SHFT                                                     0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK30_BMSK                                               0x40000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK30_SHFT                                                     0x1e
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK29_BMSK                                               0x20000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK29_SHFT                                                     0x1d
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK28_BMSK                                               0x10000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK28_SHFT                                                     0x1c
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK27_BMSK                                                0x8000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK27_SHFT                                                     0x1b
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK26_BMSK                                                0x4000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK26_SHFT                                                     0x1a
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK25_BMSK                                                0x2000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK25_SHFT                                                     0x19
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK24_BMSK                                                0x1000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK24_SHFT                                                     0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK23_BMSK                                                 0x800000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK23_SHFT                                                     0x17
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK22_BMSK                                                 0x400000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK22_SHFT                                                     0x16
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK21_BMSK                                                 0x200000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK21_SHFT                                                     0x15
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK20_BMSK                                                 0x100000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK20_SHFT                                                     0x14
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK19_BMSK                                                  0x80000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK19_SHFT                                                     0x13
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK18_BMSK                                                  0x40000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK18_SHFT                                                     0x12
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK17_BMSK                                                  0x20000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK17_SHFT                                                     0x11
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK16_BMSK                                                  0x10000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK16_SHFT                                                     0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK15_BMSK                                                   0x8000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK15_SHFT                                                      0xf
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK14_BMSK                                                   0x4000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK14_SHFT                                                      0xe
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK13_BMSK                                                   0x2000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK13_SHFT                                                      0xd
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK12_BMSK                                                   0x1000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK12_SHFT                                                      0xc
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK11_BMSK                                                    0x800
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK11_SHFT                                                      0xb
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK10_BMSK                                                    0x400
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK10_SHFT                                                      0xa
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK9_BMSK                                                     0x200
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK9_SHFT                                                       0x9
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK8_BMSK                                                     0x100
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK8_SHFT                                                       0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK7_BMSK                                                      0x80
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK7_SHFT                                                       0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK6_BMSK                                                      0x40
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK6_SHFT                                                       0x6
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK5_BMSK                                                      0x20
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK5_SHFT                                                       0x5
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK4_BMSK                                                      0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK4_SHFT                                                       0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK3_BMSK                                                       0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK3_SHFT                                                       0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK2_BMSK                                                       0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK2_SHFT                                                       0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK1_BMSK                                                       0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK1_SHFT                                                       0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK0_BMSK                                                       0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKn_MASK0_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_COUNT_ADDR                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024044)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_COUNT_PHYS                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024044)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_COUNT_OFFS                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024044)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_COUNT_RMSK                                                       0xffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_COUNT_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_COUNT_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_COUNT_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_COUNT_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_COUNT_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_COUNT_DATA_COUNT_BMSK                                            0xffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_COUNT_DATA_COUNT_SHFT                                                 0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_BOOT_ADDR                                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024048)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_BOOT_PHYS                                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024048)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_BOOT_OFFS                                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024048)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_BOOT_RMSK                                                                  0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_BOOT_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_BOOT_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_MCI_BOOT_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_BOOT_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_BOOT_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_BOOT_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_MCI_BOOT_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_BOOT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_MCI_BOOT_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_MCI_BOOT_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_BOOT_BOOT_ACK_EN_BMSK                                                      0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_BOOT_BOOT_ACK_EN_SHFT                                                      0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_BOOT_BOOT_EN_BMSK                                                          0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_BOOT_BOOT_EN_SHFT                                                          0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_BOOT_BOOT_MODE_BMSK                                                        0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_BOOT_BOOT_MODE_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_BOOT_ACK_TIMER_ADDR                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x0002404c)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_BOOT_ACK_TIMER_PHYS                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x0002404c)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_BOOT_ACK_TIMER_OFFS                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x0002404c)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_BOOT_ACK_TIMER_RMSK                                                 0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_BOOT_ACK_TIMER_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_BOOT_ACK_TIMER_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_MCI_BOOT_ACK_TIMER_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_BOOT_ACK_TIMER_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_BOOT_ACK_TIMER_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_BOOT_ACK_TIMER_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_MCI_BOOT_ACK_TIMER_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_BOOT_ACK_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_MCI_BOOT_ACK_TIMER_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_MCI_BOOT_ACK_TIMER_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_BOOT_ACK_TIMER_BOOT_ACK_TIMER_BMSK                                  0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_BOOT_ACK_TIMER_BOOT_ACK_TIMER_SHFT                                         0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_VERSION_ADDR                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024050)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_VERSION_PHYS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024050)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_VERSION_OFFS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024050)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_VERSION_RMSK                                                        0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_VERSION_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_VERSION_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_MCI_VERSION_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_VERSION_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_VERSION_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_VERSION_MCI_VERSION_BMSK                                            0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_VERSION_MCI_VERSION_SHFT                                                   0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_EMULATION_DLY_LINE_ADDR                                             (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024054)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_EMULATION_DLY_LINE_PHYS                                             (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024054)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_EMULATION_DLY_LINE_OFFS                                             (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024054)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_EMULATION_DLY_LINE_RMSK                                             0xf00000ff
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_EMULATION_DLY_LINE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_EMULATION_DLY_LINE_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_MCI_EMULATION_DLY_LINE_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_EMULATION_DLY_LINE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_EMULATION_DLY_LINE_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_EMULATION_DLY_LINE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_MCI_EMULATION_DLY_LINE_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_EMULATION_DLY_LINE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_MCI_EMULATION_DLY_LINE_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_MCI_EMULATION_DLY_LINE_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_EMULATION_DLY_LINE_DCM_DONE_BMSK                                    0x80000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_EMULATION_DLY_LINE_DCM_DONE_SHFT                                          0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_EMULATION_DLY_LINE_DCM_START_BMSK                                   0x40000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_EMULATION_DLY_LINE_DCM_START_SHFT                                         0x1e
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_EMULATION_DLY_LINE_DCM_LOCKED_BMSK                                  0x20000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_EMULATION_DLY_LINE_DCM_LOCKED_SHFT                                        0x1d
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_EMULATION_DLY_LINE_DCM_RESET_BMSK                                   0x10000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_EMULATION_DLY_LINE_DCM_RESET_SHFT                                         0x1c
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_EMULATION_DLY_LINE_SD_CLK_DLY_CTRL_BMSK                                   0xff
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_EMULATION_DLY_LINE_SD_CLK_DLY_CTRL_SHFT                                    0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CCS_TIMER_ADDR                                                      (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024058)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CCS_TIMER_PHYS                                                      (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024058)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CCS_TIMER_OFFS                                                      (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024058)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CCS_TIMER_RMSK                                                      0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CCS_TIMER_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_CCS_TIMER_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_MCI_CCS_TIMER_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CCS_TIMER_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_CCS_TIMER_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CCS_TIMER_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_MCI_CCS_TIMER_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CCS_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_MCI_CCS_TIMER_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_MCI_CCS_TIMER_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CCS_TIMER_CCS_TIMER_BMSK                                            0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CCS_TIMER_CCS_TIMER_SHFT                                                   0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESPONSE_MASK_ADDR                                                  (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x0002405c)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESPONSE_MASK_PHYS                                                  (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x0002405c)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESPONSE_MASK_OFFS                                                  (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x0002405c)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESPONSE_MASK_RMSK                                                  0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESPONSE_MASK_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESPONSE_MASK_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESPONSE_MASK_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESPONSE_MASK_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESPONSE_MASK_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESPONSE_MASK_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESPONSE_MASK_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESPONSE_MASK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESPONSE_MASK_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESPONSE_MASK_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESPONSE_MASK_RESPONSE_MASK_BMSK                                    0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_RESPONSE_MASK_RESPONSE_MASK_SHFT                                           0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_ADDR                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024060)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_PHYS                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024060)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_OFFS                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024060)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_RMSK                                                     0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_SDC4_DIS_DOUT_BMSK                                       0x80000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_SDC4_DIS_DOUT_SHFT                                             0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_DLL_RST_BMSK                                             0x40000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_DLL_RST_SHFT                                                   0x1e
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_PDN_BMSK                                                 0x20000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_PDN_SHFT                                                       0x1d
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_CK_INTP_SEL_BMSK                                         0x10000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_CK_INTP_SEL_SHFT                                               0x1c
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_CK_INTP_EN_BMSK                                           0x8000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_CK_INTP_EN_SHFT                                                0x1b
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_MCLK_FREQ_BMSK                                            0x7000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_MCLK_FREQ_SHFT                                                 0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_CDR_SELEXT_BMSK                                            0xf00000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_CDR_SELEXT_SHFT                                                0x14
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_CDR_EXT_EN_BMSK                                             0x80000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_CDR_EXT_EN_SHFT                                                0x13
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_CK_OUT_EN_BMSK                                              0x40000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_CK_OUT_EN_SHFT                                                 0x12
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_CDR_EN_BMSK                                                 0x20000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_CDR_EN_SHFT                                                    0x11
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_DLL_EN_BMSK                                                 0x10000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_DLL_EN_SHFT                                                    0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_CDR_UPD_RATE_BMSK                                            0xc000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_CDR_UPD_RATE_SHFT                                               0xe
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_DLL_UPD_RATE_BMSK                                            0x3000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_DLL_UPD_RATE_SHFT                                               0xc
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_DLL_PHASE_DET_BMSK                                            0xc00
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_DLL_PHASE_DET_SHFT                                              0xa
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_CDR_ALGORITHM_SEL_BMSK                                        0x300
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_CDR_ALGORITHM_SEL_SHFT                                          0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_CMUX0_SHIFT_PHASE_BMSK                                         0xc0
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_CMUX0_SHIFT_PHASE_SHFT                                          0x6
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_CMUX1_SHIFT_PHASE_BMSK                                         0x30
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_CMUX1_SHIFT_PHASE_SHFT                                          0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_CMUX2_SHIFT_PHASE_BMSK                                          0xc
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_CMUX2_SHIFT_PHASE_SHFT                                          0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_CMUX3_SHIFT_PHASE_BMSK                                          0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_CONFIG_CMUX3_SHIFT_PHASE_SHFT                                          0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_ADDR                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024064)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_PHYS                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024064)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_OFFS                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024064)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_RMSK                                                   0xffffffe0
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_VTH_CTRL_BMSK                                          0xfc000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_VTH_CTRL_SHFT                                                0x1a
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_DELTA_VGS_CTRL_BMSK                                     0x3c00000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_DELTA_VGS_CTRL_SHFT                                          0x16
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_DLL_BIAS_EXT_EN_BMSK                                     0x200000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_DLL_BIAS_EXT_EN_SHFT                                         0x15
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_CDR_TEST_CTRL_BMSK                                       0x180000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_CDR_TEST_CTRL_SHFT                                           0x13
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_EXT_UP_DN_BMSK                                            0x40000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_EXT_UP_DN_SHFT                                               0x12
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_ATEST_CTRL_BMSK                                           0x20000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_ATEST_CTRL_SHFT                                              0x11
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_ATEST_OUT_MUX_CTRL_BMSK                                   0x1c000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_ATEST_OUT_MUX_CTRL_SHFT                                       0xe
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_DTEST_CTRL_BMSK                                            0x2000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_DTEST_CTRL_SHFT                                               0xd
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_DTEST_OUT_MUX_CTRL_BMSK                                    0x1c00
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_DTEST_OUT_MUX_CTRL_SHFT                                       0xa
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_DLL_TAP_CTRL_BMSK                                           0x200
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_DLL_TAP_CTRL_SHFT                                             0x9
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_DLL_CUR_CTRL_BMSK                                           0x180
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_DLL_CUR_CTRL_SHFT                                             0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_INT_REF_CLK_BMSK                                             0x40
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_INT_REF_CLK_SHFT                                              0x6
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_FEEDBACK_CLK_EN_BMSK                                         0x20
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_TEST_CTL_FEEDBACK_CLK_EN_SHFT                                          0x5

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_STATUS_ADDR                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024068)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_STATUS_PHYS                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024068)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_STATUS_OFFS                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024068)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_STATUS_RMSK                                                           0xfc
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_STATUS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_STATUS_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_STATUS_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_STATUS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_STATUS_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_STATUS_DLL_LOCK_BMSK                                                  0x80
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_STATUS_DLL_LOCK_SHFT                                                   0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_STATUS_CDR_PHASE_BMSK                                                 0x78
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_STATUS_CDR_PHASE_SHFT                                                  0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_STATUS_DDLL_COARSE_CAL_BMSK                                            0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_DLL_STATUS_DDLL_COARSE_CAL_SHFT                                            0x2

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS2_ADDR                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x0002406c)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS2_PHYS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x0002406c)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS2_OFFS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x0002406c)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS2_RMSK                                                              0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS2_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS2_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS2_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS2_DATA_END_BIT_ERROR_BMSK                                           0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS2_DATA_END_BIT_ERROR_SHFT                                            0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS2_CMD_END_BIT_ERROR_BMSK                                             0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS2_CMD_END_BIT_ERROR_SHFT                                             0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS2_FIFO_EMPTY_ERROR_BMSK                                              0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS2_FIFO_EMPTY_ERROR_SHFT                                              0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS2_FIFO_FULL_ERROR_BMSK                                               0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS2_FIFO_FULL_ERROR_SHFT                                               0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS2_MCLK_REG_WR_ACTIVE_BMSK                                            0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_STATUS2_MCLK_REG_WR_ACTIVE_SHFT                                            0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_GENERICS_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024070)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_GENERICS_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024070)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_GENERICS_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024070)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_GENERICS_RMSK                                                       0x3fffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_GENERICS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_GENERICS_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_MCI_GENERICS_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_GENERICS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_GENERICS_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_GENERICS_SWITCHABLE_SIGNALING_VOLTAGE_BMSK                          0x20000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_GENERICS_SWITCHABLE_SIGNALING_VOLTAGE_SHFT                                0x1d
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_GENERICS_BUS_18V_SUPPORT_BMSK                                       0x10000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_GENERICS_BUS_18V_SUPPORT_SHFT                                             0x1c
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_GENERICS_BUS_30V_SUPPORT_BMSK                                        0x8000000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_GENERICS_BUS_30V_SUPPORT_SHFT                                             0x1b
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_GENERICS_SD_DATA_WIDTH_BMSK                                          0x7800000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_GENERICS_SD_DATA_WIDTH_SHFT                                               0x17
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_GENERICS_RAM_SIZE_BMSK                                                0x7ffc00
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_GENERICS_RAM_SIZE_SHFT                                                     0xa
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_GENERICS_USE_SPS_BMSK                                                    0x200
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_GENERICS_USE_SPS_SHFT                                                      0x9
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_GENERICS_NUM_OF_DEV_BMSK                                                 0x1c0
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_GENERICS_NUM_OF_DEV_SHFT                                                   0x6
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_GENERICS_MAX_PIPES_BMSK                                                   0x3e
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_GENERICS_MAX_PIPES_SHFT                                                    0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_GENERICS_USE_DLL_SDC4_BMSK                                                 0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_GENERICS_USE_DLL_SDC4_SHFT                                                 0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_STATUS_ADDR                                                    (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024074)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_STATUS_PHYS                                                    (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024074)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_STATUS_OFFS                                                    (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024074)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_STATUS_RMSK                                                       0x7ffff
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_STATUS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_STATUS_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_STATUS_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_STATUS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_STATUS_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_STATUS_RX_FIFO_512_BMSK                                           0x40000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_STATUS_RX_FIFO_512_SHFT                                              0x12
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_STATUS_RX_FIFO_256_BMSK                                           0x20000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_STATUS_RX_FIFO_256_SHFT                                              0x11
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_STATUS_RX_FIFO_128_BMSK                                           0x10000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_STATUS_RX_FIFO_128_SHFT                                              0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_STATUS_RX_FIFO_64_BMSK                                             0x8000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_STATUS_RX_FIFO_64_SHFT                                                0xf
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_STATUS_TX_FIFO_512_BMSK                                            0x4000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_STATUS_TX_FIFO_512_SHFT                                               0xe
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_STATUS_TX_FIFO_256_BMSK                                            0x2000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_STATUS_TX_FIFO_256_SHFT                                               0xd
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_STATUS_TX_FIFO_128_BMSK                                            0x1000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_STATUS_TX_FIFO_128_SHFT                                               0xc
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_STATUS_TX_FIFO_64_BMSK                                              0x800
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_STATUS_TX_FIFO_64_SHFT                                                0xb
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_STATUS_FIFO_FILL_LEVEL_BMSK                                         0x7ff
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_STATUS_FIFO_FILL_LEVEL_SHFT                                           0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_HC_MODE_ADDR                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024078)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_HC_MODE_PHYS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024078)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_HC_MODE_OFFS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024078)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_HC_MODE_RMSK                                                               0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_HC_MODE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_HC_MODE_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_MCI_HC_MODE_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_HC_MODE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_HC_MODE_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_HC_MODE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_MCI_HC_MODE_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_HC_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_MCI_HC_MODE_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_MCI_HC_MODE_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_HC_MODE_WAIT_DLL_LOCK_BMSK                                                 0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_HC_MODE_WAIT_DLL_LOCK_SHFT                                                 0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_HC_MODE_CYCLES_AFTER_EOB_DIS_BMSK                                          0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_HC_MODE_CYCLES_AFTER_EOB_DIS_SHFT                                          0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_HC_MODE_HC_MODE_EN_BMSK                                                    0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_HC_MODE_HC_MODE_EN_SHFT                                                    0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFOn_ADDR(n)                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024080 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFOn_PHYS(n)                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024080 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFOn_OFFS(n)                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024080 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFOn_RMSK                                                          0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFOn_MAXn                                                                  15
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFOn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFOn_ADDR(n), HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFOn_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFOn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFOn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFOn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFOn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFOn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFOn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFOn_INI(n))
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFOn_DATA_BMSK                                                     0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFOn_DATA_SHFT                                                            0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TESTBUS_CONFIG_ADDR                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x000240cc)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TESTBUS_CONFIG_PHYS                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x000240cc)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TESTBUS_CONFIG_OFFS                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x000240cc)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TESTBUS_CONFIG_RMSK                                                      0x3ff
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TESTBUS_CONFIG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_TESTBUS_CONFIG_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_MCI_TESTBUS_CONFIG_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TESTBUS_CONFIG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_TESTBUS_CONFIG_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TESTBUS_CONFIG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_MCI_TESTBUS_CONFIG_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TESTBUS_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_MCI_TESTBUS_CONFIG_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_MCI_TESTBUS_CONFIG_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TESTBUS_CONFIG_HW_EVENTS_EN_BMSK                                         0x200
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TESTBUS_CONFIG_HW_EVENTS_EN_SHFT                                           0x9
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TESTBUS_CONFIG_SW_EVENTS_EN_BMSK                                         0x100
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TESTBUS_CONFIG_SW_EVENTS_EN_SHFT                                           0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TESTBUS_CONFIG_TESTBUS_SEL2_BMSK                                          0xf0
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TESTBUS_CONFIG_TESTBUS_SEL2_SHFT                                           0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TESTBUS_CONFIG_TESTBUS_ENA_BMSK                                            0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TESTBUS_CONFIG_TESTBUS_ENA_SHFT                                            0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TESTBUS_CONFIG_TESTBUS_ENA_DISABLE_FVAL                                    0x0
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TESTBUS_CONFIG_TESTBUS_ENA_ENABLE_FVAL                                     0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TESTBUS_CONFIG_TESTBUS_SEL_BMSK                                            0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TESTBUS_CONFIG_TESTBUS_SEL_SHFT                                            0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_CTL_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x000240d0)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_CTL_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x000240d0)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_CTL_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x000240d0)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_CTL_RMSK                                                              0x9
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_CTL_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_CTL_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_CTL_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_CTL_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_CTL_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_CTL_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_CTL_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_CTL_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_CTL_REGTEST_BMSK                                                      0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_CTL_REGTEST_SHFT                                                      0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_CTL_ITEN_BMSK                                                         0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_CTL_ITEN_SHFT                                                         0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_INPUT_ADDR                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x000240d4)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_INPUT_PHYS                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x000240d4)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_INPUT_OFFS                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x000240d4)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_INPUT_RMSK                                                          0x3fe
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_INPUT_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_INPUT_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_INPUT_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_INPUT_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_INPUT_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_INPUT_MCIDATIN_7_4_BMSK                                             0x3c0
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_INPUT_MCIDATIN_7_4_SHFT                                               0x6
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_INPUT_MCICMDIN_BMSK                                                  0x20
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_INPUT_MCICMDIN_SHFT                                                   0x5
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_INPUT_MCIDATIN_3_0_BMSK                                              0x1e
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_INPUT_MCIDATIN_3_0_SHFT                                               0x1

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_OUT_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x000240d8)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_OUT_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x000240d8)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_OUT_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x000240d8)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_OUT_RMSK                                                           0xf7c3
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_OUT_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_OUT_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_OUT_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_OUT_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_OUT_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_OUT_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_OUT_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_OUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_OUT_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_OUT_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_OUT_MCIDATOUT_7_4_BMSK                                             0xf000
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_OUT_MCIDATOUT_7_4_SHFT                                                0xc
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_OUT_MCICMDOUT_BMSK                                                  0x400
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_OUT_MCICMDOUT_SHFT                                                    0xa
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_OUT_MCIDATOUT_3_0_BMSK                                              0x3c0
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_OUT_MCIDATOUT_3_0_SHFT                                                0x6
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_OUT_MCIINTR1_BMSK                                                     0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_OUT_MCIINTR1_SHFT                                                     0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_OUT_MCIINTR0_BMSK                                                     0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_TEST_OUT_MCIINTR0_SHFT                                                     0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_STATUS_REG_ADDR                                              (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x000240dc)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_STATUS_REG_PHYS                                              (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x000240dc)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_STATUS_REG_OFFS                                              (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x000240dc)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_STATUS_REG_RMSK                                                     0xf
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_STATUS_REG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_STATUS_REG_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_STATUS_REG_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_STATUS_REG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_STATUS_REG_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_STATUS_REG_IO_HIGH_V_BMSK                                           0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_STATUS_REG_IO_HIGH_V_SHFT                                           0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_STATUS_REG_IO_LOW_V_BMSK                                            0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_STATUS_REG_IO_LOW_V_SHFT                                            0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_STATUS_REG_BUS_ON_BMSK                                              0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_STATUS_REG_BUS_ON_SHFT                                              0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_STATUS_REG_BUS_OFF_BMSK                                             0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_STATUS_REG_BUS_OFF_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_MASK_REG_ADDR                                                (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x000240e0)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_MASK_REG_PHYS                                                (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x000240e0)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_MASK_REG_OFFS                                                (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x000240e0)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_MASK_REG_RMSK                                                       0xf
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_MASK_REG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_MASK_REG_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_MASK_REG_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_MASK_REG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_MASK_REG_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_MASK_REG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_MASK_REG_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_MASK_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_MASK_REG_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_MASK_REG_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_MASK_REG_IO_HIGH_V_BMSK                                             0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_MASK_REG_IO_HIGH_V_SHFT                                             0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_MASK_REG_IO_LOW_V_BMSK                                              0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_MASK_REG_IO_LOW_V_SHFT                                              0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_MASK_REG_BUS_ON_BMSK                                                0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_MASK_REG_BUS_ON_SHFT                                                0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_MASK_REG_BUS_OFF_BMSK                                               0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_MASK_REG_BUS_OFF_SHFT                                               0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CLEAR_REG_ADDR                                               (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x000240e4)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CLEAR_REG_PHYS                                               (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x000240e4)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CLEAR_REG_OFFS                                               (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x000240e4)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CLEAR_REG_RMSK                                                      0xf
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CLEAR_REG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CLEAR_REG_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CLEAR_REG_IO_HIGH_V_BMSK                                            0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CLEAR_REG_IO_HIGH_V_SHFT                                            0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CLEAR_REG_IO_LOW_V_BMSK                                             0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CLEAR_REG_IO_LOW_V_SHFT                                             0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CLEAR_REG_BUS_ON_BMSK                                               0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CLEAR_REG_BUS_ON_SHFT                                               0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CLEAR_REG_BUS_OFF_BMSK                                              0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CLEAR_REG_BUS_OFF_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CTL_REG_ADDR                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x000240e8)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CTL_REG_PHYS                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x000240e8)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CTL_REG_OFFS                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x000240e8)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CTL_REG_RMSK                                                       0x3f
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CTL_REG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CTL_REG_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CTL_REG_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CTL_REG_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CTL_REG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CTL_REG_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CTL_REG_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CTL_REG_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CTL_REG_CARD_DETECT_PIN_LEVEL_BMSK                                 0x20
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CTL_REG_CARD_DETECT_PIN_LEVEL_SHFT                                  0x5
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CTL_REG_HC_WRITE_PROTECT_BMSK                                      0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CTL_REG_HC_WRITE_PROTECT_SHFT                                       0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CTL_REG_IO_SIG_SWITCH_FAIL_BMSK                                     0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CTL_REG_IO_SIG_SWITCH_FAIL_SHFT                                     0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CTL_REG_IO_SIG_SWITCH_SUCCESS_BMSK                                  0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CTL_REG_IO_SIG_SWITCH_SUCCESS_SHFT                                  0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CTL_REG_BUS_ON_OFF_FAIL_BMSK                                        0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CTL_REG_BUS_ON_OFF_FAIL_SHFT                                        0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CTL_REG_BUS_ON_OFF_SUCCESS_BMSK                                     0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_PWRCTL_CTL_REG_BUS_ON_OFF_SUCCESS_SHFT                                     0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR2_ADDR                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x000240ec)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR2_PHYS                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x000240ec)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR2_OFFS                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x000240ec)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR2_RMSK                                                               0x1e
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR2_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR2_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR2_DATA_END_BIT_ERROR_CLR_BMSK                                        0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR2_DATA_END_BIT_ERROR_CLR_SHFT                                         0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR2_CMD_END_BIT_ERROR_CLR_BMSK                                          0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR2_CMD_END_BIT_ERROR_CLR_SHFT                                          0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR2_FIFO_EMPTY_ERROR_CLR_BMSK                                           0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR2_FIFO_EMPTY_ERROR_CLR_SHFT                                           0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR2_FIFO_FULL_ERROR_CLR_BMSK                                            0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_CLEAR2_FIFO_FULL_ERROR_CLR_SHFT                                            0x1

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKINT2_n_ADDR(n)                                              (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x000240f0 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKINT2_n_PHYS(n)                                              (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x000240f0 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKINT2_n_OFFS(n)                                              (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x000240f0 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKINT2_n_RMSK                                                       0x1e
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKINT2_n_MAXn                                                          1
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKINT2_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKINT2_n_ADDR(n), HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKINT2_n_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKINT2_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKINT2_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKINT2_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKINT2_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKINT2_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKINT2_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKINT2_n_INI(n))
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKINT2_n_MASK4_BMSK                                                 0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKINT2_n_MASK4_SHFT                                                  0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKINT2_n_MASK3_BMSK                                                  0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKINT2_n_MASK3_SHFT                                                  0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKINT2_n_MASK2_BMSK                                                  0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKINT2_n_MASK2_SHFT                                                  0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKINT2_n_MASK1_BMSK                                                  0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_INT_MASKINT2_n_MASK1_SHFT                                                  0x1

#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CFG_ADDR                                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x000240fc)
#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CFG_PHYS                                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x000240fc)
#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CFG_OFFS                                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x000240fc)
#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CFG_RMSK                                                               0xff11
#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CFG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CFG_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CFG_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CFG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CFG_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CFG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CFG_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CFG_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CFG_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CFG_CHAR_MODE_BMSK                                                     0xf000
#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CFG_CHAR_MODE_SHFT                                                        0xc
#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CFG_CHAR_STATUS_BMSK                                                    0xf00
#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CFG_CHAR_STATUS_SHFT                                                      0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CFG_DIRECTION_BMSK                                                       0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CFG_DIRECTION_SHFT                                                        0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CFG_ENABLE_BMSK                                                           0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CFG_ENABLE_SHFT                                                           0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CMD_ADDR                                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024100)
#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CMD_PHYS                                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024100)
#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CMD_OFFS                                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024100)
#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CMD_RMSK                                                               0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CMD_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CMD_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CMD_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CMD_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CMD_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CMD_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CMD_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CMD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CMD_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CMD_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CMD_CMDIN_ACTUAL_BMSK                                                  0xff00
#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CMD_CMDIN_ACTUAL_SHFT                                                     0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CMD_CMDOUT_DATA_DIN_EXP_BMSK                                             0xff
#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_CMD_CMDOUT_DATA_DIN_EXP_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_DATA_n_ADDR(n)                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024104 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_DATA_n_PHYS(n)                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024104 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_DATA_n_OFFS(n)                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024104 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_DATA_n_RMSK                                                            0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_DATA_n_MAXn                                                                 7
#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_DATA_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_CHAR_DATA_n_ADDR(n), HWIO_PERIPH_SS_SDC1_SDCC_CHAR_DATA_n_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_DATA_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_CHAR_DATA_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_DATA_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_CHAR_DATA_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_DATA_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_CHAR_DATA_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC1_SDCC_CHAR_DATA_n_INI(n))
#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_DATA_n_DIN_ACTUAL_BMSK                                                 0xff00
#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_DATA_n_DIN_ACTUAL_SHFT                                                    0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_DATA_n_DOUT_DATA_DIN_EXP_BMSK                                            0xff
#define HWIO_PERIPH_SS_SDC1_SDCC_CHAR_DATA_n_DOUT_DATA_DIN_EXP_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_DEBUG_REG_ADDR                                                          (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024124)
#define HWIO_PERIPH_SS_SDC1_SDCC_DEBUG_REG_PHYS                                                          (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024124)
#define HWIO_PERIPH_SS_SDC1_SDCC_DEBUG_REG_OFFS                                                          (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024124)
#define HWIO_PERIPH_SS_SDC1_SDCC_DEBUG_REG_RMSK                                                          0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_DEBUG_REG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_DEBUG_REG_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_DEBUG_REG_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_DEBUG_REG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_DEBUG_REG_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_DEBUG_REG_TEST_BUS_BMSK                                                 0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_DEBUG_REG_TEST_BUS_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_IP_CATALOG_ADDR                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024128)
#define HWIO_PERIPH_SS_SDC1_SDCC_IP_CATALOG_PHYS                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024128)
#define HWIO_PERIPH_SS_SDC1_SDCC_IP_CATALOG_OFFS                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024128)
#define HWIO_PERIPH_SS_SDC1_SDCC_IP_CATALOG_RMSK                                                         0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_IP_CATALOG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_IP_CATALOG_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_IP_CATALOG_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_IP_CATALOG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_IP_CATALOG_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_IP_CATALOG_MAJOR_BMSK                                                   0xf0000000
#define HWIO_PERIPH_SS_SDC1_SDCC_IP_CATALOG_MAJOR_SHFT                                                         0x1c
#define HWIO_PERIPH_SS_SDC1_SDCC_IP_CATALOG_MINOR_BMSK                                                    0xfff0000
#define HWIO_PERIPH_SS_SDC1_SDCC_IP_CATALOG_MINOR_SHFT                                                         0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_IP_CATALOG_STEP_BMSK                                                        0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_IP_CATALOG_STEP_SHFT                                                           0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_ALTn_ADDR(n)                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024400 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_ALTn_PHYS(n)                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024400 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_ALTn_OFFS(n)                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024400 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_ALTn_RMSK                                                      0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_ALTn_MAXn                                                             255
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_ALTn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_ALTn_ADDR(n), HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_ALTn_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_ALTn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_ALTn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_ALTn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_ALTn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_ALTn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_ALTn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_ALTn_INI(n))
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_ALTn_DATA_BMSK                                                 0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_MCI_FIFO_ALTn_DATA_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONFIG_ADDR                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024800)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONFIG_PHYS                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024800)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONFIG_OFFS                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024800)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONFIG_RMSK                                                            0x7003f
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONFIG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_DML_CONFIG_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_DML_CONFIG_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONFIG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_DML_CONFIG_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONFIG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_DML_CONFIG_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_DML_CONFIG_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_DML_CONFIG_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONFIG_INFINITE_CONS_TRANS_BMSK                                        0x40000
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONFIG_INFINITE_CONS_TRANS_SHFT                                           0x12
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONFIG_DIRECT_MODE_BMSK                                                0x20000
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONFIG_DIRECT_MODE_SHFT                                                   0x11
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONFIG_BYPASS_BMSK                                                     0x10000
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONFIG_BYPASS_SHFT                                                        0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONFIG_PRODUCER_BLOCK_END_HPROT2_BMSK                                     0x20
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONFIG_PRODUCER_BLOCK_END_HPROT2_SHFT                                      0x5
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONFIG_PRODUCER_TRANS_END_EN_BMSK                                         0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONFIG_PRODUCER_TRANS_END_EN_SHFT                                          0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONFIG_CONSUMER_CRCI_SEL_BMSK                                              0xc
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONFIG_CONSUMER_CRCI_SEL_SHFT                                              0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONFIG_PRODUCER_CRCI_SEL_BMSK                                              0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONFIG_PRODUCER_CRCI_SEL_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_DML_STATUS_ADDR                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024804)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_STATUS_PHYS                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024804)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_STATUS_OFFS                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024804)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_STATUS_RMSK                                                            0x10001
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_STATUS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_DML_STATUS_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_DML_STATUS_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_STATUS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_DML_STATUS_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_STATUS_CONSUMER_IDLE_BMSK                                              0x10000
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_STATUS_CONSUMER_IDLE_SHFT                                                 0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_STATUS_CONSUMER_IDLE_CONSUMER_IS_BUSY_FVAL                                 0x0
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_STATUS_CONSUMER_IDLE_CONSUMER_IS_IDLE_FVAL                                 0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_STATUS_PRODUCER_IDLE_BMSK                                                  0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_STATUS_PRODUCER_IDLE_SHFT                                                  0x0
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_STATUS_PRODUCER_IDLE_PRODUCER_IS_BUSY_FVAL                                 0x0
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_STATUS_PRODUCER_IDLE_PRODUCER_IS_IDLE_FVAL                                 0x1

#define HWIO_PERIPH_SS_SDC1_SDCC_DML_SW_RESET_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024808)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_SW_RESET_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024808)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_SW_RESET_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024808)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_SW_RESET_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_SW_RESET_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_DML_SW_RESET_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_SW_RESET_DML_SW_RESET_WO_BMSK                                       0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_SW_RESET_DML_SW_RESET_WO_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_START_ADDR                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x0002480c)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_START_PHYS                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x0002480c)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_START_OFFS                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x0002480c)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_START_RMSK                                                 0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_START_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_START_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_START_DML_PRODUCER_START_WO_BMSK                           0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_START_DML_PRODUCER_START_WO_SHFT                                  0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONSUMER_START_ADDR                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024810)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONSUMER_START_PHYS                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024810)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONSUMER_START_OFFS                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024810)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONSUMER_START_RMSK                                                 0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONSUMER_START_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_DML_CONSUMER_START_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONSUMER_START_DML_CONSUMER_START_WO_BMSK                           0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONSUMER_START_DML_CONSUMER_START_WO_SHFT                                  0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_ADDR                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024814)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_PHYS                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024814)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_OFFS                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024814)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_RMSK                                         0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_PRODUCER_LOGICAL_SIZE_BMSK                   0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_PRODUCER_LOGICAL_SIZE_SHFT                      0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_ADDR                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024818)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_PHYS                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024818)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_OFFS                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024818)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_RMSK                                         0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_CONSUMER_LOGICAL_SIZE_BMSK                   0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_CONSUMER_LOGICAL_SIZE_SHFT                      0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PIPE_ID_ADDR                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x0002481c)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PIPE_ID_PHYS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x0002481c)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PIPE_ID_OFFS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x0002481c)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PIPE_ID_RMSK                                                          0x1f001f
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PIPE_ID_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_DML_PIPE_ID_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_DML_PIPE_ID_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PIPE_ID_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_DML_PIPE_ID_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PIPE_ID_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_DML_PIPE_ID_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PIPE_ID_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_DML_PIPE_ID_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_DML_PIPE_ID_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PIPE_ID_CONSUMER_PIPE_ID_BMSK                                         0x1f0000
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PIPE_ID_CONSUMER_PIPE_ID_SHFT                                             0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PIPE_ID_PRODUCER_PIPE_ID_BMSK                                             0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PIPE_ID_PRODUCER_PIPE_ID_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_TRACKERS_ADDR                                              (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024820)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_TRACKERS_PHYS                                              (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024820)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_TRACKERS_OFFS                                              (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024820)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_TRACKERS_RMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_TRACKERS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_TRACKERS_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_TRACKERS_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_TRACKERS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_TRACKERS_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_TRACKERS_PROD_TRANS_CNT_BMSK                               0xffff0000
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_TRACKERS_PROD_TRANS_CNT_SHFT                                     0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_TRACKERS_PROD_BLOCK_CNT_BMSK                                   0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_TRACKERS_PROD_BLOCK_CNT_SHFT                                      0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_ADDR                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024824)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_PHYS                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024824)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_OFFS                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024824)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_RMSK                                            0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_PRODUCER_BLK_SIZE_BMSK                          0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_PRODUCER_BLK_SIZE_SHFT                             0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_ADDR                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024828)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_PHYS                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024828)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_OFFS                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024828)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_RMSK                                        0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_PRODUCER_TRANS_SIZE_BMSK                    0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_PRODUCER_TRANS_SIZE_SHFT                           0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_DML_DIRECT_MODE_BASE_ADDR_ADDR                                          (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x0002482c)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_DIRECT_MODE_BASE_ADDR_PHYS                                          (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x0002482c)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_DIRECT_MODE_BASE_ADDR_OFFS                                          (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x0002482c)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_DIRECT_MODE_BASE_ADDR_RMSK                                          0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_DIRECT_MODE_BASE_ADDR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_DML_DIRECT_MODE_BASE_ADDR_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_DML_DIRECT_MODE_BASE_ADDR_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_DIRECT_MODE_BASE_ADDR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_DML_DIRECT_MODE_BASE_ADDR_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_DIRECT_MODE_BASE_ADDR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_DML_DIRECT_MODE_BASE_ADDR_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_DIRECT_MODE_BASE_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_DML_DIRECT_MODE_BASE_ADDR_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_DML_DIRECT_MODE_BASE_ADDR_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_DIRECT_MODE_BASE_ADDR_CONSUMER_BASE_ADDR_BMSK                       0xffff0000
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_DIRECT_MODE_BASE_ADDR_CONSUMER_BASE_ADDR_SHFT                             0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_DIRECT_MODE_BASE_ADDR_PRODUCER_BASE_ADDR_BMSK                           0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_DIRECT_MODE_BASE_ADDR_PRODUCER_BASE_ADDR_SHFT                              0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_DML_DEBUG_ADDR                                                          (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024830)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_DEBUG_PHYS                                                          (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024830)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_DEBUG_OFFS                                                          (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024830)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_DEBUG_RMSK                                                                 0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_DEBUG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_DML_DEBUG_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_DML_DEBUG_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_DEBUG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_DML_DEBUG_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_DEBUG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_DML_DEBUG_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_DEBUG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_DML_DEBUG_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_DML_DEBUG_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_DEBUG_STATUS_2_SEL_BMSK                                                    0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_DEBUG_STATUS_2_SEL_SHFT                                                    0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_DEBUG_TESTBUS_EN_BMSK                                                      0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_DEBUG_TESTBUS_EN_SHFT                                                      0x0
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_DEBUG_TESTBUS_EN_DISABLE_TEST_BUS_FVAL                                     0x0
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_DEBUG_TESTBUS_EN_ENABLE_TEST_BUS_FVAL                                      0x1

#define HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_1_ADDR                                              (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024834)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_1_PHYS                                              (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024834)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_1_OFFS                                              (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024834)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_1_RMSK                                                0xffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_1_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_1_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_1_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_1_ACK_ON_SUCCESS_TOGGLE_BMSK                          0x800000
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_1_ACK_ON_SUCCESS_TOGGLE_SHFT                              0x17
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_1_ACK_BYTES_AVAIL_TOGGLE_BMSK                         0x400000
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_1_ACK_BYTES_AVAIL_TOGGLE_SHFT                             0x16
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_1_PIPE_BYTES_AVAIL_TOGGLE_BMSK                        0x200000
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_1_PIPE_BYTES_AVAIL_TOGGLE_SHFT                            0x15
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_1_TRANSACTION_END_REC_BMSK                            0x100000
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_1_TRANSACTION_END_REC_SHFT                                0x14
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_1_PIPE_BYTES_FREE_TOGGLE_BMSK                          0x80000
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_1_PIPE_BYTES_FREE_TOGGLE_SHFT                             0x13
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_1_PIPE_BYTES_FREE_BMSK                                 0x7fff8
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_1_PIPE_BYTES_FREE_SHFT                                     0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_1_MESSAGING_ONLY_BMSK                                      0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_1_MESSAGING_ONLY_SHFT                                      0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_1_TRANSACTION_END_BMSK                                     0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_1_TRANSACTION_END_SHFT                                     0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_1_BLOCK_END_BMSK                                           0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_1_BLOCK_END_SHFT                                           0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_2_ADDR                                              (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024838)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_2_PHYS                                              (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024838)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_2_OFFS                                              (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024838)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_2_RMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_2_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_2_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_2_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_2_ACK_ON_SUCCESS_TOGGLE_SIZE_BMSK                   0xffff0000
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_2_ACK_ON_SUCCESS_TOGGLE_SIZE_SHFT                         0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_2_PIPE_BYTES_AVAIL_BMSK                                 0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_BAM_SIDE_STATUS_2_PIPE_BYTES_AVAIL_SHFT                                    0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_1_ADDR                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x0002483c)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_1_PHYS                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x0002483c)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_1_OFFS                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x0002483c)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_1_RMSK                                                    0x1ffff
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_1_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_1_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_1_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_1_PERIPHERAL_ADDR_WIDTH_BMSK                              0x1f800
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_1_PERIPHERAL_ADDR_WIDTH_SHFT                                  0xb
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_1_MAX_PIPES_BMSK                                            0x7c0
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_1_MAX_PIPES_SHFT                                              0x6
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_1_CONSUMER_CRCI_BLK_BMSK                                     0x38
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_1_CONSUMER_CRCI_BLK_SHFT                                      0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_1_CONSUMER_CRCI_BLK_ENUM_16_BYTES_FVAL                        0x0
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_1_CONSUMER_CRCI_BLK_ENUM_32_BYTES_FVAL                        0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_1_CONSUMER_CRCI_BLK_ENUM_64_BYTES_FVAL                        0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_1_CONSUMER_CRCI_BLK_ENUM_128_BYTES_FVAL                       0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_1_CONSUMER_CRCI_BLK_ENUM_192_BYTES_FVAL                       0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_1_PRODUCER_CRCI_BLK_BMSK                                      0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_1_PRODUCER_CRCI_BLK_SHFT                                      0x0
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_1_PRODUCER_CRCI_BLK_ENUM_16_BYTES_FVAL                        0x0
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_1_PRODUCER_CRCI_BLK_ENUM_32_BYTES_FVAL                        0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_1_PRODUCER_CRCI_BLK_ENUM_64_BYTES_FVAL                        0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_1_PRODUCER_CRCI_BLK_ENUM_128_BYTES_FVAL                       0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_1_PRODUCER_CRCI_BLK_ENUM_192_BYTES_FVAL                       0x4

#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_2_ADDR                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024840)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_2_PHYS                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024840)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_2_OFFS                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024840)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_2_RMSK                                                 0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_2_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_2_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_2_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_2_PROD_RD_DMR_ADDR_BMSK                                0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_2_PROD_RD_DMR_ADDR_SHFT                                       0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_3_ADDR                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024844)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_3_PHYS                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024844)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_3_OFFS                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024844)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_3_RMSK                                                 0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_3_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_3_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_3_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_3_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_3_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_3_CONS_WR_DMR_ADDR_BMSK                                0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_RTL_GENERICS_3_CONS_WR_DMR_ADDR_SHFT                                       0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_DML_INTERRUPT_ENABLE_ADDR                                               (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024848)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_INTERRUPT_ENABLE_PHYS                                               (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024848)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_INTERRUPT_ENABLE_OFFS                                               (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024848)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_INTERRUPT_ENABLE_RMSK                                                      0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_INTERRUPT_ENABLE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_DML_INTERRUPT_ENABLE_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_DML_INTERRUPT_ENABLE_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_INTERRUPT_ENABLE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_DML_INTERRUPT_ENABLE_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_INTERRUPT_ENABLE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_DML_INTERRUPT_ENABLE_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_INTERRUPT_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_DML_INTERRUPT_ENABLE_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_DML_INTERRUPT_ENABLE_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_INTERRUPT_ENABLE_PROD_IDLE_START_INTR_EN_BMSK                              0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_INTERRUPT_ENABLE_PROD_IDLE_START_INTR_EN_SHFT                              0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_DML_INTERRUPT_CLEAR_ADDR                                                (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x0002484c)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_INTERRUPT_CLEAR_PHYS                                                (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x0002484c)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_INTERRUPT_CLEAR_OFFS                                                (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x0002484c)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_INTERRUPT_CLEAR_RMSK                                                       0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_INTERRUPT_CLEAR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_DML_INTERRUPT_CLEAR_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_INTERRUPT_CLEAR_PROD_IDLE_START_INTR_CLR_BMSK                              0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_DML_INTERRUPT_CLEAR_PROD_IDLE_START_INTR_CLR_SHFT                              0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_0_2_ADDR                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024900)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_0_2_PHYS                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024900)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_0_2_OFFS                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024900)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_0_2_RMSK                                                         0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_0_2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_0_2_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_0_2_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_0_2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_0_2_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_0_2_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_0_2_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_0_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_0_2_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_0_2_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_0_2_ARG_2_BMSK                                                   0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_0_2_ARG_2_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_4_6_ADDR                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024904)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_4_6_PHYS                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024904)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_4_6_OFFS                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024904)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_4_6_RMSK                                                         0xffff7fff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_4_6_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_4_6_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_4_6_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_4_6_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_4_6_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_4_6_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_4_6_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_4_6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_4_6_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_4_6_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_4_6_BLK_CNT_FOR_CUR_TRANS_BMSK                                   0xffff0000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_4_6_BLK_CNT_FOR_CUR_TRANS_SHFT                                         0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_4_6_BLK_SIZE_HST_SDMA_BUF_BMSK                                       0x7000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_4_6_BLK_SIZE_HST_SDMA_BUF_SHFT                                          0xc
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_4_6_BLK_SIZE_TRANS_BMSK                                               0xfff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_4_6_BLK_SIZE_TRANS_SHFT                                                 0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_8_A_ADDR                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024908)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_8_A_PHYS                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024908)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_8_A_OFFS                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024908)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_8_A_RMSK                                                         0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_8_A_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_8_A_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_8_A_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_8_A_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_8_A_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_8_A_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_8_A_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_8_A_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_8_A_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_8_A_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_8_A_CMD_ARG_1_BMSK                                               0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_8_A_CMD_ARG_1_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_C_E_ADDR                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x0002490c)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_C_E_PHYS                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x0002490c)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_C_E_OFFS                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x0002490c)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_C_E_RMSK                                                         0x3ffb003f
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_C_E_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_C_E_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_C_E_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_C_E_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_C_E_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_C_E_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_C_E_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_C_E_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_C_E_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_C_E_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_C_E_CMD_INDX_BMSK                                                0x3f000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_C_E_CMD_INDX_SHFT                                                      0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_C_E_CMD_TYPE_BMSK                                                  0xc00000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_C_E_CMD_TYPE_SHFT                                                      0x16
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_C_E_CMD_DATA_PRESENT_SEL_BMSK                                      0x200000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_C_E_CMD_DATA_PRESENT_SEL_SHFT                                          0x15
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_C_E_CMD_INDX_CHECK_EN_BMSK                                         0x100000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_C_E_CMD_INDX_CHECK_EN_SHFT                                             0x14
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_C_E_CMD_CRC_CHECK_EN_BMSK                                           0x80000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_C_E_CMD_CRC_CHECK_EN_SHFT                                              0x13
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_C_E_CMD_RESP_TYPE_SEL_BMSK                                          0x30000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_C_E_CMD_RESP_TYPE_SEL_SHFT                                             0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_C_E_TRANS_MODE_MULTI_SINGLE_BLK_SEL_BMSK                               0x20
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_C_E_TRANS_MODE_MULTI_SINGLE_BLK_SEL_SHFT                                0x5
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_C_E_TRANS_MODE_DATA_DIRECTION_SEL_BMSK                                 0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_C_E_TRANS_MODE_DATA_DIRECTION_SEL_SHFT                                  0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_C_E_TRANS_MODE_AUTO_CMD_EN_BMSK                                         0xc
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_C_E_TRANS_MODE_AUTO_CMD_EN_SHFT                                         0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_C_E_TRANS_MODE_BLK_CNT_EN_BMSK                                          0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_C_E_TRANS_MODE_BLK_CNT_EN_SHFT                                          0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_C_E_TRANS_MODE_DMA_EN_BMSK                                              0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_C_E_TRANS_MODE_DMA_EN_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_10_12_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024910)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_10_12_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024910)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_10_12_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024910)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_10_12_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_10_12_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_10_12_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_10_12_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_10_12_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_10_12_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_10_12_CMD_RESP_BMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_10_12_CMD_RESP_SHFT                                                     0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_14_16_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024914)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_14_16_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024914)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_14_16_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024914)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_14_16_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_14_16_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_14_16_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_14_16_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_14_16_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_14_16_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_14_16_CMD_RESP_BMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_14_16_CMD_RESP_SHFT                                                     0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_18_1A_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024918)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_18_1A_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024918)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_18_1A_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024918)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_18_1A_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_18_1A_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_18_1A_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_18_1A_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_18_1A_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_18_1A_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_18_1A_CMD_RESP_BMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_18_1A_CMD_RESP_SHFT                                                     0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_1C_1E_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x0002491c)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_1C_1E_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x0002491c)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_1C_1E_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x0002491c)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_1C_1E_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_1C_1E_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_1C_1E_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_1C_1E_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_1C_1E_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_1C_1E_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_1C_1E_CMD_RESP_BMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_1C_1E_CMD_RESP_SHFT                                                     0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_20_22_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024920)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_20_22_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024920)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_20_22_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024920)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_20_22_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_20_22_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_20_22_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_20_22_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_20_22_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_20_22_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_20_22_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_20_22_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_20_22_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_20_22_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_20_22_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_20_22_BUF_DATA_PORT_3_BMSK                                       0xff000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_20_22_BUF_DATA_PORT_3_SHFT                                             0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_20_22_BUF_DATA_PORT_2_BMSK                                         0xff0000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_20_22_BUF_DATA_PORT_2_SHFT                                             0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_20_22_BUF_DATA_PORT_1_BMSK                                           0xff00
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_20_22_BUF_DATA_PORT_1_SHFT                                              0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_20_22_BUF_DATA_PORT_0_BMSK                                             0xff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_20_22_BUF_DATA_PORT_0_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024924)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024924)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024924)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_RMSK                                                        0x3ff0f0f
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_SIGANLING_18_SWITCHING_STS_BMSK                             0x2000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_SIGANLING_18_SWITCHING_STS_SHFT                                  0x19
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_PRESENT_STATE_CMD_LINE_SIGNAL_LEVEL_BMSK                    0x1000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_PRESENT_STATE_CMD_LINE_SIGNAL_LEVEL_SHFT                         0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_PRESENT_STATE_DAT_3_0_LINE_SIGNAL_LEVEL_BMSK                 0xf00000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_PRESENT_STATE_DAT_3_0_LINE_SIGNAL_LEVEL_SHFT                     0x14
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_PRESENT_STATE_WR_PROTECT_SWITCH_PIN_LEVEL_BMSK                0x80000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_PRESENT_STATE_WR_PROTECT_SWITCH_PIN_LEVEL_SHFT                   0x13
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_PRESENT_STATE_CARD_DETECT_PIN_LEVEL_BMSK                      0x40000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_PRESENT_STATE_CARD_DETECT_PIN_LEVEL_SHFT                         0x12
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_PRESENT_STATE_CARD_STATE_STABLE_BMSK                          0x20000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_PRESENT_STATE_CARD_STATE_STABLE_SHFT                             0x11
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_PRESENT_STATE_CARD_INSERTED_BMSK                              0x10000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_PRESENT_STATE_CARD_INSERTED_SHFT                                 0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_PRESENT_STATE_BUF_RD_EN_BMSK                                    0x800
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_PRESENT_STATE_BUF_RD_EN_SHFT                                      0xb
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_PRESENT_STATE_BUF_WR_EN_BMSK                                    0x400
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_PRESENT_STATE_BUF_WR_EN_SHFT                                      0xa
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_PRESENT_STATE_RD_TRANS_ACT_BMSK                                 0x200
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_PRESENT_STATE_RD_TRANS_ACT_SHFT                                   0x9
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_PRESENT_STATE_WR_TRANS_ACT_BMSK                                 0x100
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_PRESENT_STATE_WR_TRANS_ACT_SHFT                                   0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_PRESENT_STATE_RETUNING_REQ_BMSK                                   0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_PRESENT_STATE_RETUNING_REQ_SHFT                                   0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_PRESENT_STATE_DAT_LINE_ACT_BMSK                                   0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_PRESENT_STATE_DAT_LINE_ACT_SHFT                                   0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_PRESENT_STATE_CMD_INHIBIT_DAT_BMSK                                0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_PRESENT_STATE_CMD_INHIBIT_DAT_SHFT                                0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_PRESENT_STATE_CMD_INHIBIT_CMD_BMSK                                0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_24_26_PRESENT_STATE_CMD_INHIBIT_CMD_SHFT                                0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024928)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024928)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024928)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_RMSK                                                        0x70f0fff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_REMOVAL_BMSK                       0x4000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_REMOVAL_SHFT                            0x1a
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_INSERTION_BMSK                     0x2000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_INSERTION_SHFT                          0x19
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_INT_BMSK                           0x1000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_INT_SHFT                                0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_BLK_GAP_CTL_INT_BMSK                                          0x80000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_BLK_GAP_CTL_INT_SHFT                                             0x13
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_BLK_GAP_CTL_RD_WAIT_BMSK                                      0x40000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_BLK_GAP_CTL_RD_WAIT_SHFT                                         0x12
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_BLK_GAP_CTL_CONTINUE_REQ_BMSK                                 0x20000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_BLK_GAP_CTL_CONTINUE_REQ_SHFT                                    0x11
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_BLK_GAP_CTL_STOP_GAP_REQ_BMSK                                 0x10000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_BLK_GAP_CTL_STOP_GAP_REQ_SHFT                                    0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_PWR_CTL_SD_BUS_VOLTAGE_SEL_BMSK                                 0xe00
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_PWR_CTL_SD_BUS_VOLTAGE_SEL_SHFT                                   0x9
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_PWR_CTL_SD_BUS_PWR_BMSK                                         0x100
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_PWR_CTL_SD_BUS_PWR_SHFT                                           0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_HST_CTL1_CARD_DETECT_SIGNAL_SEL_BMSK                             0x80
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_HST_CTL1_CARD_DETECT_SIGNAL_SEL_SHFT                              0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_HST_CTL1_CARD_DETECT_TEST_LEVEL_BMSK                             0x40
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_HST_CTL1_CARD_DETECT_TEST_LEVEL_SHFT                              0x6
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_HST_CTL1_EXTENDED_DATA_TRANS_WIDTH_BMSK                          0x20
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_HST_CTL1_EXTENDED_DATA_TRANS_WIDTH_SHFT                           0x5
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_HST_CTL1_DMA_SEL_BMSK                                            0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_HST_CTL1_DMA_SEL_SHFT                                             0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_HST_CTL1_HS_EN_BMSK                                               0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_HST_CTL1_HS_EN_SHFT                                               0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_HST_CTL1_DATA_TRANS_WIDTH_BMSK                                    0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_HST_CTL1_DATA_TRANS_WIDTH_SHFT                                    0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_HST_CTL1_LED_CTL_BMSK                                             0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_28_2A_HST_CTL1_LED_CTL_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_2C_2E_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x0002492c)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_2C_2E_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x0002492c)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_2C_2E_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x0002492c)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_2C_2E_RMSK                                                        0x70fffe7
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_2C_2E_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_2C_2E_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_2C_2E_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_2C_2E_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_2C_2E_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_2C_2E_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_2C_2E_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_2C_2E_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_2C_2E_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_2C_2E_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_2C_2E_SW_RST_DAT_LINE_BMSK                                        0x4000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_2C_2E_SW_RST_DAT_LINE_SHFT                                             0x1a
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_2C_2E_SW_RST_CMD_LINE_BMSK                                        0x2000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_2C_2E_SW_RST_CMD_LINE_SHFT                                             0x19
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_2C_2E_SW_RST_FOR_ALL_BMSK                                         0x1000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_2C_2E_SW_RST_FOR_ALL_SHFT                                              0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_2C_2E_DATA_TIMEOUT_COUNTER_BMSK                                     0xf0000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_2C_2E_DATA_TIMEOUT_COUNTER_SHFT                                        0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_2C_2E_CLK_CTL_SDCLK_FREQ_SEL_BMSK                                    0xff00
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_2C_2E_CLK_CTL_SDCLK_FREQ_SEL_SHFT                                       0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_2C_2E_CLK_CTL_SDCLK_FREQ_SEL_MSB_BMSK                                  0xc0
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_2C_2E_CLK_CTL_SDCLK_FREQ_SEL_MSB_SHFT                                   0x6
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_2C_2E_CLK_CTL_GEN_SEL_BMSK                                             0x20
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_2C_2E_CLK_CTL_GEN_SEL_SHFT                                              0x5
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_2C_2E_CLK_CTL_SDCLK_EN_BMSK                                             0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_2C_2E_CLK_CTL_SDCLK_EN_SHFT                                             0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_2C_2E_CLK_CTL_INTERNAL_CLK_STABLE_BMSK                                  0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_2C_2E_CLK_CTL_INTERNAL_CLK_STABLE_SHFT                                  0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_2C_2E_CLK_CTL_INTERNAL_CLK_EN_BMSK                                      0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_2C_2E_CLK_CTL_INTERNAL_CLK_EN_SHFT                                      0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024930)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024930)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024930)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_RMSK                                                       0xf7ff9fff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_ERR_INT_STS_VENDOR_SPECIFIC_BMSK                           0xf0000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_ERR_INT_STS_VENDOR_SPECIFIC_SHFT                                 0x1c
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_ERR_INT_STS_TUNING_ERR_BMSK                                 0x4000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_ERR_INT_STS_TUNING_ERR_SHFT                                      0x1a
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_ERR_INT_STS_ADMA_ERR_BMSK                                   0x2000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_ERR_INT_STS_ADMA_ERR_SHFT                                        0x19
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_ERR_INT_STS_AUTO_CMD_ERR_BMSK                               0x1000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_ERR_INT_STS_AUTO_CMD_ERR_SHFT                                    0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_ERR_INT_STS_CURRENT_LIMIT_ERR_BMSK                           0x800000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_ERR_INT_STS_CURRENT_LIMIT_ERR_SHFT                               0x17
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_ERR_INT_STS_DATA_END_BIT_ERR_BMSK                            0x400000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_ERR_INT_STS_DATA_END_BIT_ERR_SHFT                                0x16
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_ERR_INT_STS_DATA_CRC_ERR_BMSK                                0x200000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_ERR_INT_STS_DATA_CRC_ERR_SHFT                                    0x15
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_ERR_INT_STS_DATA_TIMEOUT_ERR_BMSK                            0x100000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_ERR_INT_STS_DATA_TIMEOUT_ERR_SHFT                                0x14
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_ERR_INT_STS_CMD_INDX_ERR_BMSK                                 0x80000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_ERR_INT_STS_CMD_INDX_ERR_SHFT                                    0x13
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_ERR_INT_STS_CMD_END_BIT_ERR_BMSK                              0x40000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_ERR_INT_STS_CMD_END_BIT_ERR_SHFT                                 0x12
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_ERR_INT_STS_CMD_CRC_ERR_BMSK                                  0x20000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_ERR_INT_STS_CMD_CRC_ERR_SHFT                                     0x11
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_ERR_INT_STS_CMD_TIMEOUT_ERR_BMSK                              0x10000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_ERR_INT_STS_CMD_TIMEOUT_ERR_SHFT                                 0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_NORMAL_INT_STS_ERR_INT_BMSK                                    0x8000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_NORMAL_INT_STS_ERR_INT_SHFT                                       0xf
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_NORMAL_INT_STS_RETUNING_EVENT_BMSK                             0x1000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_NORMAL_INT_STS_RETUNING_EVENT_SHFT                                0xc
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_NORMAL_INT_STS_INT_C_BMSK                                       0x800
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_NORMAL_INT_STS_INT_C_SHFT                                         0xb
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_NORMAL_INT_STS_INT_B_BMSK                                       0x400
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_NORMAL_INT_STS_INT_B_SHFT                                         0xa
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_NORMAL_INT_STS_INT_A_BMSK                                       0x200
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_NORMAL_INT_STS_INT_A_SHFT                                         0x9
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_NORMAL_INT_STS_CARD_INT_BMSK                                    0x100
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_NORMAL_INT_STS_CARD_INT_SHFT                                      0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_NORMAL_INT_STS_CARD_REMOVAL_BMSK                                 0x80
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_NORMAL_INT_STS_CARD_REMOVAL_SHFT                                  0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_NORMAL_INT_STS_CARD_INSERTION_BMSK                               0x40
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_NORMAL_INT_STS_CARD_INSERTION_SHFT                                0x6
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_NORMAL_INT_STS_BUF_RD_READY_BMSK                                 0x20
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_NORMAL_INT_STS_BUF_RD_READY_SHFT                                  0x5
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_NORMAL_INT_STS_BUF_WR_READY_BMSK                                 0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_NORMAL_INT_STS_BUF_WR_READY_SHFT                                  0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_NORMAL_INT_STS_DMA_INT_BMSK                                       0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_NORMAL_INT_STS_DMA_INT_SHFT                                       0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_NORMAL_INT_STS_BLK_GAP_EVENT_BMSK                                 0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_NORMAL_INT_STS_BLK_GAP_EVENT_SHFT                                 0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_NORMAL_INT_STS_TRANS_COMPLETE_BMSK                                0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_NORMAL_INT_STS_TRANS_COMPLETE_SHFT                                0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_NORMAL_INT_STS_CMD_COMPLETE_BMSK                                  0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_30_32_NORMAL_INT_STS_CMD_COMPLETE_SHFT                                  0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024934)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024934)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024934)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_RMSK                                                       0xf7ff1fff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_ERR_INT_STS_EN_VENDOR_SPECIFIC_ERR_BMSK                    0xf0000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_ERR_INT_STS_EN_VENDOR_SPECIFIC_ERR_SHFT                          0x1c
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_ERR_INT_STS_EN_TUNING_ERR_BMSK                              0x4000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_ERR_INT_STS_EN_TUNING_ERR_SHFT                                   0x1a
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_ERR_INT_STS_EN_ADMA_ERR_BMSK                                0x2000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_ERR_INT_STS_EN_ADMA_ERR_SHFT                                     0x19
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_ERR_INT_STS_EN_AUTO_CMD_ERR_BMSK                            0x1000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_ERR_INT_STS_EN_AUTO_CMD_ERR_SHFT                                 0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CURRENT_LIMIT_ERR_BMSK                        0x800000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CURRENT_LIMIT_ERR_SHFT                            0x17
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_ERR_INT_STS_EN_DATA_END_BIT_ERR_BMSK                         0x400000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_ERR_INT_STS_EN_DATA_END_BIT_ERR_SHFT                             0x16
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_ERR_INT_STS_EN_DATA_CRC_ERR_BMSK                             0x200000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_ERR_INT_STS_EN_DATA_CRC_ERR_SHFT                                 0x15
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_ERR_INT_STS_EN_DATA_TIMEOUT_BMSK                             0x100000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_ERR_INT_STS_EN_DATA_TIMEOUT_SHFT                                 0x14
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CMD_INDX_ERR_BMSK                              0x80000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CMD_INDX_ERR_SHFT                                 0x13
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CMD_END_BIT_ERR_BMSK                           0x40000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CMD_END_BIT_ERR_SHFT                              0x12
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CMD_CRC_ERR_BMSK                               0x20000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CMD_CRC_ERR_SHFT                                  0x11
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CMD_TIMEOUT_BMSK                               0x10000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CMD_TIMEOUT_SHFT                                  0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_RETUNING_EVENT_BMSK                          0x1000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_RETUNING_EVENT_SHFT                             0xc
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_INT_C_BMSK                                    0x800
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_INT_C_SHFT                                      0xb
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_INT_B_BMSK                                    0x400
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_INT_B_SHFT                                      0xa
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_INT_A_BMSK                                    0x200
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_INT_A_SHFT                                      0x9
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_INT_BMSK                                 0x100
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_INT_SHFT                                   0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_REMOVAL_BMSK                              0x80
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_REMOVAL_SHFT                               0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_INSERTION_BMSK                            0x40
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_INSERTION_SHFT                             0x6
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_BUF_RD_READY_BMSK                              0x20
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_BUF_RD_READY_SHFT                               0x5
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_BUF_WR_READY_BMSK                              0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_BUF_WR_READY_SHFT                               0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_DMA_INT_BMSK                                    0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_DMA_INT_SHFT                                    0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_BLK_GAP_EVENT_BMSK                              0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_BLK_GAP_EVENT_SHFT                              0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_TRANS_COMPLETE_BMSK                             0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_TRANS_COMPLETE_SHFT                             0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_CMD_COMPLETE_BMSK                               0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_CMD_COMPLETE_SHFT                               0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024938)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024938)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024938)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_RMSK                                                       0xf7ff9fff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_VENDOR_SPECIFIC_ERR_BMSK                 0xf0000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_VENDOR_SPECIFIC_ERR_SHFT                       0x1c
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_TUNING_ERR_BMSK                           0x4000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_TUNING_ERR_SHFT                                0x1a
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_ADMA_ERR_BMSK                             0x2000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_ADMA_ERR_SHFT                                  0x19
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_AUTO_CMD_ERR_BMSK                         0x1000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_AUTO_CMD_ERR_SHFT                              0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CURRENT_LIMIT_ERR_BMSK                     0x800000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CURRENT_LIMIT_ERR_SHFT                         0x17
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_END_BIT_ERR_BMSK                      0x400000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_END_BIT_ERR_SHFT                          0x16
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_CRC_ERR_BMSK                          0x200000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_CRC_ERR_SHFT                              0x15
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_TIMEOUT_BMSK                          0x100000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_TIMEOUT_SHFT                              0x14
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_INDX_ERR_BMSK                           0x80000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_INDX_ERR_SHFT                              0x13
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_END_BIT_ERR_BMSK                        0x40000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_END_BIT_ERR_SHFT                           0x12
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_CRC_ERR_BMSK                            0x20000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_CRC_ERR_SHFT                               0x11
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_TIMEOUT_BMSK                            0x10000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_TIMEOUT_SHFT                               0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_ERR_INT_BMSK                              0x8000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_ERR_INT_SHFT                                 0xf
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_RETUNING_EVENT_BMSK                       0x1000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_RETUNING_EVENT_SHFT                          0xc
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_C_BMSK                                 0x800
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_C_SHFT                                   0xb
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_B_BMSK                                 0x400
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_B_SHFT                                   0xa
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_A_BMSK                                 0x200
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_A_SHFT                                   0x9
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_INT_BMSK                              0x100
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_INT_SHFT                                0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_REMOVAL_BMSK                           0x80
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_REMOVAL_SHFT                            0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_INSERTION_BMSK                         0x40
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_INSERTION_SHFT                          0x6
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BUF_RD_READY_BMSK                           0x20
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BUF_RD_READY_SHFT                            0x5
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BUF_WR_READY_BMSK                           0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BUF_WR_READY_SHFT                            0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_DMA_INT_BMSK                                 0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_DMA_INT_SHFT                                 0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BLK_GAP_EVENT_BMSK                           0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BLK_GAP_EVENT_SHFT                           0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_TRANS_COMPLETE_BMSK                          0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_TRANS_COMPLETE_SHFT                          0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CMD_COMPLETE_BMSK                            0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CMD_COMPLETE_SHFT                            0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x0002493c)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x0002493c)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x0002493c)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_RMSK                                                       0xc0ff009f
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_HST_CTL2_PRESET_VALUE_EN_BMSK                              0x80000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_HST_CTL2_PRESET_VALUE_EN_SHFT                                    0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_HST_CTL2_ASYNC_INT_EN_BMSK                                 0x40000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_HST_CTL2_ASYNC_INT_EN_SHFT                                       0x1e
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_HST_CTL2_SAMPL_CLK_SEL_BMSK                                  0x800000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_HST_CTL2_SAMPL_CLK_SEL_SHFT                                      0x17
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_HST_CTL2_EXEC_TUNING_BMSK                                    0x400000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_HST_CTL2_EXEC_TUNING_SHFT                                        0x16
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_HST_CTL2_DRIVER_STRENGTH_SEL_BMSK                            0x300000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_HST_CTL2_DRIVER_STRENGTH_SEL_SHFT                                0x14
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_HST_CTL2_SIGNALING_1_8_EN_BMSK                                0x80000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_HST_CTL2_SIGNALING_1_8_EN_SHFT                                   0x13
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_HST_CTL2_UHS_MODE_SEL_BMSK                                    0x70000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_HST_CTL2_UHS_MODE_SEL_SHFT                                       0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_AUTO_CMD_NOT_ISSUED_BY_AUTO_CMD12_BMSK                           0x80
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_AUTO_CMD_NOT_ISSUED_BY_AUTO_CMD12_SHFT                            0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_AUTO_CMD_INDX_ERR_BMSK                                           0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_AUTO_CMD_INDX_ERR_SHFT                                            0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_AUTO_CMD_END_BIT_ERR_BMSK                                         0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_AUTO_CMD_END_BIT_ERR_SHFT                                         0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_AUTO_CMD_CRC_ERR_BMSK                                             0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_AUTO_CMD_CRC_ERR_SHFT                                             0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_AUTO_CMD_TIMEOUT_BMSK                                             0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_AUTO_CMD_TIMEOUT_SHFT                                             0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_AUTO_CMD12_NOT_EXEC_BMSK                                          0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_3C_3E_AUTO_CMD12_NOT_EXEC_SHFT                                          0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024940)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024940)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024940)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_RMSK                                                       0xf7efffbf
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_CAPABILITIES_SLOT_TYPE_BMSK                                0xc0000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_CAPABILITIES_SLOT_TYPE_SHFT                                      0x1e
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_CAPABILITIES_ASYNC_INT_SUPPORT_BMSK                        0x20000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_CAPABILITIES_ASYNC_INT_SUPPORT_SHFT                              0x1d
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_CAPABILITIES_SYS_BUS_SUPPORT_64_BIT_BMSK                   0x10000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_CAPABILITIES_SYS_BUS_SUPPORT_64_BIT_SHFT                         0x1c
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_1_8V_BMSK                      0x4000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_1_8V_SHFT                           0x1a
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_3_0V_BMSK                      0x2000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_3_0V_SHFT                           0x19
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_3_3V_BMSK                      0x1000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_3_3V_SHFT                           0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_CAPABILITIES_SUSPEND_RESUME_SUPPORT_BMSK                     0x800000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_CAPABILITIES_SUSPEND_RESUME_SUPPORT_SHFT                         0x17
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_CAPABILITIES_SDMA_SUPPORT_BMSK                               0x400000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_CAPABILITIES_SDMA_SUPPORT_SHFT                                   0x16
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_CAPABILITIES_HS_SUPPORT_BMSK                                 0x200000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_CAPABILITIES_HS_SUPPORT_SHFT                                     0x15
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_CAPABILITIES_ADMA2_SUPPORT_BMSK                               0x80000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_CAPABILITIES_ADMA2_SUPPORT_SHFT                                  0x13
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_CAPABILITIES_SUPPORT_8_BIT_BMSK                               0x40000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_CAPABILITIES_SUPPORT_8_BIT_SHFT                                  0x12
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_CAPABILITIES_MAX_BLK_LENGTH_BMSK                              0x30000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_CAPABILITIES_MAX_BLK_LENGTH_SHFT                                 0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_CAPABILITIES_BASE_SDCLK_FREQ_BMSK                              0xff00
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_CAPABILITIES_BASE_SDCLK_FREQ_SHFT                                 0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_CAPABILITIES_TIMEOUT_CLK_UNIT_BMSK                               0x80
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_CAPABILITIES_TIMEOUT_CLK_UNIT_SHFT                                0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_CAPABILITIES_TIMEOUT_CLK_FREQ_BMSK                               0x3f
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_40_42_CAPABILITIES_TIMEOUT_CLK_FREQ_SHFT                                0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_44_46_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024944)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_44_46_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024944)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_44_46_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024944)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_44_46_RMSK                                                         0xffef77
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_44_46_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_44_46_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_44_46_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_44_46_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_44_46_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_44_46_CAPABILITIES_CLK_MULTIPLIER_BMSK                             0xff0000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_44_46_CAPABILITIES_CLK_MULTIPLIER_SHFT                                 0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_44_46_CAPABILITIES_RETUNING_MODE_BMSK                                0xc000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_44_46_CAPABILITIES_RETUNING_MODE_SHFT                                   0xe
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_44_46_CAPABILITIES_USE_TUNING_FOR_SDR50_BMSK                         0x2000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_44_46_CAPABILITIES_USE_TUNING_FOR_SDR50_SHFT                            0xd
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_44_46_CAPABILITIES_TIMER_CNT_FOR_RETUNING_BMSK                        0xf00
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_44_46_CAPABILITIES_TIMER_CNT_FOR_RETUNING_SHFT                          0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_D_SUPPORT_BMSK                          0x40
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_D_SUPPORT_SHFT                           0x6
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_C_SUPPORT_BMSK                          0x20
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_C_SUPPORT_SHFT                           0x5
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_A_SUPPORT_BMSK                          0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_A_SUPPORT_SHFT                           0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_44_46_CAPABILITIES_DDR_50_SUPPORT_BMSK                                  0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_44_46_CAPABILITIES_DDR_50_SUPPORT_SHFT                                  0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_44_46_CAPABILITIES_SDR_104_SUPPORT_BMSK                                 0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_44_46_CAPABILITIES_SDR_104_SUPPORT_SHFT                                 0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_44_46_CAPABILITIES_SDR_50_SUPPORT_BMSK                                  0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_44_46_CAPABILITIES_SDR_50_SUPPORT_SHFT                                  0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_48_4A_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024948)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_48_4A_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024948)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_48_4A_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024948)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_48_4A_RMSK                                                         0xffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_48_4A_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_48_4A_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_48_4A_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_48_4A_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_48_4A_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_48_4A_MAX_CURRENT_1_8V_BMSK                                        0xff0000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_48_4A_MAX_CURRENT_1_8V_SHFT                                            0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_48_4A_MAX_CURRENT_3_0V_BMSK                                          0xff00
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_48_4A_MAX_CURRENT_3_0V_SHFT                                             0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_48_4A_MAX_CURRENT_3_3V_BMSK                                            0xff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_48_4A_MAX_CURRENT_3_3V_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024950)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024950)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024950)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_RMSK                                                       0xf3ff009f
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_VENDOR_SPECIFIC_ERR_STS_BMSK           0xf0000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_VENDOR_SPECIFIC_ERR_STS_SHFT                 0x1c
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_ADMA_BMSK                               0x2000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_ADMA_SHFT                                    0x19
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_AUTO_CMD_BMSK                           0x1000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_AUTO_CMD_SHFT                                0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CURRENT_LIMIT_BMSK                       0x800000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CURRENT_LIMIT_SHFT                           0x17
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_END_BIT_BMSK                        0x400000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_END_BIT_SHFT                            0x16
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_CRC_BMSK                            0x200000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_CRC_SHFT                                0x15
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_TIMEOUT_BMSK                        0x100000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_TIMEOUT_SHFT                            0x14
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_INDX_BMSK                             0x80000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_INDX_SHFT                                0x13
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_END_BIT_BMSK                          0x40000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_END_BIT_SHFT                             0x12
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_CRC_BMSK                              0x20000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_CRC_SHFT                                 0x11
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_TIMEOUT_BMSK                          0x10000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_TIMEOUT_SHFT                             0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_CMD_NOT_ISSUED_BY_AUTO_CMD12_BMSK                0x80
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_CMD_NOT_ISSUED_BY_AUTO_CMD12_SHFT                 0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_INDX_ERR_BMSK                           0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_INDX_ERR_SHFT                            0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_END_BIT_ERR_BMSK                         0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_END_BIT_ERR_SHFT                         0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_CRC_ERR_BMSK                             0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_CRC_ERR_SHFT                             0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_TIMEOUT_ERR_BMSK                         0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_TIMEOUT_ERR_SHFT                         0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD12_NOT_EXEC_BMSK                          0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD12_NOT_EXEC_SHFT                          0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_54_56_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024954)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_54_56_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024954)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_54_56_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024954)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_54_56_RMSK                                                              0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_54_56_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_54_56_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_54_56_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_54_56_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_54_56_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_54_56_ADMA_LENGTH_MISMATCH_ERR_BMSK                                     0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_54_56_ADMA_LENGTH_MISMATCH_ERR_SHFT                                     0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_54_56_ADMA_ERR_STATE_BMSK                                               0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_54_56_ADMA_ERR_STATE_SHFT                                               0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_58_5A_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024958)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_58_5A_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024958)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_58_5A_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024958)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_58_5A_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_58_5A_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_58_5A_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_58_5A_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_58_5A_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_58_5A_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_58_5A_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_58_5A_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_58_5A_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_58_5A_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_58_5A_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_58_5A_ADMA_SYS_ADDRESS_BMSK                                      0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_58_5A_ADMA_SYS_ADDRESS_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_5C_5E_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x0002495c)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_5C_5E_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x0002495c)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_5C_5E_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x0002495c)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_5C_5E_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_5C_5E_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_5C_5E_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_5C_5E_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_5C_5E_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_5C_5E_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_5C_5E_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_5C_5E_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_5C_5E_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_5C_5E_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_5C_5E_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_5C_5E_ADMA_SYS_ADDRESS_64_BMSK                                   0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_5C_5E_ADMA_SYS_ADDRESS_64_SHFT                                          0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_60_62_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024960)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_60_62_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024960)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_60_62_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024960)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_60_62_RMSK                                                       0xc7ffc7ff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_60_62_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_60_62_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_60_62_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_60_62_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_60_62_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_60_62_DEFAULT_SPEED_DRIVER_STRENGTH_SEL_BMSK                     0xc0000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_60_62_DEFAULT_SPEED_DRIVER_STRENGTH_SEL_SHFT                           0x1e
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_60_62_DEFAULT_SPEED_CLK_GEN_SEL_BMSK                              0x4000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_60_62_DEFAULT_SPEED_CLK_GEN_SEL_SHFT                                   0x1a
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_60_62_DEFAULT_SPEED_SDCLK_FREQ_SEL_BMSK                           0x3ff0000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_60_62_DEFAULT_SPEED_SDCLK_FREQ_SEL_SHFT                                0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_60_62_INIT_DRIVER_STRENGTH_SEL_BMSK                                  0xc000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_60_62_INIT_DRIVER_STRENGTH_SEL_SHFT                                     0xe
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_60_62_INIT_CLK_GEN_SEL_BMSK                                           0x400
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_60_62_INIT_CLK_GEN_SEL_SHFT                                             0xa
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_60_62_INIT_SDCLK_FREQ_SEL_BMSK                                        0x3ff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_60_62_INIT_SDCLK_FREQ_SEL_SHFT                                          0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_64_66_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024964)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_64_66_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024964)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_64_66_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024964)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_64_66_RMSK                                                       0xc7ffc7ff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_64_66_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_64_66_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_64_66_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_64_66_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_64_66_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_64_66_SDR12_DRIVER_STRENGTH_SEL_BMSK                             0xc0000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_64_66_SDR12_DRIVER_STRENGTH_SEL_SHFT                                   0x1e
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_64_66_SDR12_CLK_GEN_SEL_BMSK                                      0x4000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_64_66_SDR12_CLK_GEN_SEL_SHFT                                           0x1a
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_64_66_SDR12_SDCLK_FREQ_SEL_BMSK                                   0x3ff0000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_64_66_SDR12_SDCLK_FREQ_SEL_SHFT                                        0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_64_66_HS_DRIVER_STRENGTH_SEL_BMSK                                    0xc000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_64_66_HS_DRIVER_STRENGTH_SEL_SHFT                                       0xe
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_64_66_HS_CLK_GEN_SEL_BMSK                                             0x400
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_64_66_HS_CLK_GEN_SEL_SHFT                                               0xa
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_64_66_HS_SDCLK_FREQ_SEL_BMSK                                          0x3ff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_64_66_HS_SDCLK_FREQ_SEL_SHFT                                            0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_68_6A_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024968)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_68_6A_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024968)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_68_6A_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024968)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_68_6A_RMSK                                                       0xc7ffc7ff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_68_6A_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_68_6A_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_68_6A_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_68_6A_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_68_6A_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_68_6A_SDR50_DRIVER_STRENGTH_SEL_BMSK                             0xc0000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_68_6A_SDR50_DRIVER_STRENGTH_SEL_SHFT                                   0x1e
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_68_6A_SDR50_CLK_GEN_SEL_BMSK                                      0x4000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_68_6A_SDR50_CLK_GEN_SEL_SHFT                                           0x1a
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_68_6A_SDR50_SDCLK_FREQ_SEL_BMSK                                   0x3ff0000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_68_6A_SDR50_SDCLK_FREQ_SEL_SHFT                                        0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_68_6A_SDR25_DRIVER_STRENGTH_SEL_BMSK                                 0xc000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_68_6A_SDR25_DRIVER_STRENGTH_SEL_SHFT                                    0xe
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_68_6A_SDR25_CLK_GEN_SEL_BMSK                                          0x400
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_68_6A_SDR25_CLK_GEN_SEL_SHFT                                            0xa
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_68_6A_SDR25_SDCLK_FREQ_SEL_BMSK                                       0x3ff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_68_6A_SDR25_SDCLK_FREQ_SEL_SHFT                                         0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_6C_6E_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x0002496c)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_6C_6E_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x0002496c)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_6C_6E_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x0002496c)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_6C_6E_RMSK                                                       0xc7ffc7ff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_6C_6E_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_6C_6E_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_6C_6E_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_6C_6E_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_6C_6E_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_6C_6E_DDR50_DRIVER_STRENGTH_SEL_BMSK                             0xc0000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_6C_6E_DDR50_DRIVER_STRENGTH_SEL_SHFT                                   0x1e
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_6C_6E_DDR50_CLK_GEN_SEL_BMSK                                      0x4000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_6C_6E_DDR50_CLK_GEN_SEL_SHFT                                           0x1a
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_6C_6E_DDR50_SDCLK_FREQ_SEL_BMSK                                   0x3ff0000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_6C_6E_DDR50_SDCLK_FREQ_SEL_SHFT                                        0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_6C_6E_SDR104_DRIVER_STRENGTH_SEL_BMSK                                0xc000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_6C_6E_SDR104_DRIVER_STRENGTH_SEL_SHFT                                   0xe
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_6C_6E_SDR104_CLK_GEN_SEL_BMSK                                         0x400
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_6C_6E_SDR104_CLK_GEN_SEL_SHFT                                           0xa
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_6C_6E_SDR104_SDCLK_FREQ_SEL_BMSK                                      0x3ff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_6C_6E_SDR104_SDCLK_FREQ_SEL_SHFT                                        0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_E0_E2_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x000249e0)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_E0_E2_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x000249e0)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_E0_E2_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x000249e0)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_E0_E2_RMSK                                                       0x7f077f37
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_E0_E2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_E0_E2_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_E0_E2_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_E0_E2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_E0_E2_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_E0_E2_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_E0_E2_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_E0_E2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_E0_E2_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_E0_E2_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_BACK_END_PWR_BMSK                           0x7f000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_BACK_END_PWR_SHFT                                 0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_CLK_PIN_SEL_BMSK                               0x70000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_CLK_PIN_SEL_SHFT                                  0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_BUS_WIDTH_PRESET_BMSK                           0x7f00
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_BUS_WIDTH_PRESET_SHFT                              0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_NUM_INT_INPUT_PINS_BMSK                           0x30
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_NUM_INT_INPUT_PINS_SHFT                            0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_NUM_CLK_PINS_BMSK                                  0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_NUM_CLK_PINS_SHFT                                  0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_FC_FE_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x000249fc)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_FC_FE_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x000249fc)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_FC_FE_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x000249fc)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_FC_FE_RMSK                                                       0xffff00ff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_FC_FE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_FC_FE_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_FC_FE_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_FC_FE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_FC_FE_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_FC_FE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_FC_FE_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_FC_FE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_FC_FE_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_FC_FE_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_FC_FE_HC_VENDOR_VERSION_NUM_BMSK                                 0xff000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_FC_FE_HC_VENDOR_VERSION_NUM_SHFT                                       0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_FC_FE_HC_SPEC_VERSION_NUM_BMSK                                     0xff0000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_FC_FE_HC_SPEC_VERSION_NUM_SHFT                                         0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_FC_FE_INT_SIGNAL_FOR_EACH_SLOT_BMSK                                    0xff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_FC_FE_INT_SIGNAL_FOR_EACH_SLOT_SHFT                                     0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_ADDR                                                  (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024a00)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_PHYS                                                  (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024a00)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_OFFS                                                  (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024a00)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_RMSK                                                  0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_SDC4_DIS_DOUT_BMSK                                    0x80000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_SDC4_DIS_DOUT_SHFT                                          0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_DLL_RST_BMSK                                          0x40000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_DLL_RST_SHFT                                                0x1e
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_PDN_BMSK                                              0x20000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_PDN_SHFT                                                    0x1d
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_CK_INTP_SEL_BMSK                                      0x10000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_CK_INTP_SEL_SHFT                                            0x1c
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_CK_INTP_EN_BMSK                                        0x8000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_CK_INTP_EN_SHFT                                             0x1b
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_MCLK_FREQ_BMSK                                         0x7000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_MCLK_FREQ_SHFT                                              0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_CDR_SELEXT_BMSK                                         0xf00000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_CDR_SELEXT_SHFT                                             0x14
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_CDR_EXT_EN_BMSK                                          0x80000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_CDR_EXT_EN_SHFT                                             0x13
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_CK_OUT_EN_BMSK                                           0x40000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_CK_OUT_EN_SHFT                                              0x12
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_CDR_EN_BMSK                                              0x20000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_CDR_EN_SHFT                                                 0x11
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_DLL_EN_BMSK                                              0x10000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_DLL_EN_SHFT                                                 0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_CDR_UPD_RATE_BMSK                                         0xc000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_CDR_UPD_RATE_SHFT                                            0xe
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_DLL_UPD_RATE_BMSK                                         0x3000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_DLL_UPD_RATE_SHFT                                            0xc
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_DLL_PHASE_DET_BMSK                                         0xc00
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_DLL_PHASE_DET_SHFT                                           0xa
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_CDR_ALGORITHM_SEL_BMSK                                     0x300
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_CDR_ALGORITHM_SEL_SHFT                                       0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_CMUX0_SHIFT_PHASE_BMSK                                      0xc0
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_CMUX0_SHIFT_PHASE_SHFT                                       0x6
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_CMUX1_SHIFT_PHASE_BMSK                                      0x30
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_CMUX1_SHIFT_PHASE_SHFT                                       0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_CMUX2_SHIFT_PHASE_BMSK                                       0xc
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_CMUX2_SHIFT_PHASE_SHFT                                       0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_CMUX3_SHIFT_PHASE_BMSK                                       0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_CONFIG_CMUX3_SHIFT_PHASE_SHFT                                       0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_ADDR                                                (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024a04)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_PHYS                                                (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024a04)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_OFFS                                                (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024a04)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_RMSK                                                0xffffffe0
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_VTH_CTRL_BMSK                                       0xfc000000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_VTH_CTRL_SHFT                                             0x1a
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_DELTA_VGS_CTRL_BMSK                                  0x3c00000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_DELTA_VGS_CTRL_SHFT                                       0x16
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_DLL_BIAS_EXT_EN_BMSK                                  0x200000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_DLL_BIAS_EXT_EN_SHFT                                      0x15
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_CDR_TEST_CTRL_BMSK                                    0x180000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_CDR_TEST_CTRL_SHFT                                        0x13
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_EXT_UP_DN_BMSK                                         0x40000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_EXT_UP_DN_SHFT                                            0x12
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_ATEST_CTRL_BMSK                                        0x20000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_ATEST_CTRL_SHFT                                           0x11
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_ATEST_OUT_MUX_CTRL_BMSK                                0x1c000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_ATEST_OUT_MUX_CTRL_SHFT                                    0xe
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_DTEST_CTRL_BMSK                                         0x2000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_DTEST_CTRL_SHFT                                            0xd
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_DTEST_OUT_MUX_CTRL_BMSK                                 0x1c00
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_DTEST_OUT_MUX_CTRL_SHFT                                    0xa
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_DLL_TAP_CTRL_BMSK                                        0x200
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_DLL_TAP_CTRL_SHFT                                          0x9
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_DLL_CUR_CTRL_BMSK                                        0x180
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_DLL_CUR_CTRL_SHFT                                          0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_INT_REF_CLK_BMSK                                          0x40
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_INT_REF_CLK_SHFT                                           0x6
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_FEEDBACK_CLK_EN_BMSK                                      0x20
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_TEST_CTL_FEEDBACK_CLK_EN_SHFT                                       0x5

#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_STATUS_ADDR                                                  (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024a08)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_STATUS_PHYS                                                  (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024a08)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_STATUS_OFFS                                                  (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024a08)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_STATUS_RMSK                                                        0xfc
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_STATUS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_STATUS_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_STATUS_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_STATUS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_STATUS_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_STATUS_DLL_LOCK_BMSK                                               0x80
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_STATUS_DLL_LOCK_SHFT                                                0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_STATUS_CDR_PHASE_BMSK                                              0x78
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_STATUS_CDR_PHASE_SHFT                                               0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_STATUS_DDLL_COARSE_CAL_BMSK                                         0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_REG_DLL_STATUS_DDLL_COARSE_CAL_SHFT                                         0x2

#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_ADDR                                            (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024a0c)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_PHYS                                            (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024a0c)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_OFFS                                            (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024a0c)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_RMSK                                            0xffc1ffff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD_COUNTER_BMSK                        0xffc00000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD_COUNTER_SHFT                              0x16
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_IO_PAD_PWR_SWITCH_BMSK                          0x10000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_IO_PAD_PWR_SWITCH_SHFT                             0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_IO_PAD_PWR_SWITCH_EN_BMSK                        0x8000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_IO_PAD_PWR_SWITCH_EN_SHFT                           0xf
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_IGNORE_CTOUT_BMSK                                0x4000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_IGNORE_CTOUT_SHFT                                   0xe
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_SW_SDC4_CMD19_BMSK                               0x2000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_SW_SDC4_CMD19_SHFT                                  0xd
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_INVERT_OUT_BMSK                                  0x1000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_INVERT_OUT_SHFT                                     0xc
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_INVERT_OUT_EN_BMSK                                0x800
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_INVERT_OUT_EN_SHFT                                  0xb
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_MODE_BMSK                                            0x400
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_MODE_SHFT                                              0xa
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_SDC4_MCLK_SEL_BMSK                                   0x300
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_SDC4_MCLK_SEL_SHFT                                     0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_ADMA_ERR_SIZE_EN_BMSK                                 0x80
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_ADMA_ERR_SIZE_EN_SHFT                                  0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD21_EN_BMSK                                 0x40
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD21_EN_SHFT                                  0x6
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD19_EN_BMSK                                 0x20
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD19_EN_SHFT                                  0x5
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_HCLKON_SW_EN_BMSK                                  0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_HCLKON_SW_EN_SHFT                                   0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_ADMA_BUSREQ_EN_BMSK                                    0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_ADMA_BUSREQ_EN_SHFT                                    0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_FLOW_EN_BMSK                                           0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_FLOW_EN_SHFT                                           0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_PWRSAVE_BMSK                                           0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_PWRSAVE_SHFT                                           0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_CLK_INV_BMSK                                           0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_FUNC_CLK_INV_SHFT                                           0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ADDR                                  (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024a14)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_PHYS                                  (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024a14)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_OFFS                                  (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024a14)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_RMSK                                  0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ADDRESS_BMSK                          0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ADDRESS_SHFT                                 0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_ADDR                                  (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00024a18)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_PHYS                                  (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00024a18)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_OFFS                                  (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00024a18)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_RMSK                                    0x3fffff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HTRANS_BMSK                     0x300000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HTRANS_SHFT                         0x14
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_WO_REQ_BMSK                      0x80000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_WO_REQ_SHFT                         0x13
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HBURST_BMSK                      0x70000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HBURST_SHFT                         0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HWRITE_BMSK                       0x8000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HWRITE_SHFT                          0xf
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HSIZE_BMSK                        0x7000
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HSIZE_SHFT                           0xc
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HPROT_BMSK                         0xf00
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HPROT_SHFT                           0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_CUR_MASTER_BMSK                     0xff
#define HWIO_PERIPH_SS_SDC1_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_CUR_MASTER_SHFT                      0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CTRL_ADDR                                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00004000)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CTRL_PHYS                                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00004000)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CTRL_OFFS                                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00004000)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CTRL_RMSK                                                              0xfeff3
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CTRL_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_CTRL_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_BAM_CTRL_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CTRL_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_CTRL_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CTRL_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_BAM_CTRL_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_BAM_CTRL_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_BAM_CTRL_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CTRL_CACHE_MISS_ERR_RESP_EN_BMSK                                       0x80000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CTRL_CACHE_MISS_ERR_RESP_EN_SHFT                                          0x13
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CTRL_LOCAL_CLK_GATING_BMSK                                             0x60000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CTRL_LOCAL_CLK_GATING_SHFT                                                0x11
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CTRL_IBC_DISABLE_BMSK                                                  0x10000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CTRL_IBC_DISABLE_SHFT                                                     0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CTRL_BAM_CACHED_DESC_STORE_BMSK                                         0x8000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CTRL_BAM_CACHED_DESC_STORE_SHFT                                            0xf
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CTRL_BAM_DESC_CACHE_SEL_BMSK                                            0x6000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CTRL_BAM_DESC_CACHE_SEL_SHFT                                               0xd
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CTRL_BAM_TESTBUS_SEL_BMSK                                                0xfe0
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CTRL_BAM_TESTBUS_SEL_SHFT                                                  0x5
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CTRL_BAM_EN_ACCUM_BMSK                                                    0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CTRL_BAM_EN_ACCUM_SHFT                                                     0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CTRL_BAM_EN_BMSK                                                           0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CTRL_BAM_EN_SHFT                                                           0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CTRL_BAM_SW_RST_BMSK                                                       0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CTRL_BAM_SW_RST_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_REVISION_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00004004)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_REVISION_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00004004)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_REVISION_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00004004)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_REVISION_RMSK                                                       0xffffefff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_REVISION_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_REVISION_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_BAM_REVISION_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_REVISION_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_REVISION_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_REVISION_INACTIV_TMR_BASE_BMSK                                      0xff000000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_REVISION_INACTIV_TMR_BASE_SHFT                                            0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_REVISION_CMD_DESC_EN_BMSK                                             0x800000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_REVISION_CMD_DESC_EN_SHFT                                                 0x17
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_REVISION_DESC_CACHE_DEPTH_BMSK                                        0x600000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_REVISION_DESC_CACHE_DEPTH_SHFT                                            0x15
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_REVISION_NUM_INACTIV_TMRS_BMSK                                        0x100000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_REVISION_NUM_INACTIV_TMRS_SHFT                                            0x14
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_REVISION_INACTIV_TMRS_EXST_BMSK                                        0x80000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_REVISION_INACTIV_TMRS_EXST_SHFT                                           0x13
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_REVISION_HIGH_FREQUENCY_BAM_BMSK                                       0x40000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_REVISION_HIGH_FREQUENCY_BAM_SHFT                                          0x12
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_REVISION_BAM_HAS_NO_BYPASS_BMSK                                        0x20000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_REVISION_BAM_HAS_NO_BYPASS_SHFT                                           0x11
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_REVISION_SECURED_BMSK                                                  0x10000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_REVISION_SECURED_SHFT                                                     0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_REVISION_USE_VMIDMT_BMSK                                                0x8000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_REVISION_USE_VMIDMT_SHFT                                                   0xf
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_REVISION_AXI_ACTIVE_BMSK                                                0x4000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_REVISION_AXI_ACTIVE_SHFT                                                   0xe
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_REVISION_CE_BUFFER_SIZE_BMSK                                            0x2000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_REVISION_CE_BUFFER_SIZE_SHFT                                               0xd
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_REVISION_NUM_EES_BMSK                                                    0xf00
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_REVISION_NUM_EES_SHFT                                                      0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_REVISION_REVISION_BMSK                                                    0xff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_REVISION_REVISION_SHFT                                                     0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_SW_VERSION_ADDR                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00004080)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_SW_VERSION_PHYS                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00004080)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_SW_VERSION_OFFS                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00004080)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_SW_VERSION_RMSK                                                     0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_SW_VERSION_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_SW_VERSION_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_BAM_SW_VERSION_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_SW_VERSION_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_SW_VERSION_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_SW_VERSION_MAJOR_BMSK                                               0xf0000000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_SW_VERSION_MAJOR_SHFT                                                     0x1c
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_SW_VERSION_MINOR_BMSK                                                0xfff0000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_SW_VERSION_MINOR_SHFT                                                     0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_SW_VERSION_STEP_BMSK                                                    0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_SW_VERSION_STEP_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_NUM_PIPES_ADDR                                                      (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x0000403c)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_NUM_PIPES_PHYS                                                      (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x0000403c)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_NUM_PIPES_OFFS                                                      (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x0000403c)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_NUM_PIPES_RMSK                                                      0xffff00ff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_NUM_PIPES_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_NUM_PIPES_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_BAM_NUM_PIPES_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_NUM_PIPES_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_NUM_PIPES_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_NUM_PIPES_BAM_NON_PIPE_GRP_BMSK                                     0xff000000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_NUM_PIPES_BAM_NON_PIPE_GRP_SHFT                                           0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_NUM_PIPES_PERIPH_NON_PIPE_GRP_BMSK                                    0xff0000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_NUM_PIPES_PERIPH_NON_PIPE_GRP_SHFT                                        0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_NUM_PIPES_BAM_NUM_PIPES_BMSK                                              0xff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_NUM_PIPES_BAM_NUM_PIPES_SHFT                                               0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TIMER_ADDR                                                          (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00004040)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TIMER_PHYS                                                          (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00004040)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TIMER_OFFS                                                          (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00004040)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TIMER_RMSK                                                              0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TIMER_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_TIMER_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_BAM_TIMER_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TIMER_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_TIMER_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TIMER_TIMER_BMSK                                                        0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TIMER_TIMER_SHFT                                                           0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TIMER_CTRL_ADDR                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00004044)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TIMER_CTRL_PHYS                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00004044)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TIMER_CTRL_OFFS                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00004044)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TIMER_CTRL_RMSK                                                     0xe000ffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TIMER_CTRL_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_TIMER_CTRL_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_BAM_TIMER_CTRL_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TIMER_CTRL_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_TIMER_CTRL_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TIMER_CTRL_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_BAM_TIMER_CTRL_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TIMER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_BAM_TIMER_CTRL_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_BAM_TIMER_CTRL_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TIMER_CTRL_TIMER_RST_BMSK                                           0x80000000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TIMER_CTRL_TIMER_RST_SHFT                                                 0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TIMER_CTRL_TIMER_RUN_BMSK                                           0x40000000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TIMER_CTRL_TIMER_RUN_SHFT                                                 0x1e
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TIMER_CTRL_TIMER_MODE_BMSK                                          0x20000000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TIMER_CTRL_TIMER_MODE_SHFT                                                0x1d
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TIMER_CTRL_TIMER_TRSHLD_BMSK                                            0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TIMER_CTRL_TIMER_TRSHLD_SHFT                                               0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_DESC_CNT_TRSHLD_ADDR                                                (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00004008)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_DESC_CNT_TRSHLD_PHYS                                                (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00004008)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_DESC_CNT_TRSHLD_OFFS                                                (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00004008)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_DESC_CNT_TRSHLD_RMSK                                                    0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_DESC_CNT_TRSHLD_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_DESC_CNT_TRSHLD_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_BAM_DESC_CNT_TRSHLD_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_DESC_CNT_TRSHLD_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_DESC_CNT_TRSHLD_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_DESC_CNT_TRSHLD_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_BAM_DESC_CNT_TRSHLD_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_DESC_CNT_TRSHLD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_BAM_DESC_CNT_TRSHLD_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_BAM_DESC_CNT_TRSHLD_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_DESC_CNT_TRSHLD_CNT_TRSHLD_BMSK                                         0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_DESC_CNT_TRSHLD_CNT_TRSHLD_SHFT                                            0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x0000400c)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x0000400c)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x0000400c)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_BAM_IRQ_BMSK                                               0x80000000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_BAM_IRQ_SHFT                                                     0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_P_IRQ_BMSK                                                 0x7fffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_P_IRQ_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_ADDR                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00004010)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_PHYS                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00004010)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_OFFS                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00004010)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_RMSK                                                   0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_BAM_IRQ_MSK_BMSK                                       0x80000000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_BAM_IRQ_MSK_SHFT                                             0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_BAM_IRQ_MSK_DISABLE_BAM_INTERRUPT_FVAL                        0x0
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_BAM_IRQ_MSK_ENABLE_BAM_INTERRUPT_FVAL                         0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_P_IRQ_MSK_BMSK                                         0x7fffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_P_IRQ_MSK_SHFT                                                0x0
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_P_IRQ_MSK_DISABLE_PIPE_INTERRUPT_FVAL                         0x0
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_P_IRQ_MSK_ENABLE_PIPE_INTERRUPT_FVAL                          0x1

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_UNMASKED_ADDR                                              (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00004030)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_UNMASKED_PHYS                                              (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00004030)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_UNMASKED_OFFS                                              (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00004030)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_UNMASKED_RMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_UNMASKED_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_UNMASKED_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_UNMASKED_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_UNMASKED_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_UNMASKED_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_UNMASKED_BAM_IRQ_UNMASKED_BMSK                             0x80000000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_UNMASKED_BAM_IRQ_UNMASKED_SHFT                                   0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_UNMASKED_P_IRQ_UNMASKED_BMSK                               0x7fffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_UNMASKED_P_IRQ_UNMASKED_SHFT                                      0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_STTS_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00004014)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_STTS_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00004014)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_STTS_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00004014)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_STTS_RMSK                                                             0x1e
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_STTS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_STTS_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_STTS_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_STTS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_STTS_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_STTS_BAM_TIMER_IRQ_BMSK                                               0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_STTS_BAM_TIMER_IRQ_SHFT                                                0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_STTS_BAM_EMPTY_IRQ_BMSK                                                0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_STTS_BAM_EMPTY_IRQ_SHFT                                                0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_STTS_BAM_ERROR_IRQ_BMSK                                                0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_STTS_BAM_ERROR_IRQ_SHFT                                                0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_STTS_BAM_HRESP_ERR_IRQ_BMSK                                            0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_STTS_BAM_HRESP_ERR_IRQ_SHFT                                            0x1

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_CLR_ADDR                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00004018)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_CLR_PHYS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00004018)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_CLR_OFFS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00004018)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_CLR_RMSK                                                              0x1e
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_CLR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_CLR_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_CLR_BAM_TIMER_CLR_BMSK                                                0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_CLR_BAM_TIMER_CLR_SHFT                                                 0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_CLR_BAM_EMPTY_CLR_BMSK                                                 0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_CLR_BAM_EMPTY_CLR_SHFT                                                 0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_CLR_BAM_ERROR_CLR_BMSK                                                 0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_CLR_BAM_ERROR_CLR_SHFT                                                 0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_CLR_BAM_HRESP_ERR_CLR_BMSK                                             0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_CLR_BAM_HRESP_ERR_CLR_SHFT                                             0x1

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_EN_ADDR                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x0000401c)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_EN_PHYS                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x0000401c)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_EN_OFFS                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x0000401c)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_EN_RMSK                                                               0x1e
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_EN_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_EN_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_EN_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_EN_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_EN_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_EN_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_EN_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_EN_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_EN_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_EN_BAM_TIMER_EN_BMSK                                                  0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_EN_BAM_TIMER_EN_SHFT                                                   0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_EN_BAM_EMPTY_EN_BMSK                                                   0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_EN_BAM_EMPTY_EN_SHFT                                                   0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_EN_BAM_ERROR_EN_BMSK                                                   0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_EN_BAM_ERROR_EN_SHFT                                                   0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_EN_BAM_HRESP_ERR_EN_BMSK                                               0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_EN_BAM_HRESP_ERR_EN_SHFT                                               0x1

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_CTRLS_ADDR                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00004024)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_CTRLS_PHYS                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00004024)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_CTRLS_OFFS                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00004024)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_CTRLS_RMSK                                             0x7fffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_CTRLS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_CTRLS_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_CTRLS_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_CTRLS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_CTRLS_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HVMID_BMSK                               0x7c0000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HVMID_SHFT                                   0x12
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_DIRECT_MODE_BMSK                          0x20000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_DIRECT_MODE_SHFT                             0x11
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HCID_BMSK                                 0x1f000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HCID_SHFT                                     0xc
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HPROT_BMSK                                  0xf00
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HPROT_SHFT                                    0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HBURST_BMSK                                  0xe0
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HBURST_SHFT                                   0x5
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HSIZE_BMSK                                   0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HSIZE_SHFT                                    0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HWRITE_BMSK                                   0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HWRITE_SHFT                                   0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HTRANS_BMSK                                   0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HTRANS_SHFT                                   0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_ADDR_ADDR                                            (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00004028)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_ADDR_PHYS                                            (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00004028)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_ADDR_OFFS                                            (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00004028)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_ADDR_RMSK                                            0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_ADDR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_ADDR_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_ADDR_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_ADDR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_ADDR_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_ADDR_BAM_ERR_ADDR_BMSK                               0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_ADDR_BAM_ERR_ADDR_SHFT                                      0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_DATA_ADDR                                            (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x0000402c)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_DATA_PHYS                                            (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x0000402c)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_DATA_OFFS                                            (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x0000402c)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_DATA_RMSK                                            0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_DATA_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_DATA_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_DATA_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_DATA_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_DATA_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_DATA_BAM_ERR_DATA_BMSK                               0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_AHB_MASTER_ERR_DATA_BAM_ERR_DATA_SHFT                                      0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TRUST_REG_ADDR                                                      (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00004070)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TRUST_REG_PHYS                                                      (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00004070)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TRUST_REG_OFFS                                                      (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00004070)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TRUST_REG_RMSK                                                          0x3f87
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TRUST_REG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_TRUST_REG_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_BAM_TRUST_REG_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TRUST_REG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_TRUST_REG_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TRUST_REG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_BAM_TRUST_REG_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TRUST_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_BAM_TRUST_REG_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_BAM_TRUST_REG_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TRUST_REG_LOCK_EE_CTRL_BMSK                                             0x2000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TRUST_REG_LOCK_EE_CTRL_SHFT                                                0xd
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TRUST_REG_BAM_VMID_BMSK                                                 0x1f00
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TRUST_REG_BAM_VMID_SHFT                                                    0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TRUST_REG_BAM_RST_BLOCK_BMSK                                              0x80
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TRUST_REG_BAM_RST_BLOCK_SHFT                                               0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TRUST_REG_BAM_EE_BMSK                                                      0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TRUST_REG_BAM_EE_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TEST_BUS_SEL_ADDR                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00004074)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TEST_BUS_SEL_PHYS                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00004074)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TEST_BUS_SEL_OFFS                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00004074)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TEST_BUS_SEL_RMSK                                                     0x3f007f
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TEST_BUS_SEL_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_TEST_BUS_SEL_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_BAM_TEST_BUS_SEL_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TEST_BUS_SEL_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_TEST_BUS_SEL_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TEST_BUS_SEL_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_BAM_TEST_BUS_SEL_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TEST_BUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_BAM_TEST_BUS_SEL_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_BAM_TEST_BUS_SEL_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TEST_BUS_SEL_SW_EVENTS_ZERO_BMSK                                      0x200000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TEST_BUS_SEL_SW_EVENTS_ZERO_SHFT                                          0x15
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TEST_BUS_SEL_SW_EVENTS_SEL_BMSK                                       0x180000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TEST_BUS_SEL_SW_EVENTS_SEL_SHFT                                           0x13
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TEST_BUS_SEL_BAM_DATA_ERASE_BMSK                                       0x40000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TEST_BUS_SEL_BAM_DATA_ERASE_SHFT                                          0x12
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TEST_BUS_SEL_BAM_DATA_FLUSH_BMSK                                       0x20000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TEST_BUS_SEL_BAM_DATA_FLUSH_SHFT                                          0x11
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TEST_BUS_SEL_BAM_CLK_ALWAYS_ON_BMSK                                    0x10000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TEST_BUS_SEL_BAM_CLK_ALWAYS_ON_SHFT                                       0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TEST_BUS_SEL_BAM_TESTBUS_SEL_BMSK                                         0x7f
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TEST_BUS_SEL_BAM_TESTBUS_SEL_SHFT                                          0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TEST_BUS_REG_ADDR                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00004078)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TEST_BUS_REG_PHYS                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00004078)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TEST_BUS_REG_OFFS                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00004078)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TEST_BUS_REG_RMSK                                                   0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TEST_BUS_REG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_TEST_BUS_REG_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_BAM_TEST_BUS_REG_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TEST_BUS_REG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_TEST_BUS_REG_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TEST_BUS_REG_BAM_TESTBUS_REG_BMSK                                   0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_TEST_BUS_REG_BAM_TESTBUS_REG_SHFT                                          0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_ADDR                                                      (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x0000407c)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_PHYS                                                      (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x0000407c)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_OFFS                                                      (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x0000407c)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_RMSK                                                      0x1ffff80f
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_ZLT_W_CD_SUPPORT_BMSK                                 0x10000000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_ZLT_W_CD_SUPPORT_SHFT                                       0x1c
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_CD_ENABLE_BMSK                                         0x8000000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_CD_ENABLE_SHFT                                              0x1b
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_AU_ACCUMED_BMSK                                        0x4000000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_AU_ACCUMED_SHFT                                             0x1a
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_PSM_P_HD_DATA_BMSK                                     0x2000000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_PSM_P_HD_DATA_SHFT                                          0x19
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_REG_P_EN_BMSK                                          0x1000000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_REG_P_EN_SHFT                                               0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_WB_DSC_AVL_P_RST_BMSK                                   0x800000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_WB_DSC_AVL_P_RST_SHFT                                       0x17
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_WB_RETR_SVPNT_BMSK                                      0x400000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_WB_RETR_SVPNT_SHFT                                          0x16
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_WB_CSW_ACK_IDL_BMSK                                     0x200000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_WB_CSW_ACK_IDL_SHFT                                         0x15
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_WB_BLK_CSW_BMSK                                         0x100000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_WB_BLK_CSW_SHFT                                             0x14
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_WB_P_RES_BMSK                                            0x80000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_WB_P_RES_SHFT                                               0x13
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_SI_P_RES_BMSK                                            0x40000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_SI_P_RES_SHFT                                               0x12
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_AU_P_RES_BMSK                                            0x20000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_AU_P_RES_SHFT                                               0x11
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_PSM_P_RES_BMSK                                           0x10000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_PSM_P_RES_SHFT                                              0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_PSM_CSW_REQ_BMSK                                          0x8000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_PSM_CSW_REQ_SHFT                                             0xf
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_SB_CLK_REQ_BMSK                                           0x4000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_SB_CLK_REQ_SHFT                                              0xe
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_IBC_DISABLE_BMSK                                          0x2000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_IBC_DISABLE_SHFT                                             0xd
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_NO_EXT_P_RST_BMSK                                         0x1000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_NO_EXT_P_RST_SHFT                                            0xc
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_FULL_PIPE_BMSK                                             0x800
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_FULL_PIPE_SHFT                                               0xb
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_ADML_SYNC_BRIDGE_BMSK                                        0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_ADML_SYNC_BRIDGE_SHFT                                        0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_PIPE_CNFG_BMSK                                               0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_PIPE_CNFG_SHFT                                               0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_ADML_DEEP_CONS_FIFO_BMSK                                     0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_ADML_DEEP_CONS_FIFO_SHFT                                     0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_ADML_INCR4_EN_N_BMSK                                         0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_CNFG_BITS_BAM_ADML_INCR4_EN_N_SHFT                                         0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_EEn_ADDR(n)                                                (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00004800 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_EEn_PHYS(n)                                                (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00004800 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_EEn_OFFS(n)                                                (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00004800 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_EEn_RMSK                                                   0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_EEn_MAXn                                                            7
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_EEn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_EEn_ADDR(n), HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_EEn_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_EEn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_EEn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_EEn_BAM_IRQ_BMSK                                           0x80000000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_EEn_BAM_IRQ_SHFT                                                 0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_EEn_P_IRQ_BMSK                                             0x7fffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_EEn_P_IRQ_SHFT                                                    0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_EEn_ADDR(n)                                            (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00004804 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_EEn_PHYS(n)                                            (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00004804 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_EEn_OFFS(n)                                            (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00004804 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_EEn_RMSK                                               0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_EEn_MAXn                                                        7
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_EEn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_EEn_ADDR(n), HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_EEn_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_EEn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_EEn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_EEn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_EEn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_EEn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_EEn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_EEn_INI(n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_EEn_BAM_IRQ_MSK_BMSK                                   0x80000000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_EEn_BAM_IRQ_MSK_SHFT                                         0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_EEn_BAM_IRQ_MSK_DISABLE_BAM_INTERRUPT_FVAL                    0x0
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_EEn_BAM_IRQ_MSK_ENABLE_BAM_INTERRUPT_FVAL                     0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_EEn_P_IRQ_MSK_BMSK                                     0x7fffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_EEn_P_IRQ_MSK_SHFT                                            0x0
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_EEn_P_IRQ_MSK_DISABLE_PIPE_INTERRUPT_FVAL                     0x0
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_MSK_EEn_P_IRQ_MSK_ENABLE_PIPE_INTERRUPT_FVAL                      0x1

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_ADDR(n)                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00004808 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_PHYS(n)                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00004808 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_OFFS(n)                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00004808 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_RMSK                                          0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_MAXn                                                   7
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_ADDR(n), HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_BAM_IRQ_UNMASKED_BMSK                         0x80000000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_BAM_IRQ_UNMASKED_SHFT                               0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_P_IRQ_UNMASKED_BMSK                           0x7fffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_P_IRQ_UNMASKED_SHFT                                  0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CTRLn_ADDR(n)                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00005000 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CTRLn_PHYS(n)                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00005000 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CTRLn_OFFS(n)                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00005000 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CTRLn_RMSK                                                          0x1f0ffa
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CTRLn_MAXn                                                                 5
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CTRLn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CTRLn_ADDR(n), HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CTRLn_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CTRLn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CTRLn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CTRLn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CTRLn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CTRLn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CTRLn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CTRLn_INI(n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CTRLn_P_LOCK_GROUP_BMSK                                             0x1f0000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CTRLn_P_LOCK_GROUP_SHFT                                                 0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CTRLn_P_WRITE_NWD_BMSK                                                 0x800
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CTRLn_P_WRITE_NWD_SHFT                                                   0xb
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CTRLn_P_PREFETCH_LIMIT_BMSK                                            0x600
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CTRLn_P_PREFETCH_LIMIT_SHFT                                              0x9
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CTRLn_P_AUTO_EOB_SEL_BMSK                                              0x180
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CTRLn_P_AUTO_EOB_SEL_SHFT                                                0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CTRLn_P_AUTO_EOB_BMSK                                                   0x40
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CTRLn_P_AUTO_EOB_SHFT                                                    0x6
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CTRLn_P_SYS_MODE_BMSK                                                   0x20
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CTRLn_P_SYS_MODE_SHFT                                                    0x5
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CTRLn_P_SYS_STRM_BMSK                                                   0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CTRLn_P_SYS_STRM_SHFT                                                    0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CTRLn_P_DIRECTION_BMSK                                                   0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CTRLn_P_DIRECTION_SHFT                                                   0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CTRLn_P_EN_BMSK                                                          0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CTRLn_P_EN_SHFT                                                          0x1

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_RSTn_ADDR(n)                                                      (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00005004 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_RSTn_PHYS(n)                                                      (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00005004 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_RSTn_OFFS(n)                                                      (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00005004 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_RSTn_RMSK                                                                0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_RSTn_MAXn                                                                  5
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_RSTn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_RSTn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_RSTn_P_SW_RST_BMSK                                                       0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_RSTn_P_SW_RST_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_HALTn_ADDR(n)                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00005008 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_HALTn_PHYS(n)                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00005008 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_HALTn_OFFS(n)                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00005008 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_HALTn_RMSK                                                               0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_HALTn_MAXn                                                                 5
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_HALTn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_HALTn_ADDR(n), HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_HALTn_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_HALTn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_HALTn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_HALTn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_HALTn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_HALTn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_HALTn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_HALTn_INI(n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_HALTn_P_PROD_HALTED_BMSK                                                 0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_HALTn_P_PROD_HALTED_SHFT                                                 0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_HALTn_P_HALT_BMSK                                                        0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_HALTn_P_HALT_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TRUST_REGn_ADDR(n)                                                (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00005030 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TRUST_REGn_PHYS(n)                                                (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00005030 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TRUST_REGn_OFFS(n)                                                (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00005030 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TRUST_REGn_RMSK                                                       0x1f07
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TRUST_REGn_MAXn                                                            5
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TRUST_REGn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TRUST_REGn_ADDR(n), HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TRUST_REGn_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TRUST_REGn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TRUST_REGn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TRUST_REGn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TRUST_REGn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TRUST_REGn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TRUST_REGn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TRUST_REGn_INI(n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TRUST_REGn_BAM_P_VMID_BMSK                                            0x1f00
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TRUST_REGn_BAM_P_VMID_SHFT                                               0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TRUST_REGn_BAM_P_EE_BMSK                                                 0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TRUST_REGn_BAM_P_EE_SHFT                                                 0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_STTSn_ADDR(n)                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00005010 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_STTSn_PHYS(n)                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00005010 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_STTSn_OFFS(n)                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00005010 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_STTSn_RMSK                                                          0x3f
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_STTSn_MAXn                                                             5
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_STTSn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_STTSn_ADDR(n), HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_STTSn_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_STTSn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_STTSn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_STTSn_P_TRNSFR_END_IRQ_BMSK                                         0x20
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_STTSn_P_TRNSFR_END_IRQ_SHFT                                          0x5
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_STTSn_P_ERR_IRQ_BMSK                                                0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_STTSn_P_ERR_IRQ_SHFT                                                 0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_STTSn_P_OUT_OF_DESC_IRQ_BMSK                                         0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_STTSn_P_OUT_OF_DESC_IRQ_SHFT                                         0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_STTSn_P_WAKE_IRQ_BMSK                                                0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_STTSn_P_WAKE_IRQ_SHFT                                                0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_STTSn_P_TIMER_IRQ_BMSK                                               0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_STTSn_P_TIMER_IRQ_SHFT                                               0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_STTSn_P_PRCSD_DESC_IRQ_BMSK                                          0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_STTSn_P_PRCSD_DESC_IRQ_SHFT                                          0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_CLRn_ADDR(n)                                                  (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00005014 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_CLRn_PHYS(n)                                                  (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00005014 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_CLRn_OFFS(n)                                                  (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00005014 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_CLRn_RMSK                                                           0x3f
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_CLRn_MAXn                                                              5
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_CLRn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_CLRn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_CLRn_P_TRNSFR_END_CLR_BMSK                                          0x20
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_CLRn_P_TRNSFR_END_CLR_SHFT                                           0x5
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_CLRn_P_ERR_CLR_BMSK                                                 0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_CLRn_P_ERR_CLR_SHFT                                                  0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_CLRn_P_OUT_OF_DESC_CLR_BMSK                                          0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_CLRn_P_OUT_OF_DESC_CLR_SHFT                                          0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_CLRn_P_WAKE_CLR_BMSK                                                 0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_CLRn_P_WAKE_CLR_SHFT                                                 0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_CLRn_P_TIMER_CLR_BMSK                                                0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_CLRn_P_TIMER_CLR_SHFT                                                0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_CLRn_P_PRCSD_DESC_CLR_BMSK                                           0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_CLRn_P_PRCSD_DESC_CLR_SHFT                                           0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_ENn_ADDR(n)                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00005018 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_ENn_PHYS(n)                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00005018 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_ENn_OFFS(n)                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00005018 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_ENn_RMSK                                                            0x3f
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_ENn_MAXn                                                               5
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_ENn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_ENn_ADDR(n), HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_ENn_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_ENn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_ENn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_ENn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_ENn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_ENn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_ENn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_ENn_INI(n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_ENn_P_TRNSFR_END_EN_BMSK                                            0x20
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_ENn_P_TRNSFR_END_EN_SHFT                                             0x5
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_ENn_P_ERR_EN_BMSK                                                   0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_ENn_P_ERR_EN_SHFT                                                    0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_ENn_P_OUT_OF_DESC_EN_BMSK                                            0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_ENn_P_OUT_OF_DESC_EN_SHFT                                            0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_ENn_P_WAKE_EN_BMSK                                                   0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_ENn_P_WAKE_EN_SHFT                                                   0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_ENn_P_TIMER_EN_BMSK                                                  0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_ENn_P_TIMER_EN_SHFT                                                  0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_ENn_P_PRCSD_DESC_EN_BMSK                                             0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_IRQ_ENn_P_PRCSD_DESC_EN_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TIMERn_ADDR(n)                                                    (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x0000501c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TIMERn_PHYS(n)                                                    (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x0000501c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TIMERn_OFFS(n)                                                    (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x0000501c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TIMERn_RMSK                                                           0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TIMERn_MAXn                                                                5
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TIMERn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TIMERn_ADDR(n), HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TIMERn_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TIMERn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TIMERn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TIMERn_P_TIMER_BMSK                                                   0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TIMERn_P_TIMER_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TIMER_CTRLn_ADDR(n)                                               (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00005020 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TIMER_CTRLn_PHYS(n)                                               (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00005020 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TIMER_CTRLn_OFFS(n)                                               (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00005020 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TIMER_CTRLn_RMSK                                                  0xe000ffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TIMER_CTRLn_MAXn                                                           5
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TIMER_CTRLn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TIMER_CTRLn_ADDR(n), HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TIMER_CTRLn_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TIMER_CTRLn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TIMER_CTRLn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TIMER_CTRLn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TIMER_CTRLn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TIMER_CTRLn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TIMER_CTRLn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TIMER_CTRLn_INI(n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TIMER_CTRLn_P_TIMER_RST_BMSK                                      0x80000000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TIMER_CTRLn_P_TIMER_RST_SHFT                                            0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TIMER_CTRLn_P_TIMER_RUN_BMSK                                      0x40000000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TIMER_CTRLn_P_TIMER_RUN_SHFT                                            0x1e
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TIMER_CTRLn_P_TIMER_MODE_BMSK                                     0x20000000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TIMER_CTRLn_P_TIMER_MODE_SHFT                                           0x1d
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TIMER_CTRLn_P_TIMER_TRSHLD_BMSK                                       0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_TIMER_CTRLn_P_TIMER_TRSHLD_SHFT                                          0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PRDCR_SDBNDn_ADDR(n)                                              (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00005024 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PRDCR_SDBNDn_PHYS(n)                                              (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00005024 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PRDCR_SDBNDn_OFFS(n)                                              (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00005024 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PRDCR_SDBNDn_RMSK                                                  0x11fffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PRDCR_SDBNDn_MAXn                                                          5
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PRDCR_SDBNDn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PRDCR_SDBNDn_ADDR(n), HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PRDCR_SDBNDn_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PRDCR_SDBNDn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PRDCR_SDBNDn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PRDCR_SDBNDn_BAM_P_SB_UPDATED_BMSK                                 0x1000000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PRDCR_SDBNDn_BAM_P_SB_UPDATED_SHFT                                      0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PRDCR_SDBNDn_BAM_P_TOGGLE_BMSK                                      0x100000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PRDCR_SDBNDn_BAM_P_TOGGLE_SHFT                                          0x14
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PRDCR_SDBNDn_BAM_P_CTRL_BMSK                                         0xf0000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PRDCR_SDBNDn_BAM_P_CTRL_SHFT                                            0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PRDCR_SDBNDn_BAM_P_BYTES_FREE_BMSK                                    0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PRDCR_SDBNDn_BAM_P_BYTES_FREE_SHFT                                       0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CNSMR_SDBNDn_ADDR(n)                                              (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00005028 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CNSMR_SDBNDn_PHYS(n)                                              (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00005028 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CNSMR_SDBNDn_OFFS(n)                                              (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00005028 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CNSMR_SDBNDn_RMSK                                                  0x1ffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CNSMR_SDBNDn_MAXn                                                          5
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CNSMR_SDBNDn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CNSMR_SDBNDn_ADDR(n), HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CNSMR_SDBNDn_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CNSMR_SDBNDn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CNSMR_SDBNDn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_SB_UPDATED_BMSK                                 0x1000000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_SB_UPDATED_SHFT                                      0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_WAIT_4_ACK_BMSK                                  0x800000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_WAIT_4_ACK_SHFT                                      0x17
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_ACK_TOGGLE_BMSK                                  0x400000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_ACK_TOGGLE_SHFT                                      0x16
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_ACK_TOGGLE_R_BMSK                                0x200000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_ACK_TOGGLE_R_SHFT                                    0x15
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_TOGGLE_BMSK                                      0x100000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_TOGGLE_SHFT                                          0x14
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_CTRL_BMSK                                         0xf0000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_CTRL_SHFT                                            0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_BYTES_AVAIL_BMSK                                   0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_BYTES_AVAIL_SHFT                                      0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_DEST_ADDRn_ADDR(n)                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x0000582c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_DEST_ADDRn_PHYS(n)                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x0000582c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_DEST_ADDRn_OFFS(n)                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x0000582c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_DEST_ADDRn_RMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_DEST_ADDRn_MAXn                                                       5
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_DEST_ADDRn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_DEST_ADDRn_ADDR(n), HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_DEST_ADDRn_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_DEST_ADDRn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_DEST_ADDRn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_DEST_ADDRn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_DEST_ADDRn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_DEST_ADDRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_DEST_ADDRn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_DEST_ADDRn_INI(n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_DEST_ADDRn_P_EVNT_DEST_ADDR_BMSK                             0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_DEST_ADDRn_P_EVNT_DEST_ADDR_SHFT                                    0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_REGn_ADDR(n)                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00005818 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_REGn_PHYS(n)                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00005818 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_REGn_OFFS(n)                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00005818 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_REGn_RMSK                                                    0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_REGn_MAXn                                                             5
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_REGn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_REGn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_REGn_P_BYTES_CONSUMED_BMSK                                   0xffff0000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_REGn_P_BYTES_CONSUMED_SHFT                                         0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_REGn_P_DESC_FIFO_PEER_OFST_BMSK                                  0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_REGn_P_DESC_FIFO_PEER_OFST_SHFT                                     0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_SW_OFSTSn_ADDR(n)                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00005800 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_SW_OFSTSn_PHYS(n)                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00005800 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_SW_OFSTSn_OFFS(n)                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00005800 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_SW_OFSTSn_RMSK                                                    0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_SW_OFSTSn_MAXn                                                             5
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_SW_OFSTSn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_SW_OFSTSn_ADDR(n), HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_SW_OFSTSn_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_SW_OFSTSn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_SW_OFSTSn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_SW_OFSTSn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_SW_OFSTSn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_SW_OFSTSn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_SW_OFSTSn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_SW_OFSTSn_INI(n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_SW_OFSTSn_SW_OFST_IN_DESC_BMSK                                    0xffff0000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_SW_OFSTSn_SW_OFST_IN_DESC_SHFT                                          0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_SW_OFSTSn_SW_DESC_OFST_BMSK                                           0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_SW_OFSTSn_SW_DESC_OFST_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DATA_FIFO_ADDRn_ADDR(n)                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00005824 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DATA_FIFO_ADDRn_PHYS(n)                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00005824 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DATA_FIFO_ADDRn_OFFS(n)                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00005824 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DATA_FIFO_ADDRn_RMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DATA_FIFO_ADDRn_MAXn                                                       5
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DATA_FIFO_ADDRn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DATA_FIFO_ADDRn_ADDR(n), HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DATA_FIFO_ADDRn_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DATA_FIFO_ADDRn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DATA_FIFO_ADDRn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DATA_FIFO_ADDRn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DATA_FIFO_ADDRn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DATA_FIFO_ADDRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DATA_FIFO_ADDRn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DATA_FIFO_ADDRn_INI(n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DATA_FIFO_ADDRn_P_DATA_FIFO_ADDR_BMSK                             0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DATA_FIFO_ADDRn_P_DATA_FIFO_ADDR_SHFT                                    0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DESC_FIFO_ADDRn_ADDR(n)                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x0000581c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DESC_FIFO_ADDRn_PHYS(n)                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x0000581c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DESC_FIFO_ADDRn_OFFS(n)                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x0000581c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DESC_FIFO_ADDRn_RMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DESC_FIFO_ADDRn_MAXn                                                       5
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DESC_FIFO_ADDRn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DESC_FIFO_ADDRn_ADDR(n), HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DESC_FIFO_ADDRn_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DESC_FIFO_ADDRn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DESC_FIFO_ADDRn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DESC_FIFO_ADDRn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DESC_FIFO_ADDRn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DESC_FIFO_ADDRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DESC_FIFO_ADDRn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DESC_FIFO_ADDRn_INI(n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DESC_FIFO_ADDRn_P_DESC_FIFO_ADDR_BMSK                             0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DESC_FIFO_ADDRn_P_DESC_FIFO_ADDR_SHFT                                    0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_GEN_TRSHLDn_ADDR(n)                                          (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00005828 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_GEN_TRSHLDn_PHYS(n)                                          (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00005828 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_GEN_TRSHLDn_OFFS(n)                                          (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00005828 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_GEN_TRSHLDn_RMSK                                                 0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_GEN_TRSHLDn_MAXn                                                      5
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_GEN_TRSHLDn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_GEN_TRSHLDn_ADDR(n), HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_GEN_TRSHLDn_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_GEN_TRSHLDn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_GEN_TRSHLDn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_GEN_TRSHLDn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_GEN_TRSHLDn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_GEN_TRSHLDn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_GEN_TRSHLDn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_GEN_TRSHLDn_INI(n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_GEN_TRSHLDn_P_TRSHLD_BMSK                                        0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_EVNT_GEN_TRSHLDn_P_TRSHLD_SHFT                                           0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_FIFO_SIZESn_ADDR(n)                                               (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00005820 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_FIFO_SIZESn_PHYS(n)                                               (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00005820 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_FIFO_SIZESn_OFFS(n)                                               (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00005820 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_FIFO_SIZESn_RMSK                                                  0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_FIFO_SIZESn_MAXn                                                           5
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_FIFO_SIZESn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_FIFO_SIZESn_ADDR(n), HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_FIFO_SIZESn_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_FIFO_SIZESn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_FIFO_SIZESn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_FIFO_SIZESn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_FIFO_SIZESn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_FIFO_SIZESn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_FIFO_SIZESn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_FIFO_SIZESn_INI(n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_FIFO_SIZESn_P_DATA_FIFO_SIZE_BMSK                                 0xffff0000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_FIFO_SIZESn_P_DATA_FIFO_SIZE_SHFT                                       0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_FIFO_SIZESn_P_DESC_FIFO_SIZE_BMSK                                     0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_FIFO_SIZESn_P_DESC_FIFO_SIZE_SHFT                                        0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_RETR_CNTXT_n_ADDR(n)                                              (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00005834 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_RETR_CNTXT_n_PHYS(n)                                              (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00005834 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_RETR_CNTXT_n_OFFS(n)                                              (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00005834 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_RETR_CNTXT_n_RMSK                                                 0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_RETR_CNTXT_n_MAXn                                                          5
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_RETR_CNTXT_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_RETR_CNTXT_n_ADDR(n), HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_RETR_CNTXT_n_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_RETR_CNTXT_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_RETR_CNTXT_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_RETR_CNTXT_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_RETR_CNTXT_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_RETR_CNTXT_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_RETR_CNTXT_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_RETR_CNTXT_n_INI(n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_RETR_CNTXT_n_RETR_DESC_OFST_BMSK                                  0xffff0000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_RETR_CNTXT_n_RETR_DESC_OFST_SHFT                                        0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_RETR_CNTXT_n_RETR_OFST_IN_DESC_BMSK                                   0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_RETR_CNTXT_n_RETR_OFST_IN_DESC_SHFT                                      0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_SI_CNTXT_n_ADDR(n)                                                (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00005838 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_SI_CNTXT_n_PHYS(n)                                                (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00005838 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_SI_CNTXT_n_OFFS(n)                                                (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00005838 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_SI_CNTXT_n_RMSK                                                       0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_SI_CNTXT_n_MAXn                                                            5
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_SI_CNTXT_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_SI_CNTXT_n_ADDR(n), HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_SI_CNTXT_n_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_SI_CNTXT_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_SI_CNTXT_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_SI_CNTXT_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_SI_CNTXT_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_SI_CNTXT_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_SI_CNTXT_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_SI_CNTXT_n_INI(n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_SI_CNTXT_n_SI_DESC_OFST_BMSK                                          0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_SI_CNTXT_n_SI_DESC_OFST_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DF_CNTXT_n_ADDR(n)                                                (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00005830 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DF_CNTXT_n_PHYS(n)                                                (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00005830 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DF_CNTXT_n_OFFS(n)                                                (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00005830 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DF_CNTXT_n_RMSK                                                   0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DF_CNTXT_n_MAXn                                                            5
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DF_CNTXT_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DF_CNTXT_n_ADDR(n), HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DF_CNTXT_n_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DF_CNTXT_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DF_CNTXT_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DF_CNTXT_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DF_CNTXT_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DF_CNTXT_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DF_CNTXT_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DF_CNTXT_n_INI(n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DF_CNTXT_n_WB_ACCUMULATED_BMSK                                    0xffff0000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DF_CNTXT_n_WB_ACCUMULATED_SHFT                                          0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DF_CNTXT_n_DF_DESC_OFST_BMSK                                          0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_DF_CNTXT_n_DF_DESC_OFST_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_AU_PSM_CNTXT_1_n_ADDR(n)                                          (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00005804 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_AU_PSM_CNTXT_1_n_PHYS(n)                                          (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00005804 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_AU_PSM_CNTXT_1_n_OFFS(n)                                          (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00005804 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_AU_PSM_CNTXT_1_n_RMSK                                             0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_AU_PSM_CNTXT_1_n_MAXn                                                      5
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_AU_PSM_CNTXT_1_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_AU_PSM_CNTXT_1_n_ADDR(n), HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_AU_PSM_CNTXT_1_n_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_AU_PSM_CNTXT_1_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_AU_PSM_CNTXT_1_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_AU_PSM_CNTXT_1_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_AU_PSM_CNTXT_1_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_AU_PSM_CNTXT_1_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_AU_PSM_CNTXT_1_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_AU_PSM_CNTXT_1_n_INI(n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_AU_PSM_CNTXT_1_n_AU_PSM_ACCUMED_BMSK                              0xffff0000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_AU_PSM_CNTXT_1_n_AU_PSM_ACCUMED_SHFT                                    0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_AU_PSM_CNTXT_1_n_AU_ACKED_BMSK                                        0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_AU_PSM_CNTXT_1_n_AU_ACKED_SHFT                                           0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_2_n_ADDR(n)                                             (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00005808 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_2_n_PHYS(n)                                             (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00005808 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_2_n_OFFS(n)                                             (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00005808 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_2_n_RMSK                                                0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_2_n_MAXn                                                         5
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_2_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_2_n_ADDR(n), HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_2_n_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_2_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_2_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_2_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_2_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_2_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_2_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_2_n_INI(n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_DESC_VALID_BMSK                                 0x80000000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_DESC_VALID_SHFT                                       0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_DESC_IRQ_BMSK                                   0x40000000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_DESC_IRQ_SHFT                                         0x1e
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_DESC_IRQ_DONE_BMSK                              0x20000000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_DESC_IRQ_DONE_SHFT                                    0x1d
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_GENERAL_BITS_BMSK                               0x1e000000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_GENERAL_BITS_SHFT                                     0x19
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_CONS_STATE_BMSK                                  0x1c00000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_CONS_STATE_SHFT                                       0x16
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_PROD_SYS_STATE_BMSK                               0x380000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_PROD_SYS_STATE_SHFT                                   0x13
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_PROD_B2B_STATE_BMSK                                0x70000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_PROD_B2B_STATE_SHFT                                   0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_DESC_SIZE_BMSK                                      0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_DESC_SIZE_SHFT                                         0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_3_n_ADDR(n)                                             (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x0000580c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_3_n_PHYS(n)                                             (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x0000580c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_3_n_OFFS(n)                                             (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x0000580c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_3_n_RMSK                                                0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_3_n_MAXn                                                         5
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_3_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_3_n_ADDR(n), HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_3_n_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_3_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_3_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_3_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_3_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_3_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_3_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_3_n_INI(n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_3_n_PSM_DESC_ADDR_BMSK                                  0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_3_n_PSM_DESC_ADDR_SHFT                                         0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_4_n_ADDR(n)                                             (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00005810 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_4_n_PHYS(n)                                             (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00005810 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_4_n_OFFS(n)                                             (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00005810 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_4_n_RMSK                                                0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_4_n_MAXn                                                         5
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_4_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_4_n_ADDR(n), HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_4_n_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_4_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_4_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_4_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_4_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_4_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_4_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_4_n_INI(n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_4_n_PSM_DESC_OFST_BMSK                                  0xffff0000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_4_n_PSM_DESC_OFST_SHFT                                        0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_4_n_PSM_SAVED_ACCUMED_SIZE_BMSK                             0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_4_n_PSM_SAVED_ACCUMED_SIZE_SHFT                                0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_5_n_ADDR(n)                                             (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00005814 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_5_n_PHYS(n)                                             (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00005814 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_5_n_OFFS(n)                                             (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00005814 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_5_n_RMSK                                                0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_5_n_MAXn                                                         5
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_5_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_5_n_ADDR(n), HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_5_n_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_5_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_5_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_5_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_5_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_5_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_5_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_5_n_INI(n))
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_5_n_PSM_BLOCK_BYTE_CNT_BMSK                             0xffff0000
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_5_n_PSM_BLOCK_BYTE_CNT_SHFT                                   0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_5_n_PSM_OFST_IN_DESC_BMSK                                   0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_BAM_P_PSM_CNTXT_5_n_PSM_OFST_IN_DESC_SHFT                                      0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SCR_ADDR                                                            (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00002000)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SCR_PHYS                                                            (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00002000)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SCR_OFFS                                                            (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00002000)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SCR_RMSK                                                                 0x17f
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SCR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_SCR_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_XPU_SCR_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SCR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_SCR_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SCR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_XPU_SCR_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_XPU_SCR_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_XPU_SCR_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SCR_DYNAMIC_CLK_EN_BMSK                                                  0x100
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SCR_DYNAMIC_CLK_EN_SHFT                                                    0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SCR_NSRGCLEE_BMSK                                                         0x40
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SCR_NSRGCLEE_SHFT                                                          0x6
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SCR_NSCFGE_BMSK                                                           0x20
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SCR_NSCFGE_SHFT                                                            0x5
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SCR_SDCDEE_BMSK                                                           0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SCR_SDCDEE_SHFT                                                            0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SCR_SEIE_BMSK                                                              0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SCR_SEIE_SHFT                                                              0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SCR_SCLERE_BMSK                                                            0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SCR_SCLERE_SHFT                                                            0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SCR_SCFGERE_BMSK                                                           0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SCR_SCFGERE_SHFT                                                           0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SCR_XPUNSE_BMSK                                                            0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SCR_XPUNSE_SHFT                                                            0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SWDR_ADDR                                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00002004)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SWDR_PHYS                                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00002004)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SWDR_OFFS                                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00002004)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SWDR_RMSK                                                                  0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SWDR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_SWDR_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_XPU_SWDR_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SWDR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_SWDR_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SWDR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_XPU_SWDR_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SWDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_XPU_SWDR_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_XPU_SWDR_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SWDR_SCFGWD_BMSK                                                           0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SWDR_SCFGWD_SHFT                                                           0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SEAR0_ADDR                                                          (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00002040)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SEAR0_PHYS                                                          (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00002040)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SEAR0_OFFS                                                          (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00002040)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SEAR0_RMSK                                                          0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SEAR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_SEAR0_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_XPU_SEAR0_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SEAR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_SEAR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SEAR0_PA_BMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SEAR0_PA_SHFT                                                              0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESR_ADDR                                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00002048)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESR_PHYS                                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00002048)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESR_OFFS                                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00002048)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESR_RMSK                                                           0x80000003
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESR_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESR_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESR_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESR_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESR_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESR_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESR_MULTI_BMSK                                                     0x80000000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESR_MULTI_SHFT                                                           0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESR_CLIENT_BMSK                                                           0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESR_CLIENT_SHFT                                                           0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESR_CFG_BMSK                                                              0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESR_CFG_SHFT                                                              0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESRRESTORE_ADDR                                                    (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x0000204c)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESRRESTORE_PHYS                                                    (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x0000204c)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESRRESTORE_OFFS                                                    (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x0000204c)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESRRESTORE_RMSK                                                    0x80000003
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESRRESTORE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESRRESTORE_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESRRESTORE_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESRRESTORE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESRRESTORE_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESRRESTORE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESRRESTORE_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESRRESTORE_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESRRESTORE_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESRRESTORE_MULTI_BMSK                                              0x80000000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESRRESTORE_MULTI_SHFT                                                    0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESRRESTORE_CLIENT_BMSK                                                    0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESRRESTORE_CLIENT_SHFT                                                    0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESRRESTORE_CFG_BMSK                                                       0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESRRESTORE_CFG_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR0_ADDR                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00002050)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR0_PHYS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00002050)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR0_OFFS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00002050)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR0_RMSK                                                        0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR0_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR0_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR0_ATID_BMSK                                                   0xff000000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR0_ATID_SHFT                                                         0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR0_AVMID_BMSK                                                    0xff0000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR0_AVMID_SHFT                                                        0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR0_ABID_BMSK                                                       0xe000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR0_ABID_SHFT                                                          0xd
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR0_APID_BMSK                                                       0x1f00
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR0_APID_SHFT                                                          0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR0_AMID_BMSK                                                         0xff
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR0_AMID_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_ADDR                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00002054)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_PHYS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00002054)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_OFFS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00002054)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_RMSK                                                        0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_DCD_BMSK                                                    0x80000000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_DCD_SHFT                                                          0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_AC_BMSK                                                     0x40000000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_AC_SHFT                                                           0x1e
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_BURSTLEN_BMSK                                               0x20000000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_BURSTLEN_SHFT                                                     0x1d
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_ARDALLOCATE_BMSK                                            0x10000000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_ARDALLOCATE_SHFT                                                  0x1c
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_ABURST_BMSK                                                  0x8000000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_ABURST_SHFT                                                       0x1b
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_AEXCLUSIVE_BMSK                                              0x4000000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_AEXCLUSIVE_SHFT                                                   0x1a
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_AWRITE_BMSK                                                  0x2000000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_AWRITE_SHFT                                                       0x19
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_AFULL_BMSK                                                   0x1000000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_AFULL_SHFT                                                        0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_ARDBEADNDXEN_BMSK                                             0x800000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_ARDBEADNDXEN_SHFT                                                 0x17
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_AOOO_BMSK                                                     0x400000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_AOOO_SHFT                                                         0x16
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_APREQPRIORITY_BMSK                                            0x380000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_APREQPRIORITY_SHFT                                                0x13
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_ASIZE_BMSK                                                     0x70000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_ASIZE_SHFT                                                        0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_AMSSSELFAUTH_BMSK                                               0x8000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_AMSSSELFAUTH_SHFT                                                  0xf
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_ALEN_BMSK                                                       0x7f00
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_ALEN_SHFT                                                          0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_AINST_BMSK                                                        0x80
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_AINST_SHFT                                                         0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_APROTNS_BMSK                                                      0x40
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_APROTNS_SHFT                                                       0x6
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_APRIV_BMSK                                                        0x20
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_APRIV_SHFT                                                         0x5
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_AINNERSHARED_BMSK                                                 0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_AINNERSHARED_SHFT                                                  0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_ASHARED_BMSK                                                       0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_ASHARED_SHFT                                                       0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_AMEMTYPE_BMSK                                                      0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR1_AMEMTYPE_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR2_ADDR                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00002058)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR2_PHYS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00002058)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR2_OFFS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00002058)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR2_RMSK                                                               0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR2_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR2_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR2_MODEM_PRT_HIT_BMSK                                                 0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR2_MODEM_PRT_HIT_SHFT                                                 0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR2_SECURE_PRT_HIT_BMSK                                                0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR2_SECURE_PRT_HIT_SHFT                                                0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR2_NONSECURE_PRT_HIT_BMSK                                             0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_SESYNR2_NONSECURE_PRT_HIT_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MCR_ADDR                                                            (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00002100)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MCR_PHYS                                                            (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00002100)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MCR_OFFS                                                            (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00002100)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MCR_RMSK                                                                 0x11f
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MCR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_MCR_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_XPU_MCR_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MCR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_MCR_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MCR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_XPU_MCR_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_XPU_MCR_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_XPU_MCR_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MCR_DYNAMIC_CLK_EN_BMSK                                                  0x100
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MCR_DYNAMIC_CLK_EN_SHFT                                                    0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MCR_DCDEE_BMSK                                                            0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MCR_DCDEE_SHFT                                                             0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MCR_EIE_BMSK                                                               0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MCR_EIE_SHFT                                                               0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MCR_CLERE_BMSK                                                             0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MCR_CLERE_SHFT                                                             0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MCR_CFGERE_BMSK                                                            0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MCR_CFGERE_SHFT                                                            0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MCR_XPUMSAE_BMSK                                                           0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MCR_XPUMSAE_SHFT                                                           0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MEAR0_ADDR                                                          (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00002140)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MEAR0_PHYS                                                          (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00002140)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MEAR0_OFFS                                                          (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00002140)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MEAR0_RMSK                                                          0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MEAR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_MEAR0_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_XPU_MEAR0_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MEAR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_MEAR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MEAR0_PA_BMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MEAR0_PA_SHFT                                                              0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESR_ADDR                                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00002148)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESR_PHYS                                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00002148)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESR_OFFS                                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00002148)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESR_RMSK                                                           0x80000003
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESR_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESR_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESR_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESR_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESR_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESR_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESR_MULTI_BMSK                                                     0x80000000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESR_MULTI_SHFT                                                           0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESR_CLIENT_BMSK                                                           0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESR_CLIENT_SHFT                                                           0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESR_CFG_BMSK                                                              0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESR_CFG_SHFT                                                              0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESRRESTORE_ADDR                                                    (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x0000214c)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESRRESTORE_PHYS                                                    (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x0000214c)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESRRESTORE_OFFS                                                    (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x0000214c)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESRRESTORE_RMSK                                                    0x80000003
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESRRESTORE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESRRESTORE_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESRRESTORE_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESRRESTORE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESRRESTORE_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESRRESTORE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESRRESTORE_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESRRESTORE_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESRRESTORE_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESRRESTORE_MULTI_BMSK                                              0x80000000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESRRESTORE_MULTI_SHFT                                                    0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESRRESTORE_CLIENT_BMSK                                                    0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESRRESTORE_CLIENT_SHFT                                                    0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESRRESTORE_CFG_BMSK                                                       0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESRRESTORE_CFG_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR0_ADDR                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00002150)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR0_PHYS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00002150)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR0_OFFS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00002150)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR0_RMSK                                                        0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR0_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR0_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR0_ATID_BMSK                                                   0xff000000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR0_ATID_SHFT                                                         0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR0_AVMID_BMSK                                                    0xff0000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR0_AVMID_SHFT                                                        0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR0_ABID_BMSK                                                       0xe000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR0_ABID_SHFT                                                          0xd
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR0_APID_BMSK                                                       0x1f00
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR0_APID_SHFT                                                          0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR0_AMID_BMSK                                                         0xff
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR0_AMID_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_ADDR                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00002154)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_PHYS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00002154)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_OFFS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00002154)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_RMSK                                                        0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_DCD_BMSK                                                    0x80000000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_DCD_SHFT                                                          0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_AC_BMSK                                                     0x40000000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_AC_SHFT                                                           0x1e
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_BURSTLEN_BMSK                                               0x20000000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_BURSTLEN_SHFT                                                     0x1d
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_ARDALLOCATE_BMSK                                            0x10000000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_ARDALLOCATE_SHFT                                                  0x1c
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_ABURST_BMSK                                                  0x8000000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_ABURST_SHFT                                                       0x1b
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_AEXCLUSIVE_BMSK                                              0x4000000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_AEXCLUSIVE_SHFT                                                   0x1a
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_AWRITE_BMSK                                                  0x2000000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_AWRITE_SHFT                                                       0x19
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_AFULL_BMSK                                                   0x1000000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_AFULL_SHFT                                                        0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_ARDBEADNDXEN_BMSK                                             0x800000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_ARDBEADNDXEN_SHFT                                                 0x17
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_AOOO_BMSK                                                     0x400000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_AOOO_SHFT                                                         0x16
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_APREQPRIORITY_BMSK                                            0x380000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_APREQPRIORITY_SHFT                                                0x13
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_ASIZE_BMSK                                                     0x70000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_ASIZE_SHFT                                                        0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_AMSSSELFAUTH_BMSK                                               0x8000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_AMSSSELFAUTH_SHFT                                                  0xf
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_ALEN_BMSK                                                       0x7f00
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_ALEN_SHFT                                                          0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_AINST_BMSK                                                        0x80
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_AINST_SHFT                                                         0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_APROTNS_BMSK                                                      0x40
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_APROTNS_SHFT                                                       0x6
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_APRIV_BMSK                                                        0x20
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_APRIV_SHFT                                                         0x5
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_AINNERSHARED_BMSK                                                 0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_AINNERSHARED_SHFT                                                  0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_ASHARED_BMSK                                                       0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_ASHARED_SHFT                                                       0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_AMEMTYPE_BMSK                                                      0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR1_AMEMTYPE_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR2_ADDR                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00002158)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR2_PHYS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00002158)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR2_OFFS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00002158)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR2_RMSK                                                               0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR2_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR2_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR2_MODEM_PRT_HIT_BMSK                                                 0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR2_MODEM_PRT_HIT_SHFT                                                 0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR2_SECURE_PRT_HIT_BMSK                                                0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR2_SECURE_PRT_HIT_SHFT                                                0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR2_NONSECURE_PRT_HIT_BMSK                                             0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_MESYNR2_NONSECURE_PRT_HIT_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_CR_ADDR                                                             (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00002080)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_CR_PHYS                                                             (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00002080)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_CR_OFFS                                                             (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00002080)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_CR_RMSK                                                                  0x11f
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_CR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_CR_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_XPU_CR_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_CR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_CR_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_CR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_XPU_CR_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_CR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_XPU_CR_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_XPU_CR_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_CR_DYNAMIC_CLK_EN_BMSK                                                   0x100
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_CR_DYNAMIC_CLK_EN_SHFT                                                     0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_CR_DCDEE_BMSK                                                             0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_CR_DCDEE_SHFT                                                              0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_CR_EIE_BMSK                                                                0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_CR_EIE_SHFT                                                                0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_CR_CLERE_BMSK                                                              0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_CR_CLERE_SHFT                                                              0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_CR_CFGERE_BMSK                                                             0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_CR_CFGERE_SHFT                                                             0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_CR_XPUVMIDE_BMSK                                                           0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_CR_XPUVMIDE_SHFT                                                           0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RPU_ACRn_ADDR(n)                                                    (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x000020a0 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RPU_ACRn_PHYS(n)                                                    (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x000020a0 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RPU_ACRn_OFFS(n)                                                    (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x000020a0 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RPU_ACRn_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RPU_ACRn_MAXn                                                                0
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RPU_ACRn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_RPU_ACRn_ADDR(n), HWIO_PERIPH_SS_SDC1_SDCC_XPU_RPU_ACRn_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RPU_ACRn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_RPU_ACRn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RPU_ACRn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_XPU_RPU_ACRn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RPU_ACRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_XPU_RPU_ACRn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC1_SDCC_XPU_RPU_ACRn_INI(n))
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RPU_ACRn_RWE_BMSK                                                   0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RPU_ACRn_RWE_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_EAR0_ADDR                                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x000020c0)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_EAR0_PHYS                                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x000020c0)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_EAR0_OFFS                                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x000020c0)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_EAR0_RMSK                                                           0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_EAR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_EAR0_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_XPU_EAR0_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_EAR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_EAR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_EAR0_PA_BMSK                                                        0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_EAR0_PA_SHFT                                                               0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESR_ADDR                                                            (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x000020c8)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESR_PHYS                                                            (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x000020c8)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESR_OFFS                                                            (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x000020c8)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESR_RMSK                                                            0x80000003
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESR_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESR_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESR_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESR_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESR_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESR_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESR_MULTI_BMSK                                                      0x80000000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESR_MULTI_SHFT                                                            0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESR_CLIENT_BMSK                                                            0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESR_CLIENT_SHFT                                                            0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESR_CFG_BMSK                                                               0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESR_CFG_SHFT                                                               0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESRRESTORE_ADDR                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x000020cc)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESRRESTORE_PHYS                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x000020cc)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESRRESTORE_OFFS                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x000020cc)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESRRESTORE_RMSK                                                     0x80000003
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESRRESTORE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESRRESTORE_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESRRESTORE_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESRRESTORE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESRRESTORE_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESRRESTORE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESRRESTORE_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESRRESTORE_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESRRESTORE_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESRRESTORE_MULTI_BMSK                                               0x80000000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESRRESTORE_MULTI_SHFT                                                     0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESRRESTORE_CLIENT_BMSK                                                     0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESRRESTORE_CLIENT_SHFT                                                     0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESRRESTORE_CFG_BMSK                                                        0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESRRESTORE_CFG_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR0_ADDR                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x000020d0)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR0_PHYS                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x000020d0)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR0_OFFS                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x000020d0)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR0_RMSK                                                         0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR0_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR0_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR0_ATID_BMSK                                                    0xff000000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR0_ATID_SHFT                                                          0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR0_AVMID_BMSK                                                     0xff0000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR0_AVMID_SHFT                                                         0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR0_ABID_BMSK                                                        0xe000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR0_ABID_SHFT                                                           0xd
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR0_APID_BMSK                                                        0x1f00
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR0_APID_SHFT                                                           0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR0_AMID_BMSK                                                          0xff
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR0_AMID_SHFT                                                           0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_ADDR                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x000020d4)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_PHYS                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x000020d4)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_OFFS                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x000020d4)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_RMSK                                                         0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_DCD_BMSK                                                     0x80000000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_DCD_SHFT                                                           0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_AC_BMSK                                                      0x40000000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_AC_SHFT                                                            0x1e
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_BURSTLEN_BMSK                                                0x20000000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_BURSTLEN_SHFT                                                      0x1d
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_ARDALLOCATE_BMSK                                             0x10000000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_ARDALLOCATE_SHFT                                                   0x1c
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_ABURST_BMSK                                                   0x8000000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_ABURST_SHFT                                                        0x1b
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_AEXCLUSIVE_BMSK                                               0x4000000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_AEXCLUSIVE_SHFT                                                    0x1a
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_AWRITE_BMSK                                                   0x2000000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_AWRITE_SHFT                                                        0x19
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_AFULL_BMSK                                                    0x1000000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_AFULL_SHFT                                                         0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_ARDBEADNDXEN_BMSK                                              0x800000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_ARDBEADNDXEN_SHFT                                                  0x17
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_AOOO_BMSK                                                      0x400000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_AOOO_SHFT                                                          0x16
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_APREQPRIORITY_BMSK                                             0x380000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_APREQPRIORITY_SHFT                                                 0x13
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_ASIZE_BMSK                                                      0x70000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_ASIZE_SHFT                                                         0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_AMSSSELFAUTH_BMSK                                                0x8000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_AMSSSELFAUTH_SHFT                                                   0xf
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_ALEN_BMSK                                                        0x7f00
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_ALEN_SHFT                                                           0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_AINST_BMSK                                                         0x80
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_AINST_SHFT                                                          0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_APROTNS_BMSK                                                       0x40
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_APROTNS_SHFT                                                        0x6
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_APRIV_BMSK                                                         0x20
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_APRIV_SHFT                                                          0x5
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_AINNERSHARED_BMSK                                                  0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_AINNERSHARED_SHFT                                                   0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_ASHARED_BMSK                                                        0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_ASHARED_SHFT                                                        0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_AMEMTYPE_BMSK                                                       0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR1_AMEMTYPE_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR2_ADDR                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x000020d8)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR2_PHYS                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x000020d8)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR2_OFFS                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x000020d8)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR2_RMSK                                                                0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR2_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR2_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR2_MODEM_PRT_HIT_BMSK                                                  0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR2_MODEM_PRT_HIT_SHFT                                                  0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR2_SECURE_PRT_HIT_BMSK                                                 0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR2_SECURE_PRT_HIT_SHFT                                                 0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR2_NONSECURE_PRT_HIT_BMSK                                              0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_ESYNR2_NONSECURE_PRT_HIT_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR0_ADDR                                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00002074)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR0_PHYS                                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00002074)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR0_OFFS                                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00002074)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR0_RMSK                                                           0xc000bfff
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR0_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR0_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR0_CLIENTREQ_HALT_ACK_HW_EN_BMSK                                  0x80000000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR0_CLIENTREQ_HALT_ACK_HW_EN_SHFT                                        0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR0_SAVERESTORE_HW_EN_BMSK                                         0x40000000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR0_SAVERESTORE_HW_EN_SHFT                                               0x1e
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR0_BLED_BMSK                                                          0x8000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR0_BLED_SHFT                                                             0xf
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR0_XPUT_BMSK                                                          0x3000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR0_XPUT_SHFT                                                             0xc
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR0_PT_BMSK                                                             0x800
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR0_PT_SHFT                                                               0xb
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR0_MV_BMSK                                                             0x400
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR0_MV_SHFT                                                               0xa
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR0_NRG_BMSK                                                            0x3ff
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR0_NRG_SHFT                                                              0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR1_ADDR                                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00002078)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR1_PHYS                                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00002078)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR1_OFFS                                                           (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00002078)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR1_RMSK                                                           0x7f3ffeff
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR1_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR1_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR1_AMT_HW_ENABLE_BMSK                                             0x40000000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR1_AMT_HW_ENABLE_SHFT                                                   0x1e
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR1_CLIENT_ADDR_WIDTH_BMSK                                         0x3f000000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR1_CLIENT_ADDR_WIDTH_SHFT                                               0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR1_CONFIG_ADDR_WIDTH_BMSK                                           0x3f0000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR1_CONFIG_ADDR_WIDTH_SHFT                                               0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR1_QRIB_EN_BMSK                                                       0x8000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR1_QRIB_EN_SHFT                                                          0xf
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR1_ASYNC_MODE_BMSK                                                    0x4000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR1_ASYNC_MODE_SHFT                                                       0xe
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR1_CONFIG_TYPE_BMSK                                                   0x2000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR1_CONFIG_TYPE_SHFT                                                      0xd
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR1_CLIENT_PIPELINE_ENABLED_BMSK                                       0x1000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR1_CLIENT_PIPELINE_ENABLED_SHFT                                          0xc
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR1_MSA_CHECK_HW_ENABLE_BMSK                                            0x800
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR1_MSA_CHECK_HW_ENABLE_SHFT                                              0xb
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR1_XPU_SYND_REG_ABSENT_BMSK                                            0x400
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR1_XPU_SYND_REG_ABSENT_SHFT                                              0xa
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR1_TZXPU_BMSK                                                          0x200
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR1_TZXPU_SHFT                                                            0x9
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR1_NVMID_BMSK                                                           0xff
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_IDR1_NVMID_SHFT                                                            0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_REV_ADDR                                                            (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x0000207c)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_REV_PHYS                                                            (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x0000207c)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_REV_OFFS                                                            (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x0000207c)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_REV_RMSK                                                            0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_REV_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_REV_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_XPU_REV_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_REV_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_REV_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_REV_MAJOR_BMSK                                                      0xf0000000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_REV_MAJOR_SHFT                                                            0x1c
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_REV_MINOR_BMSK                                                       0xfff0000
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_REV_MINOR_SHFT                                                            0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_REV_STEP_BMSK                                                           0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_REV_STEP_SHFT                                                              0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_RACRm_ADDR(n,m)                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00002200 + 0x80 * (n)+0x4 * (m))
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_RACRm_PHYS(n,m)                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00002200 + 0x80 * (n)+0x4 * (m))
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_RACRm_OFFS(n,m)                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00002200 + 0x80 * (n)+0x4 * (m))
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_RACRm_RMSK                                                      0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_RACRm_MAXn                                                              10
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_RACRm_MAXm                                                               0
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_RACRm_INI2(n,m)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_RACRm_ADDR(n,m), HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_RACRm_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_RACRm_INMI2(n,m,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_RACRm_ADDR(n,m), mask)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_RACRm_OUTI2(n,m,val)    \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_RACRm_ADDR(n,m),val)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_RACRm_OUTMI2(n,m,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_RACRm_ADDR(n,m),mask,val,HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_RACRm_INI2(n,m))
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_RACRm_RWE_BMSK                                                  0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_RACRm_RWE_SHFT                                                         0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_SCR_ADDR(n)                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00002250 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_SCR_PHYS(n)                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00002250 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_SCR_OFFS(n)                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00002250 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_SCR_RMSK                                                               0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_SCR_MAXn                                                                10
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_SCR_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_SCR_ADDR(n), HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_SCR_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_SCR_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_SCR_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_SCR_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_SCR_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_SCR_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_SCR_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_SCR_INI(n))
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_SCR_NS_BMSK                                                            0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_SCR_NS_SHFT                                                            0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_MCR_ADDR(n)                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00002254 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_MCR_PHYS(n)                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00002254 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_MCR_OFFS(n)                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00002254 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_MCR_RMSK                                                               0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_MCR_MAXn                                                                10
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_MCR_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_MCR_ADDR(n), HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_MCR_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_MCR_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_MCR_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_MCR_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_MCR_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_MCR_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_MCR_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_MCR_INI(n))
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_MCR_VMIDCLE_BMSK                                                       0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_MCR_VMIDCLE_SHFT                                                       0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_MCR_SCLE_BMSK                                                          0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_MCR_SCLE_SHFT                                                          0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_MCR_MSAE_BMSK                                                          0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_XPU_RGn_MCR_MSAE_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_ADDR                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000000)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_PHYS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000000)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_OFFS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000000)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_RMSK                                                        0x3ff707f5
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_NSCFG_BMSK                                                  0x30000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_NSCFG_SHFT                                                        0x1c
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_WACFG_BMSK                                                   0xc000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_WACFG_SHFT                                                        0x1a
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_RACFG_BMSK                                                   0x3000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_RACFG_SHFT                                                        0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_SHCFG_BMSK                                                    0xc00000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_SHCFG_SHFT                                                        0x16
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_SMCFCFG_BMSK                                                  0x200000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_SMCFCFG_SHFT                                                      0x15
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_MTCFG_BMSK                                                    0x100000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_MTCFG_SHFT                                                        0x14
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_MEMATTR_BMSK                                                   0x70000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_MEMATTR_SHFT                                                      0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_USFCFG_BMSK                                                      0x400
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_USFCFG_SHFT                                                        0xa
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_GSE_BMSK                                                         0x200
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_GSE_SHFT                                                           0x9
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_STALLD_BMSK                                                      0x100
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_STALLD_SHFT                                                        0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_TRANSIENTCFG_BMSK                                                 0xc0
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_TRANSIENTCFG_SHFT                                                  0x6
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_GCFGFIE_BMSK                                                      0x20
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_GCFGFIE_SHFT                                                       0x5
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_GCFGERE_BMSK                                                      0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_GCFGERE_SHFT                                                       0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_GFIE_BMSK                                                          0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_GFIE_SHFT                                                          0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_CLIENTPD_BMSK                                                      0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR0_CLIENTPD_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR1_ADDR                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000004)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR1_PHYS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000004)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR1_OFFS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000004)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR1_RMSK                                                         0x1000700
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR1_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR1_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR1_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR1_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR1_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR1_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR1_GASRAE_BMSK                                                  0x1000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR1_GASRAE_SHFT                                                       0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR1_NSNUMSMRGO_BMSK                                                  0x700
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR1_NSNUMSMRGO_SHFT                                                    0x8

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR2_ADDR                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000008)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR2_PHYS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000008)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR2_OFFS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000008)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR2_RMSK                                                              0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR2_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR2_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR2_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR2_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR2_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR2_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR2_BPVMID_BMSK                                                       0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SCR2_BPVMID_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SACR_ADDR                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000010)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SACR_PHYS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000010)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SACR_OFFS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000010)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SACR_RMSK                                                        0x70000013
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SACR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SACR_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SACR_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SACR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SACR_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SACR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SACR_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SACR_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SACR_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SACR_BPRCNSH_BMSK                                                0x40000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SACR_BPRCNSH_SHFT                                                      0x1e
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SACR_BPRCISH_BMSK                                                0x20000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SACR_BPRCISH_SHFT                                                      0x1d
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SACR_BPRCOSH_BMSK                                                0x10000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SACR_BPRCOSH_SHFT                                                      0x1c
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SACR_BPREQPRIORITYCFG_BMSK                                             0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SACR_BPREQPRIORITYCFG_SHFT                                              0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SACR_BPREQPRIORITY_BMSK                                                 0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SACR_BPREQPRIORITY_SHFT                                                 0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR0_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000020)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR0_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000020)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR0_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000020)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR0_RMSK                                                       0x88001eff
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR0_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR0_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR0_SES_BMSK                                                   0x80000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR0_SES_SHFT                                                         0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR0_SMS_BMSK                                                    0x8000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR0_SMS_SHFT                                                         0x1b
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR0_NUMSIDB_BMSK                                                   0x1e00
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR0_NUMSIDB_SHFT                                                      0x9
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR0_NUMSMRG_BMSK                                                     0xff
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR0_NUMSMRG_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR1_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000024)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR1_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000024)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR1_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000024)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR1_RMSK                                                           0x9f00
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR1_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR1_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR1_SMCD_BMSK                                                      0x8000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR1_SMCD_SHFT                                                         0xf
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR1_SSDTP_BMSK                                                     0x1000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR1_SSDTP_SHFT                                                        0xc
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR1_NUMSSDNDX_BMSK                                                  0xf00
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR1_NUMSSDNDX_SHFT                                                    0x8

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR2_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000028)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR2_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000028)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR2_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000028)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR2_RMSK                                                             0xff
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR2_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR2_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR2_OAS_BMSK                                                         0xf0
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR2_OAS_SHFT                                                          0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR2_IAS_BMSK                                                          0xf
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR2_IAS_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR4_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000030)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR4_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000030)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR4_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000030)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR4_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR4_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR4_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR4_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR4_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR4_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR4_MAJOR_BMSK                                                 0xf0000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR4_MAJOR_SHFT                                                       0x1c
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR4_MINOR_BMSK                                                  0xfff0000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR4_MINOR_SHFT                                                       0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR4_STEP_BMSK                                                      0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR4_STEP_SHFT                                                         0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR5_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000034)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR5_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000034)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR5_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000034)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR5_RMSK                                                         0xff03ff
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR5_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR5_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR5_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR5_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR5_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR5_NUMMSDRB_BMSK                                                0xff0000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR5_NUMMSDRB_SHFT                                                    0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR5_MSAE_BMSK                                                       0x200
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR5_MSAE_SHFT                                                         0x9
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR5_QRIBE_BMSK                                                      0x100
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR5_QRIBE_SHFT                                                        0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR5_NVMID_BMSK                                                       0xff
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR5_NVMID_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR7_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x0000003c)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR7_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x0000003c)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR7_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x0000003c)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR7_RMSK                                                             0xff
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR7_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR7_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR7_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR7_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR7_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR7_MAJOR_BMSK                                                       0xf0
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR7_MAJOR_SHFT                                                        0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR7_MINOR_BMSK                                                        0xf
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SIDR7_MINOR_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFAR0_ADDR                                                      (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000040)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFAR0_PHYS                                                      (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000040)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFAR0_OFFS                                                      (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000040)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFAR0_RMSK                                                      0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFAR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFAR0_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFAR0_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFAR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFAR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFAR0_SGFEA0_BMSK                                               0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFAR0_SGFEA0_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSR_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000048)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSR_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000048)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSR_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000048)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSR_RMSK                                                       0xc0000026
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSR_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSR_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSR_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSR_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSR_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSR_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSR_MULTI_CLIENT_BMSK                                          0x80000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSR_MULTI_CLIENT_SHFT                                                0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSR_MULTI_CFG_BMSK                                             0x40000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSR_MULTI_CFG_SHFT                                                   0x1e
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSR_CAF_BMSK                                                         0x20
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSR_CAF_SHFT                                                          0x5
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSR_SMCF_BMSK                                                         0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSR_SMCF_SHFT                                                         0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSR_USF_BMSK                                                          0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSR_USF_SHFT                                                          0x1

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSRRESTORE_ADDR                                                (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x0000004c)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSRRESTORE_PHYS                                                (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x0000004c)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSRRESTORE_OFFS                                                (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x0000004c)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSRRESTORE_RMSK                                                0xc0000026
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSRRESTORE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSRRESTORE_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSRRESTORE_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSRRESTORE_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSRRESTORE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSRRESTORE_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSRRESTORE_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSRRESTORE_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSRRESTORE_MULTI_CLIENT_BMSK                                   0x80000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSRRESTORE_MULTI_CLIENT_SHFT                                         0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSRRESTORE_MULTI_CFG_BMSK                                      0x40000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSRRESTORE_MULTI_CFG_SHFT                                            0x1e
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSRRESTORE_CAF_BMSK                                                  0x20
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSRRESTORE_CAF_SHFT                                                   0x5
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSRRESTORE_SMCF_BMSK                                                  0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSRRESTORE_SMCF_SHFT                                                  0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSRRESTORE_USF_BMSK                                                   0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSRRESTORE_USF_SHFT                                                   0x1

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR0_ADDR                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000050)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR0_PHYS                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000050)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR0_OFFS                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000050)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR0_RMSK                                                        0x132
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR0_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR0_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR0_MSSSELFAUTH_BMSK                                            0x100
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR0_MSSSELFAUTH_SHFT                                              0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR0_NSATTR_BMSK                                                  0x20
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR0_NSATTR_SHFT                                                   0x5
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR0_NSSTATE_BMSK                                                 0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR0_NSSTATE_SHFT                                                  0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR0_WNR_BMSK                                                      0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR0_WNR_SHFT                                                      0x1

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR1_ADDR                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000054)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR1_PHYS                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000054)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR1_OFFS                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000054)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR1_RMSK                                                    0x7070007
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR1_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR1_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR1_MSDINDEX_BMSK                                           0x7000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR1_MSDINDEX_SHFT                                                0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR1_SSDINDEX_BMSK                                             0x70000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR1_SSDINDEX_SHFT                                                0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR1_STREAMINDEX_BMSK                                              0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR1_STREAMINDEX_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR2_ADDR                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000058)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR2_PHYS                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000058)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR2_OFFS                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000058)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR2_RMSK                                                   0x3f1fffff
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR2_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR2_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR2_ATID_BMSK                                              0x3f000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR2_ATID_SHFT                                                    0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR2_AVMID_BMSK                                               0x1f0000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR2_AVMID_SHFT                                                   0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR2_ABID_BMSK                                                  0xe000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR2_ABID_SHFT                                                     0xd
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR2_APID_BMSK                                                  0x1f00
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR2_APID_SHFT                                                     0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR2_AMID_BMSK                                                    0xff
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SGFSYNDR2_AMID_SHFT                                                     0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTSCR0_ADDR                                                  (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000090)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTSCR0_PHYS                                                  (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000090)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTSCR0_OFFS                                                  (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000090)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTSCR0_RMSK                                                         0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTSCR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTSCR0_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTSCR0_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTSCR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTSCR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTSCR0_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTSCR0_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTSCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTSCR0_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTSCR0_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTSCR0_CLKONOFFE_BMSK                                               0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTSCR0_CLKONOFFE_SHFT                                               0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_ADDR                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000000)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_PHYS                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000000)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_OFFS                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000000)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_RMSK                                                          0xff70ff5
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_WACFG_BMSK                                                    0xc000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_WACFG_SHFT                                                         0x1a
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_RACFG_BMSK                                                    0x3000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_RACFG_SHFT                                                         0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_SHCFG_BMSK                                                     0xc00000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_SHCFG_SHFT                                                         0x16
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_SMCFCFG_BMSK                                                   0x200000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_SMCFCFG_SHFT                                                       0x15
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_MTCFG_BMSK                                                     0x100000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_MTCFG_SHFT                                                         0x14
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_MEMATTR_BMSK                                                    0x70000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_MEMATTR_SHFT                                                       0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_VMIDPNE_BMSK                                                      0x800
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_VMIDPNE_SHFT                                                        0xb
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_USFCFG_BMSK                                                       0x400
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_USFCFG_SHFT                                                         0xa
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_GSE_BMSK                                                          0x200
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_GSE_SHFT                                                            0x9
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_STALLD_BMSK                                                       0x100
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_STALLD_SHFT                                                         0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_TRANSIENTCFG_BMSK                                                  0xc0
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_TRANSIENTCFG_SHFT                                                   0x6
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_GCFGFIE_BMSK                                                       0x20
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_GCFGFIE_SHFT                                                        0x5
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_GCFGERE_BMSK                                                       0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_GCFGERE_SHFT                                                        0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_GFIE_BMSK                                                           0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_GFIE_SHFT                                                           0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_CLIENTPD_BMSK                                                       0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR0_CLIENTPD_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR2_ADDR                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000008)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR2_PHYS                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000008)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR2_OFFS                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000008)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR2_RMSK                                                               0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR2_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR2_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR2_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR2_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR2_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR2_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR2_BPVMID_BMSK                                                        0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_CR2_BPVMID_SHFT                                                         0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_ACR_ADDR                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000010)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_ACR_PHYS                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000010)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_ACR_OFFS                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000010)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_ACR_RMSK                                                         0x70000013
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_ACR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_ACR_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_ACR_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_ACR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_ACR_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_ACR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_ACR_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_ACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_ACR_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_ACR_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_ACR_BPRCNSH_BMSK                                                 0x40000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_ACR_BPRCNSH_SHFT                                                       0x1e
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_ACR_BPRCISH_BMSK                                                 0x20000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_ACR_BPRCISH_SHFT                                                       0x1d
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_ACR_BPRCOSH_BMSK                                                 0x10000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_ACR_BPRCOSH_SHFT                                                       0x1c
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_ACR_BPREQPRIORITYCFG_BMSK                                              0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_ACR_BPREQPRIORITYCFG_SHFT                                               0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_ACR_BPREQPRIORITY_BMSK                                                  0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_ACR_BPREQPRIORITY_SHFT                                                  0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR0_ADDR                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000020)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR0_PHYS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000020)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR0_OFFS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000020)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR0_RMSK                                                         0x8001eff
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR0_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR0_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR0_SMS_BMSK                                                     0x8000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR0_SMS_SHFT                                                          0x1b
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR0_NUMSIDB_BMSK                                                    0x1e00
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR0_NUMSIDB_SHFT                                                       0x9
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR0_NUMSMRG_BMSK                                                      0xff
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR0_NUMSMRG_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR1_ADDR                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000024)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR1_PHYS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000024)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR1_OFFS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000024)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR1_RMSK                                                            0x9f00
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR1_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR1_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR1_SMCD_BMSK                                                       0x8000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR1_SMCD_SHFT                                                          0xf
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR1_SSDTP_BMSK                                                      0x1000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR1_SSDTP_SHFT                                                         0xc
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR1_NUMSSDNDX_BMSK                                                   0xf00
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR1_NUMSSDNDX_SHFT                                                     0x8

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR2_ADDR                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000028)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR2_PHYS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000028)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR2_OFFS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000028)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR2_RMSK                                                              0xff
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR2_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR2_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR2_OAS_BMSK                                                          0xf0
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR2_OAS_SHFT                                                           0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR2_IAS_BMSK                                                           0xf
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR2_IAS_SHFT                                                           0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR4_ADDR                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000030)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR4_PHYS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000030)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR4_OFFS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000030)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR4_RMSK                                                        0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR4_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR4_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR4_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR4_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR4_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR4_MAJOR_BMSK                                                  0xf0000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR4_MAJOR_SHFT                                                        0x1c
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR4_MINOR_BMSK                                                   0xfff0000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR4_MINOR_SHFT                                                        0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR4_STEP_BMSK                                                       0xffff
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR4_STEP_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR5_ADDR                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000034)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR5_PHYS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000034)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR5_OFFS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000034)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR5_RMSK                                                          0xff03ff
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR5_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR5_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR5_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR5_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR5_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR5_NUMMSDRB_BMSK                                                 0xff0000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR5_NUMMSDRB_SHFT                                                     0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR5_MSAE_BMSK                                                        0x200
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR5_MSAE_SHFT                                                          0x9
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR5_QRIBE_BMSK                                                       0x100
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR5_QRIBE_SHFT                                                         0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR5_NVMID_BMSK                                                        0xff
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR5_NVMID_SHFT                                                         0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR7_ADDR                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x0000003c)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR7_PHYS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x0000003c)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR7_OFFS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x0000003c)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR7_RMSK                                                              0xff
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR7_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR7_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR7_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR7_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR7_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR7_MAJOR_BMSK                                                        0xf0
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR7_MAJOR_SHFT                                                         0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR7_MINOR_BMSK                                                         0xf
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_IDR7_MINOR_SHFT                                                         0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFAR0_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000040)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFAR0_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000040)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFAR0_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000040)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFAR0_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFAR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFAR0_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFAR0_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFAR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFAR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFAR0_GFEA0_BMSK                                                 0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFAR0_GFEA0_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSR_ADDR                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000048)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSR_PHYS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000048)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSR_OFFS                                                        (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000048)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSR_RMSK                                                        0xc00000a6
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSR_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSR_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSR_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSR_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSR_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSR_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSR_MULTI_CLIENT_BMSK                                           0x80000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSR_MULTI_CLIENT_SHFT                                                 0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSR_MULTI_CFG_BMSK                                              0x40000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSR_MULTI_CFG_SHFT                                                    0x1e
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSR_PF_BMSK                                                           0x80
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSR_PF_SHFT                                                            0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSR_CAF_BMSK                                                          0x20
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSR_CAF_SHFT                                                           0x5
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSR_SMCF_BMSK                                                          0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSR_SMCF_SHFT                                                          0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSR_USF_BMSK                                                           0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSR_USF_SHFT                                                           0x1

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSRRESTORE_ADDR                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x0000004c)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSRRESTORE_PHYS                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x0000004c)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSRRESTORE_OFFS                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x0000004c)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSRRESTORE_RMSK                                                 0xc00000a6
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSRRESTORE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSRRESTORE_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSRRESTORE_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSRRESTORE_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSRRESTORE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSRRESTORE_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSRRESTORE_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSRRESTORE_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSRRESTORE_MULTI_CLIENT_BMSK                                    0x80000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSRRESTORE_MULTI_CLIENT_SHFT                                          0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSRRESTORE_MULTI_CFG_BMSK                                       0x40000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSRRESTORE_MULTI_CFG_SHFT                                             0x1e
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSRRESTORE_PF_BMSK                                                    0x80
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSRRESTORE_PF_SHFT                                                     0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSRRESTORE_CAF_BMSK                                                   0x20
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSRRESTORE_CAF_SHFT                                                    0x5
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSRRESTORE_SMCF_BMSK                                                   0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSRRESTORE_SMCF_SHFT                                                   0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSRRESTORE_USF_BMSK                                                    0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSRRESTORE_USF_SHFT                                                    0x1

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR0_ADDR                                                    (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000050)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR0_PHYS                                                    (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000050)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR0_OFFS                                                    (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000050)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR0_RMSK                                                         0x132
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR0_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR0_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR0_MSSSELFAUTH_BMSK                                             0x100
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR0_MSSSELFAUTH_SHFT                                               0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR0_NSATTR_BMSK                                                   0x20
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR0_NSATTR_SHFT                                                    0x5
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR0_NSSTATE_BMSK                                                  0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR0_NSSTATE_SHFT                                                   0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR0_WNR_BMSK                                                       0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR0_WNR_SHFT                                                       0x1

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR1_ADDR                                                    (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000054)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR1_PHYS                                                    (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000054)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR1_OFFS                                                    (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000054)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR1_RMSK                                                     0x7070007
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR1_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR1_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR1_MSDINDEX_BMSK                                            0x7000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR1_MSDINDEX_SHFT                                                 0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR1_SSDINDEX_BMSK                                              0x70000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR1_SSDINDEX_SHFT                                                 0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR1_STREAMINDEX_BMSK                                               0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR1_STREAMINDEX_SHFT                                               0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR2_ADDR                                                    (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000058)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR2_PHYS                                                    (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000058)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR2_OFFS                                                    (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000058)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR2_RMSK                                                    0x3f1fffff
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR2_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR2_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR2_ATID_BMSK                                               0x3f000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR2_ATID_SHFT                                                     0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR2_AVMID_BMSK                                                0x1f0000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR2_AVMID_SHFT                                                    0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR2_ABID_BMSK                                                   0xe000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR2_ABID_SHFT                                                      0xd
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR2_APID_BMSK                                                   0x1f00
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR2_APID_SHFT                                                      0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR2_AMID_BMSK                                                     0xff
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_GFSYNDR2_AMID_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTCR0_ADDR                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000090)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTCR0_PHYS                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000090)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTCR0_OFFS                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000090)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTCR0_RMSK                                                          0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTCR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTCR0_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTCR0_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTCR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTCR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTCR0_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTCR0_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTCR0_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTCR0_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTCR0_CLKONOFFE_BMSK                                                0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTCR0_CLKONOFFE_SHFT                                                0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTACR_ADDR                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x0000009c)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTACR_PHYS                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x0000009c)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTACR_OFFS                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x0000009c)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTACR_RMSK                                                   0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTACR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTACR_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTACR_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTACR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTACR_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTACR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTACR_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTACR_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTACR_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTACR_RWE_BMSK                                               0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_VMIDMTACR_RWE_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000400)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000400)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000400)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_RMSK                                                        0xff70ff5
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_WACFG_BMSK                                                  0xc000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_WACFG_SHFT                                                       0x1a
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_RACFG_BMSK                                                  0x3000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_RACFG_SHFT                                                       0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_SHCFG_BMSK                                                   0xc00000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_SHCFG_SHFT                                                       0x16
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_SMCFCFG_BMSK                                                 0x200000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_SMCFCFG_SHFT                                                     0x15
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_MTCFG_BMSK                                                   0x100000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_MTCFG_SHFT                                                       0x14
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_MEMATTR_BMSK                                                  0x70000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_MEMATTR_SHFT                                                     0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_VMIDPNE_BMSK                                                    0x800
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_VMIDPNE_SHFT                                                      0xb
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_USFCFG_BMSK                                                     0x400
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_USFCFG_SHFT                                                       0xa
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_GSE_BMSK                                                        0x200
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_GSE_SHFT                                                          0x9
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_STALLD_BMSK                                                     0x100
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_STALLD_SHFT                                                       0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_TRANSIENTCFG_BMSK                                                0xc0
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_TRANSIENTCFG_SHFT                                                 0x6
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_GCFGFIE_BMSK                                                     0x20
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_GCFGFIE_SHFT                                                      0x5
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_GCFGERE_BMSK                                                     0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_GCFGERE_SHFT                                                      0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_GFIE_BMSK                                                         0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_GFIE_SHFT                                                         0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_CLIENTPD_BMSK                                                     0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR0_CLIENTPD_SHFT                                                     0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR2_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000408)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR2_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000408)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR2_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000408)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR2_RMSK                                                             0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR2_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR2_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR2_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR2_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR2_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR2_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR2_BPVMID_BMSK                                                      0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSCR2_BPVMID_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSACR_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000410)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSACR_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000410)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSACR_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000410)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSACR_RMSK                                                       0x70000013
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSACR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSACR_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSACR_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSACR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSACR_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSACR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSACR_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSACR_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSACR_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSACR_BPRCNSH_BMSK                                               0x40000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSACR_BPRCNSH_SHFT                                                     0x1e
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSACR_BPRCISH_BMSK                                               0x20000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSACR_BPRCISH_SHFT                                                     0x1d
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSACR_BPRCOSH_BMSK                                               0x10000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSACR_BPRCOSH_SHFT                                                     0x1c
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSACR_BPREQPRIORITYCFG_BMSK                                            0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSACR_BPREQPRIORITYCFG_SHFT                                             0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSACR_BPREQPRIORITY_BMSK                                                0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSACR_BPREQPRIORITY_SHFT                                                0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFAR0_ADDR                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000440)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFAR0_PHYS                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000440)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFAR0_OFFS                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000440)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFAR0_RMSK                                                     0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFAR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFAR0_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFAR0_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFAR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFAR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFAR0_GFEA0_BMSK                                               0xffffffff
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFAR0_GFEA0_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSR_ADDR                                                      (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000448)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSR_PHYS                                                      (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000448)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSR_OFFS                                                      (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000448)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSR_RMSK                                                      0xc00000a6
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSR_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSR_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSR_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSR_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSR_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSR_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSR_MULTI_CLIENT_BMSK                                         0x80000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSR_MULTI_CLIENT_SHFT                                               0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSR_MULTI_CFG_BMSK                                            0x40000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSR_MULTI_CFG_SHFT                                                  0x1e
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSR_PF_BMSK                                                         0x80
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSR_PF_SHFT                                                          0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSR_CAF_BMSK                                                        0x20
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSR_CAF_SHFT                                                         0x5
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSR_SMCF_BMSK                                                        0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSR_SMCF_SHFT                                                        0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSR_USF_BMSK                                                         0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSR_USF_SHFT                                                         0x1

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSRRESTORE_ADDR                                               (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x0000044c)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSRRESTORE_PHYS                                               (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x0000044c)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSRRESTORE_OFFS                                               (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x0000044c)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSRRESTORE_RMSK                                               0xc00000a6
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSRRESTORE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSRRESTORE_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSRRESTORE_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSRRESTORE_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSRRESTORE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSRRESTORE_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSRRESTORE_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSRRESTORE_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSRRESTORE_MULTI_CLIENT_BMSK                                  0x80000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSRRESTORE_MULTI_CLIENT_SHFT                                        0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSRRESTORE_MULTI_CFG_BMSK                                     0x40000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSRRESTORE_MULTI_CFG_SHFT                                           0x1e
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSRRESTORE_PF_BMSK                                                  0x80
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSRRESTORE_PF_SHFT                                                   0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSRRESTORE_CAF_BMSK                                                 0x20
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSRRESTORE_CAF_SHFT                                                  0x5
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSRRESTORE_SMCF_BMSK                                                 0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSRRESTORE_SMCF_SHFT                                                 0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSRRESTORE_USF_BMSK                                                  0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSRRESTORE_USF_SHFT                                                  0x1

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR0_ADDR                                                  (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000450)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR0_PHYS                                                  (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000450)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR0_OFFS                                                  (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000450)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR0_RMSK                                                       0x132
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR0_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR0_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR0_MSSSELFAUTH_BMSK                                           0x100
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR0_MSSSELFAUTH_SHFT                                             0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR0_NSATTR_BMSK                                                 0x20
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR0_NSATTR_SHFT                                                  0x5
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR0_NSSTATE_BMSK                                                0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR0_NSSTATE_SHFT                                                 0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR0_WNR_BMSK                                                     0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR0_WNR_SHFT                                                     0x1

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR1_ADDR                                                  (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000454)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR1_PHYS                                                  (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000454)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR1_OFFS                                                  (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000454)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR1_RMSK                                                   0x7070007
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR1_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR1_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR1_MSDINDEX_BMSK                                          0x7000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR1_MSDINDEX_SHFT                                               0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR1_SSDINDEX_BMSK                                            0x70000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR1_SSDINDEX_SHFT                                               0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR1_STREAMINDEX_BMSK                                             0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR1_STREAMINDEX_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR2_ADDR                                                  (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000458)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR2_PHYS                                                  (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000458)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR2_OFFS                                                  (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000458)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR2_RMSK                                                  0x3f1fffff
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR2_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR2_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR2_ATID_BMSK                                             0x3f000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR2_ATID_SHFT                                                   0x18
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR2_AVMID_BMSK                                              0x1f0000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR2_AVMID_SHFT                                                  0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR2_ABID_BMSK                                                 0xe000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR2_ABID_SHFT                                                    0xd
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR2_APID_BMSK                                                 0x1f00
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR2_APID_SHFT                                                    0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR2_AMID_BMSK                                                   0xff
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSGFSYNDR2_AMID_SHFT                                                    0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSVMIDMTCR0_ADDR                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000490)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSVMIDMTCR0_PHYS                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000490)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSVMIDMTCR0_OFFS                                                 (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000490)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSVMIDMTCR0_RMSK                                                        0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSVMIDMTCR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSVMIDMTCR0_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSVMIDMTCR0_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSVMIDMTCR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSVMIDMTCR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSVMIDMTCR0_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSVMIDMTCR0_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSVMIDMTCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSVMIDMTCR0_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSVMIDMTCR0_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSVMIDMTCR0_CLKONOFFE_BMSK                                              0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_NSVMIDMTCR0_CLKONOFFE_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SSDR0_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000080)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SSDR0_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000080)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SSDR0_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000080)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SSDR0_RMSK                                                             0xff
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SSDR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SSDR0_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SSDR0_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SSDR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SSDR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SSDR0_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SSDR0_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SSDR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SSDR0_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SSDR0_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SSDR0_RWE_BMSK                                                         0xff
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SSDR0_RWE_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_MSDR0_ADDR                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000480)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_MSDR0_PHYS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000480)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_MSDR0_OFFS                                                       (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000480)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_MSDR0_RMSK                                                             0x7f
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_MSDR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_MSDR0_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_MSDR0_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_MSDR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_MSDR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_MSDR0_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_MSDR0_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_MSDR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_MSDR0_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_MSDR0_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_MSDR0_RWE_BMSK                                                         0x7f
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_MSDR0_RWE_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_MCR_ADDR                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000494)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_MCR_PHYS                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000494)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_MCR_OFFS                                                         (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000494)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_MCR_RMSK                                                                0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_MCR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_MCR_ADDR, HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_MCR_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_MCR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_MCR_ADDR, m)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_MCR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_MCR_ADDR,v)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_MCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_MCR_ADDR,m,v,HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_MCR_IN)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_MCR_CLKONOFFE_BMSK                                                      0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_MCR_CLKONOFFE_SHFT                                                      0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_MCR_BPMSACFG_BMSK                                                       0x2
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_MCR_BPMSACFG_SHFT                                                       0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_MCR_BPSMSACFG_BMSK                                                      0x1
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_MCR_BPSMSACFG_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_S2VRn_ADDR(n)                                                    (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000c00 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_S2VRn_PHYS(n)                                                    (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000c00 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_S2VRn_OFFS(n)                                                    (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000c00 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_S2VRn_RMSK                                                       0x30ff7b1f
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_S2VRn_MAXn                                                                6
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_S2VRn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_S2VRn_ADDR(n), HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_S2VRn_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_S2VRn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_S2VRn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_S2VRn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_S2VRn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_S2VRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_S2VRn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_S2VRn_INI(n))
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_S2VRn_TRANSIENTCFG_BMSK                                          0x30000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_S2VRn_TRANSIENTCFG_SHFT                                                0x1c
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_S2VRn_WACFG_BMSK                                                   0xc00000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_S2VRn_WACFG_SHFT                                                       0x16
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_S2VRn_RACFG_BMSK                                                   0x300000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_S2VRn_RACFG_SHFT                                                       0x14
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_S2VRn_NSCFG_BMSK                                                    0xc0000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_S2VRn_NSCFG_SHFT                                                       0x12
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_S2VRn_TYPE_BMSK                                                     0x30000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_S2VRn_TYPE_SHFT                                                        0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_S2VRn_MEMATTR_BMSK                                                   0x7000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_S2VRn_MEMATTR_SHFT                                                      0xc
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_S2VRn_MTCFG_BMSK                                                      0x800
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_S2VRn_MTCFG_SHFT                                                        0xb
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_S2VRn_SHCFG_BMSK                                                      0x300
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_S2VRn_SHCFG_SHFT                                                        0x8
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_S2VRn_VMID_BMSK                                                        0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_S2VRn_VMID_SHFT                                                         0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_AS2VRn_ADDR(n)                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000e00 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_AS2VRn_PHYS(n)                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000e00 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_AS2VRn_OFFS(n)                                                   (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000e00 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_AS2VRn_RMSK                                                      0x70000013
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_AS2VRn_MAXn                                                               6
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_AS2VRn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_AS2VRn_ADDR(n), HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_AS2VRn_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_AS2VRn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_AS2VRn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_AS2VRn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_AS2VRn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_AS2VRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_AS2VRn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_AS2VRn_INI(n))
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_AS2VRn_RCNSH_BMSK                                                0x40000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_AS2VRn_RCNSH_SHFT                                                      0x1e
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_AS2VRn_RCISH_BMSK                                                0x20000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_AS2VRn_RCISH_SHFT                                                      0x1d
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_AS2VRn_RCOSH_BMSK                                                0x10000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_AS2VRn_RCOSH_SHFT                                                      0x1c
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_AS2VRn_REQPRIORITYCFG_BMSK                                             0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_AS2VRn_REQPRIORITYCFG_SHFT                                              0x4
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_AS2VRn_REQPRIORITY_BMSK                                                 0x3
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_AS2VRn_REQPRIORITY_SHFT                                                 0x0

#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SMRn_ADDR(n)                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE      + 0x00000800 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SMRn_PHYS(n)                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_PHYS + 0x00000800 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SMRn_OFFS(n)                                                     (PERIPH_SS_SDC1_SDCC4_TOP_REG_BASE_OFFS + 0x00000800 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SMRn_RMSK                                                        0x80070007
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SMRn_MAXn                                                                 6
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SMRn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SMRn_ADDR(n), HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SMRn_RMSK)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SMRn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SMRn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SMRn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SMRn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SMRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SMRn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SMRn_INI(n))
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SMRn_VALID_BMSK                                                  0x80000000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SMRn_VALID_SHFT                                                        0x1f
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SMRn_MASK_BMSK                                                      0x70000
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SMRn_MASK_SHFT                                                         0x10
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SMRn_ID_BMSK                                                            0x7
#define HWIO_PERIPH_SS_SDC1_SDCC_VMIDMT_SMRn_ID_SHFT                                                            0x0

/*----------------------------------------------------------------------------
 * MODULE: PERIPH_SS_SDC2_SDCC4_TOP
 *--------------------------------------------------------------------------*/

#define PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE                                                                (PERIPH_SS_BASE      + 0x00080000)
#define PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS                                                           (PERIPH_SS_BASE_PHYS + 0x00080000)
#define PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS                                                           0x00080000

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_POWER_ADDR                                                          (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024000)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_POWER_PHYS                                                          (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024000)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_POWER_OFFS                                                          (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024000)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_POWER_RMSK                                                               0x1c1
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_POWER_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_POWER_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_MCI_POWER_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_POWER_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_POWER_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_POWER_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_MCI_POWER_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_POWER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_MCI_POWER_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_MCI_POWER_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_POWER_SW_RST_CONFIG_BMSK                                                 0x100
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_POWER_SW_RST_CONFIG_SHFT                                                   0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_POWER_SW_RST_BMSK                                                         0x80
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_POWER_SW_RST_SHFT                                                          0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_POWER_OPEN_DRAIN_BMSK                                                     0x40
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_POWER_OPEN_DRAIN_SHFT                                                      0x6
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_POWER_CONTROL_BMSK                                                         0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_POWER_CONTROL_SHFT                                                         0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_ADDR                                                            (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024004)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_PHYS                                                            (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024004)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_OFFS                                                            (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024004)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_RMSK                                                             0xfffff00
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_INT_MCLK_ON_BMSK                                                 0x8000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_INT_MCLK_ON_SHFT                                                      0x1b
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_SDCC_CLK_EXT_EN_BMSK                                             0x4000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_SDCC_CLK_EXT_EN_SHFT                                                  0x1a
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_RX_FLOW_TIMING_BMSK                                              0x2000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_RX_FLOW_TIMING_SHFT                                                   0x19
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_SDC4_MCLK_SEL_BMSK                                               0x1800000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_SDC4_MCLK_SEL_SHFT                                                    0x17
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_CLK_INV_BMSK                                                      0x400000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_CLK_INV_SHFT                                                          0x16
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_IO_PAD_PWR_SWITCH_BMSK                                            0x200000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_IO_PAD_PWR_SWITCH_SHFT                                                0x15
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_CLK_FB_DLY_SEL_BMSK                                               0x100000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_CLK_FB_DLY_SEL_SHFT                                                   0x14
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_SD_DEV_SEL_BMSK                                                    0xc0000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_SD_DEV_SEL_SHFT                                                       0x12
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_HCLKON_SW_EN_BMSK                                                  0x20000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_HCLKON_SW_EN_SHFT                                                     0x11
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_SELECT_IN_BMSK                                                     0x1c000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_SELECT_IN_SHFT                                                         0xe
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_INVERT_OUT_BMSK                                                     0x2000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_INVERT_OUT_SHFT                                                        0xd
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_FLOW_ENA_BMSK                                                       0x1000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_FLOW_ENA_SHFT                                                          0xc
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_WIDEBUS_BMSK                                                         0xc00
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_WIDEBUS_SHFT                                                           0xa
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_PWRSAVE_BMSK                                                         0x200
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_PWRSAVE_SHFT                                                           0x9
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_ENABLE_BMSK                                                          0x100
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLK_ENABLE_SHFT                                                            0x8

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_ARGUMENT_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024008)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_ARGUMENT_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024008)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_ARGUMENT_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024008)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_ARGUMENT_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_ARGUMENT_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_ARGUMENT_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_MCI_ARGUMENT_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_ARGUMENT_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_ARGUMENT_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_ARGUMENT_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_MCI_ARGUMENT_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_ARGUMENT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_MCI_ARGUMENT_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_MCI_ARGUMENT_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_ARGUMENT_CMD_ARG_BMSK                                               0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_ARGUMENT_CMD_ARG_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_ADDR                                                            (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x0002400c)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_PHYS                                                            (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x0002400c)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_OFFS                                                            (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x0002400c)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_RMSK                                                               0x3ffff
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_AUTO_CMD21_BMSK                                                    0x20000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_AUTO_CMD21_SHFT                                                       0x11
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_AUTO_CMD19_BMSK                                                    0x10000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_AUTO_CMD19_SHFT                                                       0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_CCS_DISABLE_BMSK                                                    0x8000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_CCS_DISABLE_SHFT                                                       0xf
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_CCS_ENABLE_BMSK                                                     0x4000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_CCS_ENABLE_SHFT                                                        0xe
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_MCIABORT_BMSK                                                       0x2000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_MCIABORT_SHFT                                                          0xd
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_DAT_CMD_BMSK                                                        0x1000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_DAT_CMD_SHFT                                                           0xc
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_PROG_ENA_BMSK                                                        0x800
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_PROG_ENA_SHFT                                                          0xb
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_ENABLE_BMSK                                                          0x400
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_ENABLE_SHFT                                                            0xa
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_PENDING_BMSK                                                         0x200
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_PENDING_SHFT                                                           0x9
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_INTERRUPT_BMSK                                                       0x100
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_INTERRUPT_SHFT                                                         0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_LONGRSP_BMSK                                                          0x80
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_LONGRSP_SHFT                                                           0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_RESPONSE_BMSK                                                         0x40
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_RESPONSE_SHFT                                                          0x6
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_CMD_INDEX_BMSK                                                        0x3f
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CMD_CMD_INDEX_SHFT                                                         0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESP_CMD_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024010)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESP_CMD_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024010)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESP_CMD_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024010)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESP_CMD_RMSK                                                             0x3f
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESP_CMD_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESP_CMD_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESP_CMD_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESP_CMD_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESP_CMD_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESP_CMD_RESPCMD_BMSK                                                     0x3f
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESP_CMD_RESPCMD_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESPn_ADDR(n)                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024014 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESPn_PHYS(n)                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024014 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESPn_OFFS(n)                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024014 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESPn_RMSK                                                          0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESPn_MAXn                                                                   3
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESPn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESPn_ADDR(n), HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESPn_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESPn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESPn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESPn_STATUS_BMSK                                                   0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESPn_STATUS_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_TIMER_ADDR                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024024)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_TIMER_PHYS                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024024)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_TIMER_OFFS                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024024)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_TIMER_RMSK                                                     0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_TIMER_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_TIMER_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_TIMER_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_TIMER_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_TIMER_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_TIMER_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_TIMER_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_TIMER_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_TIMER_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_TIMER_DATA_TIME_BMSK                                           0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_TIMER_DATA_TIME_SHFT                                                  0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_LENGTH_ADDR                                                    (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024028)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_LENGTH_PHYS                                                    (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024028)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_LENGTH_OFFS                                                    (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024028)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_LENGTH_RMSK                                                     0x1ffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_LENGTH_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_LENGTH_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_LENGTH_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_LENGTH_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_LENGTH_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_LENGTH_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_LENGTH_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_LENGTH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_LENGTH_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_LENGTH_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_LENGTH_DATALENGTH_BMSK                                          0x1ffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_LENGTH_DATALENGTH_SHFT                                                0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_CTL_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x0002402c)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_CTL_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x0002402c)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_CTL_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x0002402c)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_CTL_RMSK                                                         0x3fffff
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_CTL_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_CTL_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_CTL_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_CTL_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_CTL_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_CTL_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_CTL_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_CTL_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_CTL_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_CTL_SW_SDC4_CMD19_BMSK                                           0x200000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_CTL_SW_SDC4_CMD19_SHFT                                               0x15
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_CTL_RX_DATA_PEND_BMSK                                            0x100000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_CTL_RX_DATA_PEND_SHFT                                                0x14
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_CTL_AUTO_PROG_DONE_BMSK                                           0x80000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_CTL_AUTO_PROG_DONE_SHFT                                              0x13
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_CTL_INFINITE_TRANSFER_BMSK                                        0x40000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_CTL_INFINITE_TRANSFER_SHFT                                           0x12
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_CTL_DATA_PEND_BMSK                                                0x20000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_CTL_DATA_PEND_SHFT                                                   0x11
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_CTL_BLOCKSIZE_BMSK                                                0x1fff0
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_CTL_BLOCKSIZE_SHFT                                                    0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_CTL_DM_ENABLE_BMSK                                                    0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_CTL_DM_ENABLE_SHFT                                                    0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_CTL_MODE_BMSK                                                         0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_CTL_MODE_SHFT                                                         0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_CTL_DIRECTION_BMSK                                                    0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_CTL_DIRECTION_SHFT                                                    0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_CTL_ENABLE_BMSK                                                       0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_CTL_ENABLE_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_COUNT_ADDR                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024030)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_COUNT_PHYS                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024030)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_COUNT_OFFS                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024030)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_COUNT_RMSK                                                      0x1ffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_COUNT_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_COUNT_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_COUNT_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_COUNT_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_COUNT_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_COUNT_DATACOUNT_BMSK                                            0x1ffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DATA_COUNT_DATACOUNT_SHFT                                                  0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_ADDR                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024034)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_PHYS                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024034)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_OFFS                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024034)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_RMSK                                                         0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_STATUS2_INT_BMSK                                             0x80000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_STATUS2_INT_SHFT                                                   0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_AUTO_CMD19_TIMEOUT_BMSK                                      0x40000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_AUTO_CMD19_TIMEOUT_SHFT                                            0x1e
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_BOOT_TIMEOUT_BMSK                                            0x20000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_BOOT_TIMEOUT_SHFT                                                  0x1d
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_BOOT_ACK_ERR_BMSK                                            0x10000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_BOOT_ACK_ERR_SHFT                                                  0x1c
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_BOOT_ACK_REC_BMSK                                             0x8000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_BOOT_ACK_REC_SHFT                                                  0x1b
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_CCS_TIMEOUT_BMSK                                              0x4000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_CCS_TIMEOUT_SHFT                                                   0x1a
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_SDIO_INTR_OPER_BMSK                                           0x2000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_SDIO_INTR_OPER_SHFT                                                0x19
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_ATA_CMD_COMPL_BMSK                                            0x1000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_ATA_CMD_COMPL_SHFT                                                 0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_PROG_DONE_BMSK                                                 0x800000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_PROG_DONE_SHFT                                                     0x17
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_SDIO_INTR_BMSK                                                 0x400000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_SDIO_INTR_SHFT                                                     0x16
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_RXDATA_AVLBL_BMSK                                              0x200000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_RXDATA_AVLBL_SHFT                                                  0x15
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_TXDATA_AVLBL_BMSK                                              0x100000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_TXDATA_AVLBL_SHFT                                                  0x14
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_RXFIFO_EMPTY_BMSK                                               0x80000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_RXFIFO_EMPTY_SHFT                                                  0x13
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_TXFIFO_EMPTY_BMSK                                               0x40000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_TXFIFO_EMPTY_SHFT                                                  0x12
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_RXFIFO_FULL_BMSK                                                0x20000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_RXFIFO_FULL_SHFT                                                   0x11
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_TXFIFO_FULL_BMSK                                                0x10000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_TXFIFO_FULL_SHFT                                                   0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_RXFIFO_HALF_FULL_BMSK                                            0x8000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_RXFIFO_HALF_FULL_SHFT                                               0xf
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_TXFIFO_HALF_FULL_BMSK                                            0x4000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_TXFIFO_HALF_FULL_SHFT                                               0xe
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_RXACTIVE_BMSK                                                    0x2000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_RXACTIVE_SHFT                                                       0xd
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_TXACTIVE_BMSK                                                    0x1000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_TXACTIVE_SHFT                                                       0xc
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_CMD_ACTIVE_BMSK                                                   0x800
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_CMD_ACTIVE_SHFT                                                     0xb
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_DATA_BLK_END_BMSK                                                 0x400
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_DATA_BLK_END_SHFT                                                   0xa
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_START_BIT_ERR_BMSK                                                0x200
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_START_BIT_ERR_SHFT                                                  0x9
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_DATAEND_BMSK                                                      0x100
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_DATAEND_SHFT                                                        0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_CMD_SENT_BMSK                                                      0x80
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_CMD_SENT_SHFT                                                       0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_CMD_RESPONSE_END_BMSK                                              0x40
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_CMD_RESPONSE_END_SHFT                                               0x6
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_RX_OVERRUN_BMSK                                                    0x20
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_RX_OVERRUN_SHFT                                                     0x5
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_TX_UNDERRUN_BMSK                                                   0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_TX_UNDERRUN_SHFT                                                    0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_DATA_TIMEOUT_BMSK                                                   0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_DATA_TIMEOUT_SHFT                                                   0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_CMD_TIMEOUT_BMSK                                                    0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_CMD_TIMEOUT_SHFT                                                    0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_DATA_CRC_FAIL_BMSK                                                  0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_DATA_CRC_FAIL_SHFT                                                  0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_CMD_CRC_FAIL_BMSK                                                   0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS_CMD_CRC_FAIL_SHFT                                                   0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_ADDR                                                          (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024038)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_PHYS                                                          (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024038)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_OFFS                                                          (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024038)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_RMSK                                                          0x7dc007ff
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_AUTO_CMD19_TIMEOUT_CLR_BMSK                                   0x40000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_AUTO_CMD19_TIMEOUT_CLR_SHFT                                         0x1e
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_BOOT_TIMEOUT_CLR_BMSK                                         0x20000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_BOOT_TIMEOUT_CLR_SHFT                                               0x1d
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_BOOT_ACK_ERR_CLR_BMSK                                         0x10000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_BOOT_ACK_ERR_CLR_SHFT                                               0x1c
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_BOOT_ACK_REC_CLR_BMSK                                          0x8000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_BOOT_ACK_REC_CLR_SHFT                                               0x1b
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_CCS_TIMEOUT_CLR_BMSK                                           0x4000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_CCS_TIMEOUT_CLR_SHFT                                                0x1a
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_ATA_CMD_COMPL_CLR_BMSK                                         0x1000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_ATA_CMD_COMPL_CLR_SHFT                                              0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_PROG_DONE_CLR_BMSK                                              0x800000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_PROG_DONE_CLR_SHFT                                                  0x17
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_SDIO_INTR_CLR_BMSK                                              0x400000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_SDIO_INTR_CLR_SHFT                                                  0x16
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_DATA_BLK_END_CLR_BMSK                                              0x400
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_DATA_BLK_END_CLR_SHFT                                                0xa
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_START_BIT_ERR_CLR_BMSK                                             0x200
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_START_BIT_ERR_CLR_SHFT                                               0x9
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_DATA_END_CLR_BMSK                                                  0x100
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_DATA_END_CLR_SHFT                                                    0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_CMD_SENT_CLR_BMSK                                                   0x80
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_CMD_SENT_CLR_SHFT                                                    0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_CMD_RESP_END_CLT_BMSK                                               0x40
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_CMD_RESP_END_CLT_SHFT                                                0x6
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_RX_OVERRUN_CLR_BMSK                                                 0x20
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_RX_OVERRUN_CLR_SHFT                                                  0x5
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_TX_UNDERRUN_CLR_BMSK                                                0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_TX_UNDERRUN_CLR_SHFT                                                 0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_DATA_TIMEOUT_CLR_BMSK                                                0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_DATA_TIMEOUT_CLR_SHFT                                                0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_CMD_TIMOUT_CLR_BMSK                                                  0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_CMD_TIMOUT_CLR_SHFT                                                  0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_DATA_CRC_FAIL_CLR_BMSK                                               0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_DATA_CRC_FAIL_CLR_SHFT                                               0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_CMD_CRC_FAIL_CLR_BMSK                                                0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR_CMD_CRC_FAIL_CLR_SHFT                                                0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_ADDR(n)                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x0002403c + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_PHYS(n)                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x0002403c + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_OFFS(n)                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x0002403c + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_RMSK                                                      0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MAXn                                                               1
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_ADDR(n), HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_INI(n))
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK31_BMSK                                               0x80000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK31_SHFT                                                     0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK30_BMSK                                               0x40000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK30_SHFT                                                     0x1e
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK29_BMSK                                               0x20000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK29_SHFT                                                     0x1d
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK28_BMSK                                               0x10000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK28_SHFT                                                     0x1c
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK27_BMSK                                                0x8000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK27_SHFT                                                     0x1b
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK26_BMSK                                                0x4000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK26_SHFT                                                     0x1a
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK25_BMSK                                                0x2000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK25_SHFT                                                     0x19
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK24_BMSK                                                0x1000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK24_SHFT                                                     0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK23_BMSK                                                 0x800000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK23_SHFT                                                     0x17
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK22_BMSK                                                 0x400000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK22_SHFT                                                     0x16
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK21_BMSK                                                 0x200000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK21_SHFT                                                     0x15
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK20_BMSK                                                 0x100000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK20_SHFT                                                     0x14
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK19_BMSK                                                  0x80000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK19_SHFT                                                     0x13
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK18_BMSK                                                  0x40000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK18_SHFT                                                     0x12
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK17_BMSK                                                  0x20000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK17_SHFT                                                     0x11
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK16_BMSK                                                  0x10000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK16_SHFT                                                     0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK15_BMSK                                                   0x8000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK15_SHFT                                                      0xf
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK14_BMSK                                                   0x4000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK14_SHFT                                                      0xe
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK13_BMSK                                                   0x2000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK13_SHFT                                                      0xd
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK12_BMSK                                                   0x1000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK12_SHFT                                                      0xc
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK11_BMSK                                                    0x800
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK11_SHFT                                                      0xb
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK10_BMSK                                                    0x400
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK10_SHFT                                                      0xa
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK9_BMSK                                                     0x200
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK9_SHFT                                                       0x9
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK8_BMSK                                                     0x100
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK8_SHFT                                                       0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK7_BMSK                                                      0x80
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK7_SHFT                                                       0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK6_BMSK                                                      0x40
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK6_SHFT                                                       0x6
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK5_BMSK                                                      0x20
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK5_SHFT                                                       0x5
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK4_BMSK                                                      0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK4_SHFT                                                       0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK3_BMSK                                                       0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK3_SHFT                                                       0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK2_BMSK                                                       0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK2_SHFT                                                       0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK1_BMSK                                                       0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK1_SHFT                                                       0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK0_BMSK                                                       0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKn_MASK0_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_COUNT_ADDR                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024044)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_COUNT_PHYS                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024044)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_COUNT_OFFS                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024044)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_COUNT_RMSK                                                       0xffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_COUNT_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_COUNT_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_COUNT_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_COUNT_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_COUNT_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_COUNT_DATA_COUNT_BMSK                                            0xffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_COUNT_DATA_COUNT_SHFT                                                 0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_BOOT_ADDR                                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024048)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_BOOT_PHYS                                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024048)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_BOOT_OFFS                                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024048)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_BOOT_RMSK                                                                  0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_BOOT_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_BOOT_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_MCI_BOOT_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_BOOT_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_BOOT_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_BOOT_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_MCI_BOOT_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_BOOT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_MCI_BOOT_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_MCI_BOOT_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_BOOT_BOOT_ACK_EN_BMSK                                                      0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_BOOT_BOOT_ACK_EN_SHFT                                                      0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_BOOT_BOOT_EN_BMSK                                                          0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_BOOT_BOOT_EN_SHFT                                                          0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_BOOT_BOOT_MODE_BMSK                                                        0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_BOOT_BOOT_MODE_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_BOOT_ACK_TIMER_ADDR                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x0002404c)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_BOOT_ACK_TIMER_PHYS                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x0002404c)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_BOOT_ACK_TIMER_OFFS                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x0002404c)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_BOOT_ACK_TIMER_RMSK                                                 0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_BOOT_ACK_TIMER_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_BOOT_ACK_TIMER_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_MCI_BOOT_ACK_TIMER_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_BOOT_ACK_TIMER_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_BOOT_ACK_TIMER_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_BOOT_ACK_TIMER_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_MCI_BOOT_ACK_TIMER_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_BOOT_ACK_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_MCI_BOOT_ACK_TIMER_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_MCI_BOOT_ACK_TIMER_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_BOOT_ACK_TIMER_BOOT_ACK_TIMER_BMSK                                  0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_BOOT_ACK_TIMER_BOOT_ACK_TIMER_SHFT                                         0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_VERSION_ADDR                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024050)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_VERSION_PHYS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024050)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_VERSION_OFFS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024050)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_VERSION_RMSK                                                        0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_VERSION_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_VERSION_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_MCI_VERSION_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_VERSION_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_VERSION_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_VERSION_MCI_VERSION_BMSK                                            0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_VERSION_MCI_VERSION_SHFT                                                   0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_EMULATION_DLY_LINE_ADDR                                             (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024054)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_EMULATION_DLY_LINE_PHYS                                             (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024054)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_EMULATION_DLY_LINE_OFFS                                             (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024054)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_EMULATION_DLY_LINE_RMSK                                             0xf00000ff
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_EMULATION_DLY_LINE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_EMULATION_DLY_LINE_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_MCI_EMULATION_DLY_LINE_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_EMULATION_DLY_LINE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_EMULATION_DLY_LINE_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_EMULATION_DLY_LINE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_MCI_EMULATION_DLY_LINE_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_EMULATION_DLY_LINE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_MCI_EMULATION_DLY_LINE_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_MCI_EMULATION_DLY_LINE_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_EMULATION_DLY_LINE_DCM_DONE_BMSK                                    0x80000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_EMULATION_DLY_LINE_DCM_DONE_SHFT                                          0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_EMULATION_DLY_LINE_DCM_START_BMSK                                   0x40000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_EMULATION_DLY_LINE_DCM_START_SHFT                                         0x1e
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_EMULATION_DLY_LINE_DCM_LOCKED_BMSK                                  0x20000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_EMULATION_DLY_LINE_DCM_LOCKED_SHFT                                        0x1d
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_EMULATION_DLY_LINE_DCM_RESET_BMSK                                   0x10000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_EMULATION_DLY_LINE_DCM_RESET_SHFT                                         0x1c
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_EMULATION_DLY_LINE_SD_CLK_DLY_CTRL_BMSK                                   0xff
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_EMULATION_DLY_LINE_SD_CLK_DLY_CTRL_SHFT                                    0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CCS_TIMER_ADDR                                                      (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024058)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CCS_TIMER_PHYS                                                      (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024058)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CCS_TIMER_OFFS                                                      (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024058)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CCS_TIMER_RMSK                                                      0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CCS_TIMER_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_CCS_TIMER_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_MCI_CCS_TIMER_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CCS_TIMER_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_CCS_TIMER_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CCS_TIMER_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_MCI_CCS_TIMER_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CCS_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_MCI_CCS_TIMER_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_MCI_CCS_TIMER_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CCS_TIMER_CCS_TIMER_BMSK                                            0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CCS_TIMER_CCS_TIMER_SHFT                                                   0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESPONSE_MASK_ADDR                                                  (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x0002405c)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESPONSE_MASK_PHYS                                                  (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x0002405c)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESPONSE_MASK_OFFS                                                  (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x0002405c)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESPONSE_MASK_RMSK                                                  0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESPONSE_MASK_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESPONSE_MASK_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESPONSE_MASK_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESPONSE_MASK_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESPONSE_MASK_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESPONSE_MASK_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESPONSE_MASK_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESPONSE_MASK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESPONSE_MASK_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESPONSE_MASK_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESPONSE_MASK_RESPONSE_MASK_BMSK                                    0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_RESPONSE_MASK_RESPONSE_MASK_SHFT                                           0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_ADDR                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024060)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_PHYS                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024060)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_OFFS                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024060)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_RMSK                                                     0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_SDC4_DIS_DOUT_BMSK                                       0x80000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_SDC4_DIS_DOUT_SHFT                                             0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_DLL_RST_BMSK                                             0x40000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_DLL_RST_SHFT                                                   0x1e
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_PDN_BMSK                                                 0x20000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_PDN_SHFT                                                       0x1d
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_CK_INTP_SEL_BMSK                                         0x10000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_CK_INTP_SEL_SHFT                                               0x1c
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_CK_INTP_EN_BMSK                                           0x8000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_CK_INTP_EN_SHFT                                                0x1b
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_MCLK_FREQ_BMSK                                            0x7000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_MCLK_FREQ_SHFT                                                 0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_CDR_SELEXT_BMSK                                            0xf00000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_CDR_SELEXT_SHFT                                                0x14
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_CDR_EXT_EN_BMSK                                             0x80000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_CDR_EXT_EN_SHFT                                                0x13
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_CK_OUT_EN_BMSK                                              0x40000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_CK_OUT_EN_SHFT                                                 0x12
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_CDR_EN_BMSK                                                 0x20000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_CDR_EN_SHFT                                                    0x11
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_DLL_EN_BMSK                                                 0x10000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_DLL_EN_SHFT                                                    0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_CDR_UPD_RATE_BMSK                                            0xc000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_CDR_UPD_RATE_SHFT                                               0xe
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_DLL_UPD_RATE_BMSK                                            0x3000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_DLL_UPD_RATE_SHFT                                               0xc
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_DLL_PHASE_DET_BMSK                                            0xc00
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_DLL_PHASE_DET_SHFT                                              0xa
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_CDR_ALGORITHM_SEL_BMSK                                        0x300
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_CDR_ALGORITHM_SEL_SHFT                                          0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_CMUX0_SHIFT_PHASE_BMSK                                         0xc0
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_CMUX0_SHIFT_PHASE_SHFT                                          0x6
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_CMUX1_SHIFT_PHASE_BMSK                                         0x30
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_CMUX1_SHIFT_PHASE_SHFT                                          0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_CMUX2_SHIFT_PHASE_BMSK                                          0xc
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_CMUX2_SHIFT_PHASE_SHFT                                          0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_CMUX3_SHIFT_PHASE_BMSK                                          0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_CONFIG_CMUX3_SHIFT_PHASE_SHFT                                          0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_ADDR                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024064)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_PHYS                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024064)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_OFFS                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024064)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_RMSK                                                   0xffffffe0
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_VTH_CTRL_BMSK                                          0xfc000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_VTH_CTRL_SHFT                                                0x1a
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_DELTA_VGS_CTRL_BMSK                                     0x3c00000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_DELTA_VGS_CTRL_SHFT                                          0x16
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_DLL_BIAS_EXT_EN_BMSK                                     0x200000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_DLL_BIAS_EXT_EN_SHFT                                         0x15
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_CDR_TEST_CTRL_BMSK                                       0x180000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_CDR_TEST_CTRL_SHFT                                           0x13
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_EXT_UP_DN_BMSK                                            0x40000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_EXT_UP_DN_SHFT                                               0x12
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_ATEST_CTRL_BMSK                                           0x20000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_ATEST_CTRL_SHFT                                              0x11
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_ATEST_OUT_MUX_CTRL_BMSK                                   0x1c000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_ATEST_OUT_MUX_CTRL_SHFT                                       0xe
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_DTEST_CTRL_BMSK                                            0x2000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_DTEST_CTRL_SHFT                                               0xd
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_DTEST_OUT_MUX_CTRL_BMSK                                    0x1c00
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_DTEST_OUT_MUX_CTRL_SHFT                                       0xa
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_DLL_TAP_CTRL_BMSK                                           0x200
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_DLL_TAP_CTRL_SHFT                                             0x9
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_DLL_CUR_CTRL_BMSK                                           0x180
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_DLL_CUR_CTRL_SHFT                                             0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_INT_REF_CLK_BMSK                                             0x40
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_INT_REF_CLK_SHFT                                              0x6
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_FEEDBACK_CLK_EN_BMSK                                         0x20
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_TEST_CTL_FEEDBACK_CLK_EN_SHFT                                          0x5

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_STATUS_ADDR                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024068)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_STATUS_PHYS                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024068)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_STATUS_OFFS                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024068)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_STATUS_RMSK                                                           0xfc
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_STATUS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_STATUS_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_STATUS_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_STATUS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_STATUS_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_STATUS_DLL_LOCK_BMSK                                                  0x80
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_STATUS_DLL_LOCK_SHFT                                                   0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_STATUS_CDR_PHASE_BMSK                                                 0x78
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_STATUS_CDR_PHASE_SHFT                                                  0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_STATUS_DDLL_COARSE_CAL_BMSK                                            0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_DLL_STATUS_DDLL_COARSE_CAL_SHFT                                            0x2

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS2_ADDR                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x0002406c)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS2_PHYS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x0002406c)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS2_OFFS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x0002406c)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS2_RMSK                                                              0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS2_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS2_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS2_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS2_DATA_END_BIT_ERROR_BMSK                                           0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS2_DATA_END_BIT_ERROR_SHFT                                            0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS2_CMD_END_BIT_ERROR_BMSK                                             0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS2_CMD_END_BIT_ERROR_SHFT                                             0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS2_FIFO_EMPTY_ERROR_BMSK                                              0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS2_FIFO_EMPTY_ERROR_SHFT                                              0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS2_FIFO_FULL_ERROR_BMSK                                               0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS2_FIFO_FULL_ERROR_SHFT                                               0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS2_MCLK_REG_WR_ACTIVE_BMSK                                            0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_STATUS2_MCLK_REG_WR_ACTIVE_SHFT                                            0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_GENERICS_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024070)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_GENERICS_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024070)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_GENERICS_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024070)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_GENERICS_RMSK                                                       0x3fffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_GENERICS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_GENERICS_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_MCI_GENERICS_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_GENERICS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_GENERICS_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_GENERICS_SWITCHABLE_SIGNALING_VOLTAGE_BMSK                          0x20000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_GENERICS_SWITCHABLE_SIGNALING_VOLTAGE_SHFT                                0x1d
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_GENERICS_BUS_18V_SUPPORT_BMSK                                       0x10000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_GENERICS_BUS_18V_SUPPORT_SHFT                                             0x1c
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_GENERICS_BUS_30V_SUPPORT_BMSK                                        0x8000000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_GENERICS_BUS_30V_SUPPORT_SHFT                                             0x1b
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_GENERICS_SD_DATA_WIDTH_BMSK                                          0x7800000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_GENERICS_SD_DATA_WIDTH_SHFT                                               0x17
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_GENERICS_RAM_SIZE_BMSK                                                0x7ffc00
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_GENERICS_RAM_SIZE_SHFT                                                     0xa
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_GENERICS_USE_SPS_BMSK                                                    0x200
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_GENERICS_USE_SPS_SHFT                                                      0x9
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_GENERICS_NUM_OF_DEV_BMSK                                                 0x1c0
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_GENERICS_NUM_OF_DEV_SHFT                                                   0x6
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_GENERICS_MAX_PIPES_BMSK                                                   0x3e
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_GENERICS_MAX_PIPES_SHFT                                                    0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_GENERICS_USE_DLL_SDC4_BMSK                                                 0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_GENERICS_USE_DLL_SDC4_SHFT                                                 0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_STATUS_ADDR                                                    (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024074)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_STATUS_PHYS                                                    (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024074)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_STATUS_OFFS                                                    (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024074)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_STATUS_RMSK                                                       0x7ffff
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_STATUS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_STATUS_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_STATUS_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_STATUS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_STATUS_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_STATUS_RX_FIFO_512_BMSK                                           0x40000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_STATUS_RX_FIFO_512_SHFT                                              0x12
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_STATUS_RX_FIFO_256_BMSK                                           0x20000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_STATUS_RX_FIFO_256_SHFT                                              0x11
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_STATUS_RX_FIFO_128_BMSK                                           0x10000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_STATUS_RX_FIFO_128_SHFT                                              0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_STATUS_RX_FIFO_64_BMSK                                             0x8000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_STATUS_RX_FIFO_64_SHFT                                                0xf
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_STATUS_TX_FIFO_512_BMSK                                            0x4000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_STATUS_TX_FIFO_512_SHFT                                               0xe
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_STATUS_TX_FIFO_256_BMSK                                            0x2000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_STATUS_TX_FIFO_256_SHFT                                               0xd
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_STATUS_TX_FIFO_128_BMSK                                            0x1000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_STATUS_TX_FIFO_128_SHFT                                               0xc
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_STATUS_TX_FIFO_64_BMSK                                              0x800
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_STATUS_TX_FIFO_64_SHFT                                                0xb
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_STATUS_FIFO_FILL_LEVEL_BMSK                                         0x7ff
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_STATUS_FIFO_FILL_LEVEL_SHFT                                           0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_HC_MODE_ADDR                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024078)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_HC_MODE_PHYS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024078)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_HC_MODE_OFFS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024078)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_HC_MODE_RMSK                                                               0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_HC_MODE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_HC_MODE_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_MCI_HC_MODE_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_HC_MODE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_HC_MODE_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_HC_MODE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_MCI_HC_MODE_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_HC_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_MCI_HC_MODE_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_MCI_HC_MODE_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_HC_MODE_WAIT_DLL_LOCK_BMSK                                                 0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_HC_MODE_WAIT_DLL_LOCK_SHFT                                                 0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_HC_MODE_CYCLES_AFTER_EOB_DIS_BMSK                                          0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_HC_MODE_CYCLES_AFTER_EOB_DIS_SHFT                                          0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_HC_MODE_HC_MODE_EN_BMSK                                                    0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_HC_MODE_HC_MODE_EN_SHFT                                                    0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFOn_ADDR(n)                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024080 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFOn_PHYS(n)                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024080 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFOn_OFFS(n)                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024080 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFOn_RMSK                                                          0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFOn_MAXn                                                                  15
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFOn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFOn_ADDR(n), HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFOn_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFOn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFOn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFOn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFOn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFOn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFOn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFOn_INI(n))
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFOn_DATA_BMSK                                                     0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFOn_DATA_SHFT                                                            0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TESTBUS_CONFIG_ADDR                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x000240cc)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TESTBUS_CONFIG_PHYS                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x000240cc)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TESTBUS_CONFIG_OFFS                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x000240cc)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TESTBUS_CONFIG_RMSK                                                      0x3ff
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TESTBUS_CONFIG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_TESTBUS_CONFIG_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_MCI_TESTBUS_CONFIG_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TESTBUS_CONFIG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_TESTBUS_CONFIG_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TESTBUS_CONFIG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_MCI_TESTBUS_CONFIG_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TESTBUS_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_MCI_TESTBUS_CONFIG_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_MCI_TESTBUS_CONFIG_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TESTBUS_CONFIG_HW_EVENTS_EN_BMSK                                         0x200
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TESTBUS_CONFIG_HW_EVENTS_EN_SHFT                                           0x9
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TESTBUS_CONFIG_SW_EVENTS_EN_BMSK                                         0x100
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TESTBUS_CONFIG_SW_EVENTS_EN_SHFT                                           0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TESTBUS_CONFIG_TESTBUS_SEL2_BMSK                                          0xf0
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TESTBUS_CONFIG_TESTBUS_SEL2_SHFT                                           0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TESTBUS_CONFIG_TESTBUS_ENA_BMSK                                            0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TESTBUS_CONFIG_TESTBUS_ENA_SHFT                                            0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TESTBUS_CONFIG_TESTBUS_ENA_DISABLE_FVAL                                    0x0
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TESTBUS_CONFIG_TESTBUS_ENA_ENABLE_FVAL                                     0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TESTBUS_CONFIG_TESTBUS_SEL_BMSK                                            0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TESTBUS_CONFIG_TESTBUS_SEL_SHFT                                            0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_CTL_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x000240d0)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_CTL_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x000240d0)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_CTL_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x000240d0)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_CTL_RMSK                                                              0x9
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_CTL_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_CTL_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_CTL_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_CTL_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_CTL_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_CTL_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_CTL_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_CTL_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_CTL_REGTEST_BMSK                                                      0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_CTL_REGTEST_SHFT                                                      0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_CTL_ITEN_BMSK                                                         0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_CTL_ITEN_SHFT                                                         0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_INPUT_ADDR                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x000240d4)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_INPUT_PHYS                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x000240d4)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_INPUT_OFFS                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x000240d4)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_INPUT_RMSK                                                          0x3fe
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_INPUT_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_INPUT_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_INPUT_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_INPUT_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_INPUT_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_INPUT_MCIDATIN_7_4_BMSK                                             0x3c0
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_INPUT_MCIDATIN_7_4_SHFT                                               0x6
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_INPUT_MCICMDIN_BMSK                                                  0x20
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_INPUT_MCICMDIN_SHFT                                                   0x5
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_INPUT_MCIDATIN_3_0_BMSK                                              0x1e
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_INPUT_MCIDATIN_3_0_SHFT                                               0x1

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_OUT_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x000240d8)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_OUT_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x000240d8)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_OUT_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x000240d8)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_OUT_RMSK                                                           0xf7c3
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_OUT_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_OUT_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_OUT_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_OUT_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_OUT_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_OUT_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_OUT_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_OUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_OUT_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_OUT_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_OUT_MCIDATOUT_7_4_BMSK                                             0xf000
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_OUT_MCIDATOUT_7_4_SHFT                                                0xc
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_OUT_MCICMDOUT_BMSK                                                  0x400
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_OUT_MCICMDOUT_SHFT                                                    0xa
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_OUT_MCIDATOUT_3_0_BMSK                                              0x3c0
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_OUT_MCIDATOUT_3_0_SHFT                                                0x6
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_OUT_MCIINTR1_BMSK                                                     0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_OUT_MCIINTR1_SHFT                                                     0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_OUT_MCIINTR0_BMSK                                                     0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_TEST_OUT_MCIINTR0_SHFT                                                     0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_STATUS_REG_ADDR                                              (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x000240dc)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_STATUS_REG_PHYS                                              (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x000240dc)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_STATUS_REG_OFFS                                              (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x000240dc)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_STATUS_REG_RMSK                                                     0xf
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_STATUS_REG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_STATUS_REG_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_STATUS_REG_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_STATUS_REG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_STATUS_REG_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_STATUS_REG_IO_HIGH_V_BMSK                                           0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_STATUS_REG_IO_HIGH_V_SHFT                                           0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_STATUS_REG_IO_LOW_V_BMSK                                            0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_STATUS_REG_IO_LOW_V_SHFT                                            0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_STATUS_REG_BUS_ON_BMSK                                              0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_STATUS_REG_BUS_ON_SHFT                                              0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_STATUS_REG_BUS_OFF_BMSK                                             0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_STATUS_REG_BUS_OFF_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_MASK_REG_ADDR                                                (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x000240e0)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_MASK_REG_PHYS                                                (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x000240e0)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_MASK_REG_OFFS                                                (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x000240e0)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_MASK_REG_RMSK                                                       0xf
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_MASK_REG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_MASK_REG_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_MASK_REG_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_MASK_REG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_MASK_REG_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_MASK_REG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_MASK_REG_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_MASK_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_MASK_REG_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_MASK_REG_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_MASK_REG_IO_HIGH_V_BMSK                                             0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_MASK_REG_IO_HIGH_V_SHFT                                             0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_MASK_REG_IO_LOW_V_BMSK                                              0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_MASK_REG_IO_LOW_V_SHFT                                              0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_MASK_REG_BUS_ON_BMSK                                                0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_MASK_REG_BUS_ON_SHFT                                                0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_MASK_REG_BUS_OFF_BMSK                                               0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_MASK_REG_BUS_OFF_SHFT                                               0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CLEAR_REG_ADDR                                               (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x000240e4)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CLEAR_REG_PHYS                                               (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x000240e4)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CLEAR_REG_OFFS                                               (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x000240e4)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CLEAR_REG_RMSK                                                      0xf
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CLEAR_REG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CLEAR_REG_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CLEAR_REG_IO_HIGH_V_BMSK                                            0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CLEAR_REG_IO_HIGH_V_SHFT                                            0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CLEAR_REG_IO_LOW_V_BMSK                                             0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CLEAR_REG_IO_LOW_V_SHFT                                             0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CLEAR_REG_BUS_ON_BMSK                                               0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CLEAR_REG_BUS_ON_SHFT                                               0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CLEAR_REG_BUS_OFF_BMSK                                              0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CLEAR_REG_BUS_OFF_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CTL_REG_ADDR                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x000240e8)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CTL_REG_PHYS                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x000240e8)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CTL_REG_OFFS                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x000240e8)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CTL_REG_RMSK                                                       0x3f
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CTL_REG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CTL_REG_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CTL_REG_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CTL_REG_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CTL_REG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CTL_REG_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CTL_REG_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CTL_REG_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CTL_REG_CARD_DETECT_PIN_LEVEL_BMSK                                 0x20
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CTL_REG_CARD_DETECT_PIN_LEVEL_SHFT                                  0x5
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CTL_REG_HC_WRITE_PROTECT_BMSK                                      0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CTL_REG_HC_WRITE_PROTECT_SHFT                                       0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CTL_REG_IO_SIG_SWITCH_FAIL_BMSK                                     0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CTL_REG_IO_SIG_SWITCH_FAIL_SHFT                                     0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CTL_REG_IO_SIG_SWITCH_SUCCESS_BMSK                                  0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CTL_REG_IO_SIG_SWITCH_SUCCESS_SHFT                                  0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CTL_REG_BUS_ON_OFF_FAIL_BMSK                                        0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CTL_REG_BUS_ON_OFF_FAIL_SHFT                                        0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CTL_REG_BUS_ON_OFF_SUCCESS_BMSK                                     0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_PWRCTL_CTL_REG_BUS_ON_OFF_SUCCESS_SHFT                                     0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR2_ADDR                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x000240ec)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR2_PHYS                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x000240ec)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR2_OFFS                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x000240ec)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR2_RMSK                                                               0x1e
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR2_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR2_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR2_DATA_END_BIT_ERROR_CLR_BMSK                                        0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR2_DATA_END_BIT_ERROR_CLR_SHFT                                         0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR2_CMD_END_BIT_ERROR_CLR_BMSK                                          0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR2_CMD_END_BIT_ERROR_CLR_SHFT                                          0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR2_FIFO_EMPTY_ERROR_CLR_BMSK                                           0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR2_FIFO_EMPTY_ERROR_CLR_SHFT                                           0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR2_FIFO_FULL_ERROR_CLR_BMSK                                            0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_CLEAR2_FIFO_FULL_ERROR_CLR_SHFT                                            0x1

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKINT2_n_ADDR(n)                                              (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x000240f0 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKINT2_n_PHYS(n)                                              (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x000240f0 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKINT2_n_OFFS(n)                                              (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x000240f0 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKINT2_n_RMSK                                                       0x1e
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKINT2_n_MAXn                                                          1
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKINT2_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKINT2_n_ADDR(n), HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKINT2_n_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKINT2_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKINT2_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKINT2_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKINT2_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKINT2_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKINT2_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKINT2_n_INI(n))
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKINT2_n_MASK4_BMSK                                                 0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKINT2_n_MASK4_SHFT                                                  0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKINT2_n_MASK3_BMSK                                                  0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKINT2_n_MASK3_SHFT                                                  0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKINT2_n_MASK2_BMSK                                                  0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKINT2_n_MASK2_SHFT                                                  0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKINT2_n_MASK1_BMSK                                                  0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_INT_MASKINT2_n_MASK1_SHFT                                                  0x1

#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CFG_ADDR                                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x000240fc)
#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CFG_PHYS                                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x000240fc)
#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CFG_OFFS                                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x000240fc)
#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CFG_RMSK                                                               0xff11
#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CFG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CFG_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CFG_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CFG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CFG_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CFG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CFG_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CFG_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CFG_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CFG_CHAR_MODE_BMSK                                                     0xf000
#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CFG_CHAR_MODE_SHFT                                                        0xc
#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CFG_CHAR_STATUS_BMSK                                                    0xf00
#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CFG_CHAR_STATUS_SHFT                                                      0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CFG_DIRECTION_BMSK                                                       0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CFG_DIRECTION_SHFT                                                        0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CFG_ENABLE_BMSK                                                           0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CFG_ENABLE_SHFT                                                           0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CMD_ADDR                                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024100)
#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CMD_PHYS                                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024100)
#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CMD_OFFS                                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024100)
#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CMD_RMSK                                                               0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CMD_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CMD_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CMD_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CMD_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CMD_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CMD_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CMD_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CMD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CMD_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CMD_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CMD_CMDIN_ACTUAL_BMSK                                                  0xff00
#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CMD_CMDIN_ACTUAL_SHFT                                                     0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CMD_CMDOUT_DATA_DIN_EXP_BMSK                                             0xff
#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_CMD_CMDOUT_DATA_DIN_EXP_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_DATA_n_ADDR(n)                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024104 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_DATA_n_PHYS(n)                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024104 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_DATA_n_OFFS(n)                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024104 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_DATA_n_RMSK                                                            0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_DATA_n_MAXn                                                                 7
#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_DATA_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_CHAR_DATA_n_ADDR(n), HWIO_PERIPH_SS_SDC2_SDCC_CHAR_DATA_n_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_DATA_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_CHAR_DATA_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_DATA_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_CHAR_DATA_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_DATA_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_CHAR_DATA_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC2_SDCC_CHAR_DATA_n_INI(n))
#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_DATA_n_DIN_ACTUAL_BMSK                                                 0xff00
#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_DATA_n_DIN_ACTUAL_SHFT                                                    0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_DATA_n_DOUT_DATA_DIN_EXP_BMSK                                            0xff
#define HWIO_PERIPH_SS_SDC2_SDCC_CHAR_DATA_n_DOUT_DATA_DIN_EXP_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_DEBUG_REG_ADDR                                                          (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024124)
#define HWIO_PERIPH_SS_SDC2_SDCC_DEBUG_REG_PHYS                                                          (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024124)
#define HWIO_PERIPH_SS_SDC2_SDCC_DEBUG_REG_OFFS                                                          (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024124)
#define HWIO_PERIPH_SS_SDC2_SDCC_DEBUG_REG_RMSK                                                          0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_DEBUG_REG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_DEBUG_REG_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_DEBUG_REG_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_DEBUG_REG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_DEBUG_REG_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_DEBUG_REG_TEST_BUS_BMSK                                                 0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_DEBUG_REG_TEST_BUS_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_IP_CATALOG_ADDR                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024128)
#define HWIO_PERIPH_SS_SDC2_SDCC_IP_CATALOG_PHYS                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024128)
#define HWIO_PERIPH_SS_SDC2_SDCC_IP_CATALOG_OFFS                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024128)
#define HWIO_PERIPH_SS_SDC2_SDCC_IP_CATALOG_RMSK                                                         0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_IP_CATALOG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_IP_CATALOG_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_IP_CATALOG_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_IP_CATALOG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_IP_CATALOG_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_IP_CATALOG_MAJOR_BMSK                                                   0xf0000000
#define HWIO_PERIPH_SS_SDC2_SDCC_IP_CATALOG_MAJOR_SHFT                                                         0x1c
#define HWIO_PERIPH_SS_SDC2_SDCC_IP_CATALOG_MINOR_BMSK                                                    0xfff0000
#define HWIO_PERIPH_SS_SDC2_SDCC_IP_CATALOG_MINOR_SHFT                                                         0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_IP_CATALOG_STEP_BMSK                                                        0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_IP_CATALOG_STEP_SHFT                                                           0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_ALTn_ADDR(n)                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024400 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_ALTn_PHYS(n)                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024400 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_ALTn_OFFS(n)                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024400 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_ALTn_RMSK                                                      0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_ALTn_MAXn                                                             255
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_ALTn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_ALTn_ADDR(n), HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_ALTn_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_ALTn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_ALTn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_ALTn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_ALTn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_ALTn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_ALTn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_ALTn_INI(n))
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_ALTn_DATA_BMSK                                                 0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_MCI_FIFO_ALTn_DATA_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONFIG_ADDR                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024800)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONFIG_PHYS                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024800)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONFIG_OFFS                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024800)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONFIG_RMSK                                                            0x7003f
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONFIG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_DML_CONFIG_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_DML_CONFIG_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONFIG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_DML_CONFIG_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONFIG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_DML_CONFIG_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_DML_CONFIG_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_DML_CONFIG_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONFIG_INFINITE_CONS_TRANS_BMSK                                        0x40000
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONFIG_INFINITE_CONS_TRANS_SHFT                                           0x12
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONFIG_DIRECT_MODE_BMSK                                                0x20000
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONFIG_DIRECT_MODE_SHFT                                                   0x11
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONFIG_BYPASS_BMSK                                                     0x10000
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONFIG_BYPASS_SHFT                                                        0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONFIG_PRODUCER_BLOCK_END_HPROT2_BMSK                                     0x20
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONFIG_PRODUCER_BLOCK_END_HPROT2_SHFT                                      0x5
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONFIG_PRODUCER_TRANS_END_EN_BMSK                                         0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONFIG_PRODUCER_TRANS_END_EN_SHFT                                          0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONFIG_CONSUMER_CRCI_SEL_BMSK                                              0xc
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONFIG_CONSUMER_CRCI_SEL_SHFT                                              0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONFIG_PRODUCER_CRCI_SEL_BMSK                                              0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONFIG_PRODUCER_CRCI_SEL_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_DML_STATUS_ADDR                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024804)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_STATUS_PHYS                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024804)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_STATUS_OFFS                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024804)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_STATUS_RMSK                                                            0x10001
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_STATUS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_DML_STATUS_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_DML_STATUS_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_STATUS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_DML_STATUS_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_STATUS_CONSUMER_IDLE_BMSK                                              0x10000
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_STATUS_CONSUMER_IDLE_SHFT                                                 0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_STATUS_CONSUMER_IDLE_CONSUMER_IS_BUSY_FVAL                                 0x0
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_STATUS_CONSUMER_IDLE_CONSUMER_IS_IDLE_FVAL                                 0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_STATUS_PRODUCER_IDLE_BMSK                                                  0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_STATUS_PRODUCER_IDLE_SHFT                                                  0x0
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_STATUS_PRODUCER_IDLE_PRODUCER_IS_BUSY_FVAL                                 0x0
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_STATUS_PRODUCER_IDLE_PRODUCER_IS_IDLE_FVAL                                 0x1

#define HWIO_PERIPH_SS_SDC2_SDCC_DML_SW_RESET_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024808)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_SW_RESET_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024808)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_SW_RESET_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024808)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_SW_RESET_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_SW_RESET_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_DML_SW_RESET_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_SW_RESET_DML_SW_RESET_WO_BMSK                                       0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_SW_RESET_DML_SW_RESET_WO_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_START_ADDR                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x0002480c)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_START_PHYS                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x0002480c)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_START_OFFS                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x0002480c)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_START_RMSK                                                 0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_START_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_START_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_START_DML_PRODUCER_START_WO_BMSK                           0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_START_DML_PRODUCER_START_WO_SHFT                                  0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONSUMER_START_ADDR                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024810)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONSUMER_START_PHYS                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024810)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONSUMER_START_OFFS                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024810)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONSUMER_START_RMSK                                                 0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONSUMER_START_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_DML_CONSUMER_START_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONSUMER_START_DML_CONSUMER_START_WO_BMSK                           0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONSUMER_START_DML_CONSUMER_START_WO_SHFT                                  0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_ADDR                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024814)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_PHYS                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024814)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_OFFS                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024814)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_RMSK                                         0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_PRODUCER_LOGICAL_SIZE_BMSK                   0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_PRODUCER_LOGICAL_SIZE_SHFT                      0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_ADDR                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024818)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_PHYS                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024818)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_OFFS                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024818)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_RMSK                                         0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_CONSUMER_LOGICAL_SIZE_BMSK                   0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_CONSUMER_LOGICAL_SIZE_SHFT                      0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PIPE_ID_ADDR                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x0002481c)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PIPE_ID_PHYS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x0002481c)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PIPE_ID_OFFS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x0002481c)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PIPE_ID_RMSK                                                          0x1f001f
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PIPE_ID_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_DML_PIPE_ID_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_DML_PIPE_ID_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PIPE_ID_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_DML_PIPE_ID_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PIPE_ID_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_DML_PIPE_ID_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PIPE_ID_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_DML_PIPE_ID_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_DML_PIPE_ID_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PIPE_ID_CONSUMER_PIPE_ID_BMSK                                         0x1f0000
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PIPE_ID_CONSUMER_PIPE_ID_SHFT                                             0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PIPE_ID_PRODUCER_PIPE_ID_BMSK                                             0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PIPE_ID_PRODUCER_PIPE_ID_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_TRACKERS_ADDR                                              (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024820)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_TRACKERS_PHYS                                              (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024820)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_TRACKERS_OFFS                                              (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024820)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_TRACKERS_RMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_TRACKERS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_TRACKERS_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_TRACKERS_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_TRACKERS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_TRACKERS_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_TRACKERS_PROD_TRANS_CNT_BMSK                               0xffff0000
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_TRACKERS_PROD_TRANS_CNT_SHFT                                     0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_TRACKERS_PROD_BLOCK_CNT_BMSK                                   0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_TRACKERS_PROD_BLOCK_CNT_SHFT                                      0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_ADDR                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024824)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_PHYS                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024824)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_OFFS                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024824)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_RMSK                                            0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_PRODUCER_BLK_SIZE_BMSK                          0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_PRODUCER_BLK_SIZE_SHFT                             0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_ADDR                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024828)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_PHYS                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024828)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_OFFS                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024828)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_RMSK                                        0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_PRODUCER_TRANS_SIZE_BMSK                    0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_PRODUCER_TRANS_SIZE_SHFT                           0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_DML_DIRECT_MODE_BASE_ADDR_ADDR                                          (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x0002482c)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_DIRECT_MODE_BASE_ADDR_PHYS                                          (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x0002482c)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_DIRECT_MODE_BASE_ADDR_OFFS                                          (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x0002482c)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_DIRECT_MODE_BASE_ADDR_RMSK                                          0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_DIRECT_MODE_BASE_ADDR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_DML_DIRECT_MODE_BASE_ADDR_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_DML_DIRECT_MODE_BASE_ADDR_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_DIRECT_MODE_BASE_ADDR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_DML_DIRECT_MODE_BASE_ADDR_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_DIRECT_MODE_BASE_ADDR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_DML_DIRECT_MODE_BASE_ADDR_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_DIRECT_MODE_BASE_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_DML_DIRECT_MODE_BASE_ADDR_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_DML_DIRECT_MODE_BASE_ADDR_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_DIRECT_MODE_BASE_ADDR_CONSUMER_BASE_ADDR_BMSK                       0xffff0000
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_DIRECT_MODE_BASE_ADDR_CONSUMER_BASE_ADDR_SHFT                             0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_DIRECT_MODE_BASE_ADDR_PRODUCER_BASE_ADDR_BMSK                           0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_DIRECT_MODE_BASE_ADDR_PRODUCER_BASE_ADDR_SHFT                              0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_DML_DEBUG_ADDR                                                          (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024830)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_DEBUG_PHYS                                                          (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024830)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_DEBUG_OFFS                                                          (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024830)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_DEBUG_RMSK                                                                 0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_DEBUG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_DML_DEBUG_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_DML_DEBUG_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_DEBUG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_DML_DEBUG_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_DEBUG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_DML_DEBUG_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_DEBUG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_DML_DEBUG_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_DML_DEBUG_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_DEBUG_STATUS_2_SEL_BMSK                                                    0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_DEBUG_STATUS_2_SEL_SHFT                                                    0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_DEBUG_TESTBUS_EN_BMSK                                                      0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_DEBUG_TESTBUS_EN_SHFT                                                      0x0
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_DEBUG_TESTBUS_EN_DISABLE_TEST_BUS_FVAL                                     0x0
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_DEBUG_TESTBUS_EN_ENABLE_TEST_BUS_FVAL                                      0x1

#define HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_1_ADDR                                              (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024834)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_1_PHYS                                              (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024834)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_1_OFFS                                              (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024834)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_1_RMSK                                                0xffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_1_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_1_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_1_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_1_ACK_ON_SUCCESS_TOGGLE_BMSK                          0x800000
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_1_ACK_ON_SUCCESS_TOGGLE_SHFT                              0x17
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_1_ACK_BYTES_AVAIL_TOGGLE_BMSK                         0x400000
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_1_ACK_BYTES_AVAIL_TOGGLE_SHFT                             0x16
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_1_PIPE_BYTES_AVAIL_TOGGLE_BMSK                        0x200000
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_1_PIPE_BYTES_AVAIL_TOGGLE_SHFT                            0x15
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_1_TRANSACTION_END_REC_BMSK                            0x100000
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_1_TRANSACTION_END_REC_SHFT                                0x14
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_1_PIPE_BYTES_FREE_TOGGLE_BMSK                          0x80000
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_1_PIPE_BYTES_FREE_TOGGLE_SHFT                             0x13
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_1_PIPE_BYTES_FREE_BMSK                                 0x7fff8
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_1_PIPE_BYTES_FREE_SHFT                                     0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_1_MESSAGING_ONLY_BMSK                                      0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_1_MESSAGING_ONLY_SHFT                                      0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_1_TRANSACTION_END_BMSK                                     0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_1_TRANSACTION_END_SHFT                                     0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_1_BLOCK_END_BMSK                                           0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_1_BLOCK_END_SHFT                                           0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_2_ADDR                                              (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024838)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_2_PHYS                                              (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024838)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_2_OFFS                                              (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024838)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_2_RMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_2_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_2_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_2_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_2_ACK_ON_SUCCESS_TOGGLE_SIZE_BMSK                   0xffff0000
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_2_ACK_ON_SUCCESS_TOGGLE_SIZE_SHFT                         0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_2_PIPE_BYTES_AVAIL_BMSK                                 0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_BAM_SIDE_STATUS_2_PIPE_BYTES_AVAIL_SHFT                                    0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_1_ADDR                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x0002483c)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_1_PHYS                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x0002483c)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_1_OFFS                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x0002483c)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_1_RMSK                                                    0x1ffff
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_1_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_1_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_1_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_1_PERIPHERAL_ADDR_WIDTH_BMSK                              0x1f800
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_1_PERIPHERAL_ADDR_WIDTH_SHFT                                  0xb
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_1_MAX_PIPES_BMSK                                            0x7c0
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_1_MAX_PIPES_SHFT                                              0x6
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_1_CONSUMER_CRCI_BLK_BMSK                                     0x38
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_1_CONSUMER_CRCI_BLK_SHFT                                      0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_1_CONSUMER_CRCI_BLK_ENUM_16_BYTES_FVAL                        0x0
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_1_CONSUMER_CRCI_BLK_ENUM_32_BYTES_FVAL                        0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_1_CONSUMER_CRCI_BLK_ENUM_64_BYTES_FVAL                        0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_1_CONSUMER_CRCI_BLK_ENUM_128_BYTES_FVAL                       0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_1_CONSUMER_CRCI_BLK_ENUM_192_BYTES_FVAL                       0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_1_PRODUCER_CRCI_BLK_BMSK                                      0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_1_PRODUCER_CRCI_BLK_SHFT                                      0x0
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_1_PRODUCER_CRCI_BLK_ENUM_16_BYTES_FVAL                        0x0
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_1_PRODUCER_CRCI_BLK_ENUM_32_BYTES_FVAL                        0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_1_PRODUCER_CRCI_BLK_ENUM_64_BYTES_FVAL                        0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_1_PRODUCER_CRCI_BLK_ENUM_128_BYTES_FVAL                       0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_1_PRODUCER_CRCI_BLK_ENUM_192_BYTES_FVAL                       0x4

#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_2_ADDR                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024840)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_2_PHYS                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024840)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_2_OFFS                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024840)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_2_RMSK                                                 0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_2_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_2_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_2_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_2_PROD_RD_DMR_ADDR_BMSK                                0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_2_PROD_RD_DMR_ADDR_SHFT                                       0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_3_ADDR                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024844)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_3_PHYS                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024844)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_3_OFFS                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024844)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_3_RMSK                                                 0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_3_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_3_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_3_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_3_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_3_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_3_CONS_WR_DMR_ADDR_BMSK                                0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_RTL_GENERICS_3_CONS_WR_DMR_ADDR_SHFT                                       0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_DML_INTERRUPT_ENABLE_ADDR                                               (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024848)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_INTERRUPT_ENABLE_PHYS                                               (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024848)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_INTERRUPT_ENABLE_OFFS                                               (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024848)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_INTERRUPT_ENABLE_RMSK                                                      0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_INTERRUPT_ENABLE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_DML_INTERRUPT_ENABLE_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_DML_INTERRUPT_ENABLE_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_INTERRUPT_ENABLE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_DML_INTERRUPT_ENABLE_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_INTERRUPT_ENABLE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_DML_INTERRUPT_ENABLE_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_INTERRUPT_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_DML_INTERRUPT_ENABLE_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_DML_INTERRUPT_ENABLE_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_INTERRUPT_ENABLE_PROD_IDLE_START_INTR_EN_BMSK                              0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_INTERRUPT_ENABLE_PROD_IDLE_START_INTR_EN_SHFT                              0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_DML_INTERRUPT_CLEAR_ADDR                                                (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x0002484c)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_INTERRUPT_CLEAR_PHYS                                                (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x0002484c)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_INTERRUPT_CLEAR_OFFS                                                (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x0002484c)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_INTERRUPT_CLEAR_RMSK                                                       0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_INTERRUPT_CLEAR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_DML_INTERRUPT_CLEAR_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_INTERRUPT_CLEAR_PROD_IDLE_START_INTR_CLR_BMSK                              0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_DML_INTERRUPT_CLEAR_PROD_IDLE_START_INTR_CLR_SHFT                              0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_0_2_ADDR                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024900)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_0_2_PHYS                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024900)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_0_2_OFFS                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024900)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_0_2_RMSK                                                         0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_0_2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_0_2_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_0_2_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_0_2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_0_2_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_0_2_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_0_2_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_0_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_0_2_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_0_2_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_0_2_ARG_2_BMSK                                                   0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_0_2_ARG_2_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_4_6_ADDR                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024904)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_4_6_PHYS                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024904)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_4_6_OFFS                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024904)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_4_6_RMSK                                                         0xffff7fff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_4_6_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_4_6_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_4_6_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_4_6_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_4_6_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_4_6_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_4_6_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_4_6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_4_6_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_4_6_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_4_6_BLK_CNT_FOR_CUR_TRANS_BMSK                                   0xffff0000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_4_6_BLK_CNT_FOR_CUR_TRANS_SHFT                                         0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_4_6_BLK_SIZE_HST_SDMA_BUF_BMSK                                       0x7000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_4_6_BLK_SIZE_HST_SDMA_BUF_SHFT                                          0xc
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_4_6_BLK_SIZE_TRANS_BMSK                                               0xfff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_4_6_BLK_SIZE_TRANS_SHFT                                                 0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_8_A_ADDR                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024908)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_8_A_PHYS                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024908)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_8_A_OFFS                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024908)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_8_A_RMSK                                                         0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_8_A_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_8_A_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_8_A_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_8_A_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_8_A_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_8_A_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_8_A_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_8_A_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_8_A_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_8_A_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_8_A_CMD_ARG_1_BMSK                                               0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_8_A_CMD_ARG_1_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_C_E_ADDR                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x0002490c)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_C_E_PHYS                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x0002490c)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_C_E_OFFS                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x0002490c)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_C_E_RMSK                                                         0x3ffb003f
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_C_E_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_C_E_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_C_E_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_C_E_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_C_E_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_C_E_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_C_E_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_C_E_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_C_E_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_C_E_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_C_E_CMD_INDX_BMSK                                                0x3f000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_C_E_CMD_INDX_SHFT                                                      0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_C_E_CMD_TYPE_BMSK                                                  0xc00000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_C_E_CMD_TYPE_SHFT                                                      0x16
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_C_E_CMD_DATA_PRESENT_SEL_BMSK                                      0x200000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_C_E_CMD_DATA_PRESENT_SEL_SHFT                                          0x15
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_C_E_CMD_INDX_CHECK_EN_BMSK                                         0x100000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_C_E_CMD_INDX_CHECK_EN_SHFT                                             0x14
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_C_E_CMD_CRC_CHECK_EN_BMSK                                           0x80000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_C_E_CMD_CRC_CHECK_EN_SHFT                                              0x13
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_C_E_CMD_RESP_TYPE_SEL_BMSK                                          0x30000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_C_E_CMD_RESP_TYPE_SEL_SHFT                                             0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_C_E_TRANS_MODE_MULTI_SINGLE_BLK_SEL_BMSK                               0x20
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_C_E_TRANS_MODE_MULTI_SINGLE_BLK_SEL_SHFT                                0x5
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_C_E_TRANS_MODE_DATA_DIRECTION_SEL_BMSK                                 0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_C_E_TRANS_MODE_DATA_DIRECTION_SEL_SHFT                                  0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_C_E_TRANS_MODE_AUTO_CMD_EN_BMSK                                         0xc
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_C_E_TRANS_MODE_AUTO_CMD_EN_SHFT                                         0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_C_E_TRANS_MODE_BLK_CNT_EN_BMSK                                          0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_C_E_TRANS_MODE_BLK_CNT_EN_SHFT                                          0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_C_E_TRANS_MODE_DMA_EN_BMSK                                              0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_C_E_TRANS_MODE_DMA_EN_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_10_12_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024910)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_10_12_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024910)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_10_12_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024910)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_10_12_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_10_12_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_10_12_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_10_12_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_10_12_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_10_12_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_10_12_CMD_RESP_BMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_10_12_CMD_RESP_SHFT                                                     0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_14_16_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024914)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_14_16_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024914)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_14_16_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024914)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_14_16_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_14_16_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_14_16_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_14_16_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_14_16_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_14_16_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_14_16_CMD_RESP_BMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_14_16_CMD_RESP_SHFT                                                     0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_18_1A_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024918)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_18_1A_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024918)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_18_1A_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024918)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_18_1A_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_18_1A_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_18_1A_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_18_1A_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_18_1A_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_18_1A_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_18_1A_CMD_RESP_BMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_18_1A_CMD_RESP_SHFT                                                     0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_1C_1E_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x0002491c)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_1C_1E_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x0002491c)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_1C_1E_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x0002491c)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_1C_1E_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_1C_1E_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_1C_1E_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_1C_1E_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_1C_1E_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_1C_1E_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_1C_1E_CMD_RESP_BMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_1C_1E_CMD_RESP_SHFT                                                     0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_20_22_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024920)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_20_22_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024920)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_20_22_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024920)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_20_22_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_20_22_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_20_22_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_20_22_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_20_22_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_20_22_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_20_22_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_20_22_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_20_22_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_20_22_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_20_22_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_20_22_BUF_DATA_PORT_3_BMSK                                       0xff000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_20_22_BUF_DATA_PORT_3_SHFT                                             0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_20_22_BUF_DATA_PORT_2_BMSK                                         0xff0000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_20_22_BUF_DATA_PORT_2_SHFT                                             0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_20_22_BUF_DATA_PORT_1_BMSK                                           0xff00
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_20_22_BUF_DATA_PORT_1_SHFT                                              0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_20_22_BUF_DATA_PORT_0_BMSK                                             0xff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_20_22_BUF_DATA_PORT_0_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024924)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024924)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024924)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_RMSK                                                        0x3ff0f0f
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_SIGANLING_18_SWITCHING_STS_BMSK                             0x2000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_SIGANLING_18_SWITCHING_STS_SHFT                                  0x19
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_PRESENT_STATE_CMD_LINE_SIGNAL_LEVEL_BMSK                    0x1000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_PRESENT_STATE_CMD_LINE_SIGNAL_LEVEL_SHFT                         0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_PRESENT_STATE_DAT_3_0_LINE_SIGNAL_LEVEL_BMSK                 0xf00000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_PRESENT_STATE_DAT_3_0_LINE_SIGNAL_LEVEL_SHFT                     0x14
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_PRESENT_STATE_WR_PROTECT_SWITCH_PIN_LEVEL_BMSK                0x80000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_PRESENT_STATE_WR_PROTECT_SWITCH_PIN_LEVEL_SHFT                   0x13
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_PRESENT_STATE_CARD_DETECT_PIN_LEVEL_BMSK                      0x40000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_PRESENT_STATE_CARD_DETECT_PIN_LEVEL_SHFT                         0x12
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_PRESENT_STATE_CARD_STATE_STABLE_BMSK                          0x20000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_PRESENT_STATE_CARD_STATE_STABLE_SHFT                             0x11
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_PRESENT_STATE_CARD_INSERTED_BMSK                              0x10000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_PRESENT_STATE_CARD_INSERTED_SHFT                                 0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_PRESENT_STATE_BUF_RD_EN_BMSK                                    0x800
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_PRESENT_STATE_BUF_RD_EN_SHFT                                      0xb
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_PRESENT_STATE_BUF_WR_EN_BMSK                                    0x400
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_PRESENT_STATE_BUF_WR_EN_SHFT                                      0xa
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_PRESENT_STATE_RD_TRANS_ACT_BMSK                                 0x200
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_PRESENT_STATE_RD_TRANS_ACT_SHFT                                   0x9
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_PRESENT_STATE_WR_TRANS_ACT_BMSK                                 0x100
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_PRESENT_STATE_WR_TRANS_ACT_SHFT                                   0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_PRESENT_STATE_RETUNING_REQ_BMSK                                   0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_PRESENT_STATE_RETUNING_REQ_SHFT                                   0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_PRESENT_STATE_DAT_LINE_ACT_BMSK                                   0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_PRESENT_STATE_DAT_LINE_ACT_SHFT                                   0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_PRESENT_STATE_CMD_INHIBIT_DAT_BMSK                                0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_PRESENT_STATE_CMD_INHIBIT_DAT_SHFT                                0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_PRESENT_STATE_CMD_INHIBIT_CMD_BMSK                                0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_24_26_PRESENT_STATE_CMD_INHIBIT_CMD_SHFT                                0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024928)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024928)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024928)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_RMSK                                                        0x70f0fff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_REMOVAL_BMSK                       0x4000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_REMOVAL_SHFT                            0x1a
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_INSERTION_BMSK                     0x2000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_INSERTION_SHFT                          0x19
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_INT_BMSK                           0x1000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_INT_SHFT                                0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_BLK_GAP_CTL_INT_BMSK                                          0x80000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_BLK_GAP_CTL_INT_SHFT                                             0x13
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_BLK_GAP_CTL_RD_WAIT_BMSK                                      0x40000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_BLK_GAP_CTL_RD_WAIT_SHFT                                         0x12
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_BLK_GAP_CTL_CONTINUE_REQ_BMSK                                 0x20000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_BLK_GAP_CTL_CONTINUE_REQ_SHFT                                    0x11
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_BLK_GAP_CTL_STOP_GAP_REQ_BMSK                                 0x10000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_BLK_GAP_CTL_STOP_GAP_REQ_SHFT                                    0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_PWR_CTL_SD_BUS_VOLTAGE_SEL_BMSK                                 0xe00
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_PWR_CTL_SD_BUS_VOLTAGE_SEL_SHFT                                   0x9
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_PWR_CTL_SD_BUS_PWR_BMSK                                         0x100
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_PWR_CTL_SD_BUS_PWR_SHFT                                           0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_HST_CTL1_CARD_DETECT_SIGNAL_SEL_BMSK                             0x80
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_HST_CTL1_CARD_DETECT_SIGNAL_SEL_SHFT                              0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_HST_CTL1_CARD_DETECT_TEST_LEVEL_BMSK                             0x40
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_HST_CTL1_CARD_DETECT_TEST_LEVEL_SHFT                              0x6
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_HST_CTL1_EXTENDED_DATA_TRANS_WIDTH_BMSK                          0x20
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_HST_CTL1_EXTENDED_DATA_TRANS_WIDTH_SHFT                           0x5
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_HST_CTL1_DMA_SEL_BMSK                                            0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_HST_CTL1_DMA_SEL_SHFT                                             0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_HST_CTL1_HS_EN_BMSK                                               0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_HST_CTL1_HS_EN_SHFT                                               0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_HST_CTL1_DATA_TRANS_WIDTH_BMSK                                    0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_HST_CTL1_DATA_TRANS_WIDTH_SHFT                                    0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_HST_CTL1_LED_CTL_BMSK                                             0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_28_2A_HST_CTL1_LED_CTL_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_2C_2E_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x0002492c)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_2C_2E_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x0002492c)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_2C_2E_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x0002492c)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_2C_2E_RMSK                                                        0x70fffe7
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_2C_2E_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_2C_2E_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_2C_2E_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_2C_2E_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_2C_2E_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_2C_2E_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_2C_2E_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_2C_2E_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_2C_2E_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_2C_2E_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_2C_2E_SW_RST_DAT_LINE_BMSK                                        0x4000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_2C_2E_SW_RST_DAT_LINE_SHFT                                             0x1a
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_2C_2E_SW_RST_CMD_LINE_BMSK                                        0x2000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_2C_2E_SW_RST_CMD_LINE_SHFT                                             0x19
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_2C_2E_SW_RST_FOR_ALL_BMSK                                         0x1000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_2C_2E_SW_RST_FOR_ALL_SHFT                                              0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_2C_2E_DATA_TIMEOUT_COUNTER_BMSK                                     0xf0000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_2C_2E_DATA_TIMEOUT_COUNTER_SHFT                                        0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_2C_2E_CLK_CTL_SDCLK_FREQ_SEL_BMSK                                    0xff00
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_2C_2E_CLK_CTL_SDCLK_FREQ_SEL_SHFT                                       0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_2C_2E_CLK_CTL_SDCLK_FREQ_SEL_MSB_BMSK                                  0xc0
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_2C_2E_CLK_CTL_SDCLK_FREQ_SEL_MSB_SHFT                                   0x6
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_2C_2E_CLK_CTL_GEN_SEL_BMSK                                             0x20
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_2C_2E_CLK_CTL_GEN_SEL_SHFT                                              0x5
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_2C_2E_CLK_CTL_SDCLK_EN_BMSK                                             0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_2C_2E_CLK_CTL_SDCLK_EN_SHFT                                             0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_2C_2E_CLK_CTL_INTERNAL_CLK_STABLE_BMSK                                  0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_2C_2E_CLK_CTL_INTERNAL_CLK_STABLE_SHFT                                  0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_2C_2E_CLK_CTL_INTERNAL_CLK_EN_BMSK                                      0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_2C_2E_CLK_CTL_INTERNAL_CLK_EN_SHFT                                      0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024930)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024930)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024930)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_RMSK                                                       0xf7ff9fff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_ERR_INT_STS_VENDOR_SPECIFIC_BMSK                           0xf0000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_ERR_INT_STS_VENDOR_SPECIFIC_SHFT                                 0x1c
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_ERR_INT_STS_TUNING_ERR_BMSK                                 0x4000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_ERR_INT_STS_TUNING_ERR_SHFT                                      0x1a
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_ERR_INT_STS_ADMA_ERR_BMSK                                   0x2000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_ERR_INT_STS_ADMA_ERR_SHFT                                        0x19
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_ERR_INT_STS_AUTO_CMD_ERR_BMSK                               0x1000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_ERR_INT_STS_AUTO_CMD_ERR_SHFT                                    0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_ERR_INT_STS_CURRENT_LIMIT_ERR_BMSK                           0x800000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_ERR_INT_STS_CURRENT_LIMIT_ERR_SHFT                               0x17
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_ERR_INT_STS_DATA_END_BIT_ERR_BMSK                            0x400000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_ERR_INT_STS_DATA_END_BIT_ERR_SHFT                                0x16
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_ERR_INT_STS_DATA_CRC_ERR_BMSK                                0x200000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_ERR_INT_STS_DATA_CRC_ERR_SHFT                                    0x15
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_ERR_INT_STS_DATA_TIMEOUT_ERR_BMSK                            0x100000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_ERR_INT_STS_DATA_TIMEOUT_ERR_SHFT                                0x14
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_ERR_INT_STS_CMD_INDX_ERR_BMSK                                 0x80000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_ERR_INT_STS_CMD_INDX_ERR_SHFT                                    0x13
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_ERR_INT_STS_CMD_END_BIT_ERR_BMSK                              0x40000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_ERR_INT_STS_CMD_END_BIT_ERR_SHFT                                 0x12
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_ERR_INT_STS_CMD_CRC_ERR_BMSK                                  0x20000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_ERR_INT_STS_CMD_CRC_ERR_SHFT                                     0x11
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_ERR_INT_STS_CMD_TIMEOUT_ERR_BMSK                              0x10000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_ERR_INT_STS_CMD_TIMEOUT_ERR_SHFT                                 0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_NORMAL_INT_STS_ERR_INT_BMSK                                    0x8000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_NORMAL_INT_STS_ERR_INT_SHFT                                       0xf
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_NORMAL_INT_STS_RETUNING_EVENT_BMSK                             0x1000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_NORMAL_INT_STS_RETUNING_EVENT_SHFT                                0xc
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_NORMAL_INT_STS_INT_C_BMSK                                       0x800
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_NORMAL_INT_STS_INT_C_SHFT                                         0xb
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_NORMAL_INT_STS_INT_B_BMSK                                       0x400
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_NORMAL_INT_STS_INT_B_SHFT                                         0xa
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_NORMAL_INT_STS_INT_A_BMSK                                       0x200
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_NORMAL_INT_STS_INT_A_SHFT                                         0x9
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_NORMAL_INT_STS_CARD_INT_BMSK                                    0x100
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_NORMAL_INT_STS_CARD_INT_SHFT                                      0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_NORMAL_INT_STS_CARD_REMOVAL_BMSK                                 0x80
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_NORMAL_INT_STS_CARD_REMOVAL_SHFT                                  0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_NORMAL_INT_STS_CARD_INSERTION_BMSK                               0x40
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_NORMAL_INT_STS_CARD_INSERTION_SHFT                                0x6
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_NORMAL_INT_STS_BUF_RD_READY_BMSK                                 0x20
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_NORMAL_INT_STS_BUF_RD_READY_SHFT                                  0x5
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_NORMAL_INT_STS_BUF_WR_READY_BMSK                                 0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_NORMAL_INT_STS_BUF_WR_READY_SHFT                                  0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_NORMAL_INT_STS_DMA_INT_BMSK                                       0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_NORMAL_INT_STS_DMA_INT_SHFT                                       0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_NORMAL_INT_STS_BLK_GAP_EVENT_BMSK                                 0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_NORMAL_INT_STS_BLK_GAP_EVENT_SHFT                                 0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_NORMAL_INT_STS_TRANS_COMPLETE_BMSK                                0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_NORMAL_INT_STS_TRANS_COMPLETE_SHFT                                0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_NORMAL_INT_STS_CMD_COMPLETE_BMSK                                  0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_30_32_NORMAL_INT_STS_CMD_COMPLETE_SHFT                                  0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024934)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024934)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024934)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_RMSK                                                       0xf7ff1fff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_ERR_INT_STS_EN_VENDOR_SPECIFIC_ERR_BMSK                    0xf0000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_ERR_INT_STS_EN_VENDOR_SPECIFIC_ERR_SHFT                          0x1c
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_ERR_INT_STS_EN_TUNING_ERR_BMSK                              0x4000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_ERR_INT_STS_EN_TUNING_ERR_SHFT                                   0x1a
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_ERR_INT_STS_EN_ADMA_ERR_BMSK                                0x2000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_ERR_INT_STS_EN_ADMA_ERR_SHFT                                     0x19
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_ERR_INT_STS_EN_AUTO_CMD_ERR_BMSK                            0x1000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_ERR_INT_STS_EN_AUTO_CMD_ERR_SHFT                                 0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CURRENT_LIMIT_ERR_BMSK                        0x800000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CURRENT_LIMIT_ERR_SHFT                            0x17
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_ERR_INT_STS_EN_DATA_END_BIT_ERR_BMSK                         0x400000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_ERR_INT_STS_EN_DATA_END_BIT_ERR_SHFT                             0x16
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_ERR_INT_STS_EN_DATA_CRC_ERR_BMSK                             0x200000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_ERR_INT_STS_EN_DATA_CRC_ERR_SHFT                                 0x15
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_ERR_INT_STS_EN_DATA_TIMEOUT_BMSK                             0x100000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_ERR_INT_STS_EN_DATA_TIMEOUT_SHFT                                 0x14
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CMD_INDX_ERR_BMSK                              0x80000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CMD_INDX_ERR_SHFT                                 0x13
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CMD_END_BIT_ERR_BMSK                           0x40000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CMD_END_BIT_ERR_SHFT                              0x12
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CMD_CRC_ERR_BMSK                               0x20000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CMD_CRC_ERR_SHFT                                  0x11
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CMD_TIMEOUT_BMSK                               0x10000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CMD_TIMEOUT_SHFT                                  0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_RETUNING_EVENT_BMSK                          0x1000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_RETUNING_EVENT_SHFT                             0xc
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_INT_C_BMSK                                    0x800
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_INT_C_SHFT                                      0xb
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_INT_B_BMSK                                    0x400
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_INT_B_SHFT                                      0xa
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_INT_A_BMSK                                    0x200
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_INT_A_SHFT                                      0x9
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_INT_BMSK                                 0x100
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_INT_SHFT                                   0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_REMOVAL_BMSK                              0x80
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_REMOVAL_SHFT                               0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_INSERTION_BMSK                            0x40
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_INSERTION_SHFT                             0x6
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_BUF_RD_READY_BMSK                              0x20
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_BUF_RD_READY_SHFT                               0x5
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_BUF_WR_READY_BMSK                              0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_BUF_WR_READY_SHFT                               0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_DMA_INT_BMSK                                    0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_DMA_INT_SHFT                                    0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_BLK_GAP_EVENT_BMSK                              0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_BLK_GAP_EVENT_SHFT                              0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_TRANS_COMPLETE_BMSK                             0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_TRANS_COMPLETE_SHFT                             0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_CMD_COMPLETE_BMSK                               0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_CMD_COMPLETE_SHFT                               0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024938)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024938)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024938)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_RMSK                                                       0xf7ff9fff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_VENDOR_SPECIFIC_ERR_BMSK                 0xf0000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_VENDOR_SPECIFIC_ERR_SHFT                       0x1c
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_TUNING_ERR_BMSK                           0x4000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_TUNING_ERR_SHFT                                0x1a
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_ADMA_ERR_BMSK                             0x2000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_ADMA_ERR_SHFT                                  0x19
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_AUTO_CMD_ERR_BMSK                         0x1000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_AUTO_CMD_ERR_SHFT                              0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CURRENT_LIMIT_ERR_BMSK                     0x800000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CURRENT_LIMIT_ERR_SHFT                         0x17
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_END_BIT_ERR_BMSK                      0x400000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_END_BIT_ERR_SHFT                          0x16
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_CRC_ERR_BMSK                          0x200000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_CRC_ERR_SHFT                              0x15
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_TIMEOUT_BMSK                          0x100000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_TIMEOUT_SHFT                              0x14
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_INDX_ERR_BMSK                           0x80000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_INDX_ERR_SHFT                              0x13
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_END_BIT_ERR_BMSK                        0x40000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_END_BIT_ERR_SHFT                           0x12
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_CRC_ERR_BMSK                            0x20000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_CRC_ERR_SHFT                               0x11
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_TIMEOUT_BMSK                            0x10000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_TIMEOUT_SHFT                               0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_ERR_INT_BMSK                              0x8000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_ERR_INT_SHFT                                 0xf
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_RETUNING_EVENT_BMSK                       0x1000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_RETUNING_EVENT_SHFT                          0xc
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_C_BMSK                                 0x800
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_C_SHFT                                   0xb
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_B_BMSK                                 0x400
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_B_SHFT                                   0xa
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_A_BMSK                                 0x200
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_A_SHFT                                   0x9
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_INT_BMSK                              0x100
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_INT_SHFT                                0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_REMOVAL_BMSK                           0x80
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_REMOVAL_SHFT                            0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_INSERTION_BMSK                         0x40
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_INSERTION_SHFT                          0x6
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BUF_RD_READY_BMSK                           0x20
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BUF_RD_READY_SHFT                            0x5
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BUF_WR_READY_BMSK                           0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BUF_WR_READY_SHFT                            0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_DMA_INT_BMSK                                 0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_DMA_INT_SHFT                                 0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BLK_GAP_EVENT_BMSK                           0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BLK_GAP_EVENT_SHFT                           0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_TRANS_COMPLETE_BMSK                          0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_TRANS_COMPLETE_SHFT                          0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CMD_COMPLETE_BMSK                            0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CMD_COMPLETE_SHFT                            0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x0002493c)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x0002493c)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x0002493c)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_RMSK                                                       0xc0ff009f
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_HST_CTL2_PRESET_VALUE_EN_BMSK                              0x80000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_HST_CTL2_PRESET_VALUE_EN_SHFT                                    0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_HST_CTL2_ASYNC_INT_EN_BMSK                                 0x40000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_HST_CTL2_ASYNC_INT_EN_SHFT                                       0x1e
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_HST_CTL2_SAMPL_CLK_SEL_BMSK                                  0x800000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_HST_CTL2_SAMPL_CLK_SEL_SHFT                                      0x17
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_HST_CTL2_EXEC_TUNING_BMSK                                    0x400000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_HST_CTL2_EXEC_TUNING_SHFT                                        0x16
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_HST_CTL2_DRIVER_STRENGTH_SEL_BMSK                            0x300000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_HST_CTL2_DRIVER_STRENGTH_SEL_SHFT                                0x14
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_HST_CTL2_SIGNALING_1_8_EN_BMSK                                0x80000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_HST_CTL2_SIGNALING_1_8_EN_SHFT                                   0x13
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_HST_CTL2_UHS_MODE_SEL_BMSK                                    0x70000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_HST_CTL2_UHS_MODE_SEL_SHFT                                       0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_AUTO_CMD_NOT_ISSUED_BY_AUTO_CMD12_BMSK                           0x80
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_AUTO_CMD_NOT_ISSUED_BY_AUTO_CMD12_SHFT                            0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_AUTO_CMD_INDX_ERR_BMSK                                           0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_AUTO_CMD_INDX_ERR_SHFT                                            0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_AUTO_CMD_END_BIT_ERR_BMSK                                         0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_AUTO_CMD_END_BIT_ERR_SHFT                                         0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_AUTO_CMD_CRC_ERR_BMSK                                             0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_AUTO_CMD_CRC_ERR_SHFT                                             0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_AUTO_CMD_TIMEOUT_BMSK                                             0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_AUTO_CMD_TIMEOUT_SHFT                                             0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_AUTO_CMD12_NOT_EXEC_BMSK                                          0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_3C_3E_AUTO_CMD12_NOT_EXEC_SHFT                                          0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024940)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024940)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024940)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_RMSK                                                       0xf7efffbf
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_CAPABILITIES_SLOT_TYPE_BMSK                                0xc0000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_CAPABILITIES_SLOT_TYPE_SHFT                                      0x1e
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_CAPABILITIES_ASYNC_INT_SUPPORT_BMSK                        0x20000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_CAPABILITIES_ASYNC_INT_SUPPORT_SHFT                              0x1d
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_CAPABILITIES_SYS_BUS_SUPPORT_64_BIT_BMSK                   0x10000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_CAPABILITIES_SYS_BUS_SUPPORT_64_BIT_SHFT                         0x1c
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_1_8V_BMSK                      0x4000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_1_8V_SHFT                           0x1a
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_3_0V_BMSK                      0x2000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_3_0V_SHFT                           0x19
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_3_3V_BMSK                      0x1000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_3_3V_SHFT                           0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_CAPABILITIES_SUSPEND_RESUME_SUPPORT_BMSK                     0x800000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_CAPABILITIES_SUSPEND_RESUME_SUPPORT_SHFT                         0x17
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_CAPABILITIES_SDMA_SUPPORT_BMSK                               0x400000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_CAPABILITIES_SDMA_SUPPORT_SHFT                                   0x16
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_CAPABILITIES_HS_SUPPORT_BMSK                                 0x200000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_CAPABILITIES_HS_SUPPORT_SHFT                                     0x15
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_CAPABILITIES_ADMA2_SUPPORT_BMSK                               0x80000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_CAPABILITIES_ADMA2_SUPPORT_SHFT                                  0x13
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_CAPABILITIES_SUPPORT_8_BIT_BMSK                               0x40000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_CAPABILITIES_SUPPORT_8_BIT_SHFT                                  0x12
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_CAPABILITIES_MAX_BLK_LENGTH_BMSK                              0x30000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_CAPABILITIES_MAX_BLK_LENGTH_SHFT                                 0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_CAPABILITIES_BASE_SDCLK_FREQ_BMSK                              0xff00
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_CAPABILITIES_BASE_SDCLK_FREQ_SHFT                                 0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_CAPABILITIES_TIMEOUT_CLK_UNIT_BMSK                               0x80
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_CAPABILITIES_TIMEOUT_CLK_UNIT_SHFT                                0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_CAPABILITIES_TIMEOUT_CLK_FREQ_BMSK                               0x3f
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_40_42_CAPABILITIES_TIMEOUT_CLK_FREQ_SHFT                                0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_44_46_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024944)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_44_46_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024944)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_44_46_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024944)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_44_46_RMSK                                                         0xffef77
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_44_46_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_44_46_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_44_46_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_44_46_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_44_46_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_44_46_CAPABILITIES_CLK_MULTIPLIER_BMSK                             0xff0000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_44_46_CAPABILITIES_CLK_MULTIPLIER_SHFT                                 0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_44_46_CAPABILITIES_RETUNING_MODE_BMSK                                0xc000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_44_46_CAPABILITIES_RETUNING_MODE_SHFT                                   0xe
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_44_46_CAPABILITIES_USE_TUNING_FOR_SDR50_BMSK                         0x2000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_44_46_CAPABILITIES_USE_TUNING_FOR_SDR50_SHFT                            0xd
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_44_46_CAPABILITIES_TIMER_CNT_FOR_RETUNING_BMSK                        0xf00
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_44_46_CAPABILITIES_TIMER_CNT_FOR_RETUNING_SHFT                          0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_D_SUPPORT_BMSK                          0x40
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_D_SUPPORT_SHFT                           0x6
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_C_SUPPORT_BMSK                          0x20
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_C_SUPPORT_SHFT                           0x5
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_A_SUPPORT_BMSK                          0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_A_SUPPORT_SHFT                           0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_44_46_CAPABILITIES_DDR_50_SUPPORT_BMSK                                  0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_44_46_CAPABILITIES_DDR_50_SUPPORT_SHFT                                  0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_44_46_CAPABILITIES_SDR_104_SUPPORT_BMSK                                 0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_44_46_CAPABILITIES_SDR_104_SUPPORT_SHFT                                 0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_44_46_CAPABILITIES_SDR_50_SUPPORT_BMSK                                  0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_44_46_CAPABILITIES_SDR_50_SUPPORT_SHFT                                  0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_48_4A_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024948)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_48_4A_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024948)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_48_4A_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024948)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_48_4A_RMSK                                                         0xffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_48_4A_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_48_4A_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_48_4A_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_48_4A_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_48_4A_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_48_4A_MAX_CURRENT_1_8V_BMSK                                        0xff0000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_48_4A_MAX_CURRENT_1_8V_SHFT                                            0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_48_4A_MAX_CURRENT_3_0V_BMSK                                          0xff00
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_48_4A_MAX_CURRENT_3_0V_SHFT                                             0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_48_4A_MAX_CURRENT_3_3V_BMSK                                            0xff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_48_4A_MAX_CURRENT_3_3V_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024950)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024950)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024950)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_RMSK                                                       0xf3ff009f
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_VENDOR_SPECIFIC_ERR_STS_BMSK           0xf0000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_VENDOR_SPECIFIC_ERR_STS_SHFT                 0x1c
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_ADMA_BMSK                               0x2000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_ADMA_SHFT                                    0x19
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_AUTO_CMD_BMSK                           0x1000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_AUTO_CMD_SHFT                                0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CURRENT_LIMIT_BMSK                       0x800000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CURRENT_LIMIT_SHFT                           0x17
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_END_BIT_BMSK                        0x400000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_END_BIT_SHFT                            0x16
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_CRC_BMSK                            0x200000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_CRC_SHFT                                0x15
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_TIMEOUT_BMSK                        0x100000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_TIMEOUT_SHFT                            0x14
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_INDX_BMSK                             0x80000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_INDX_SHFT                                0x13
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_END_BIT_BMSK                          0x40000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_END_BIT_SHFT                             0x12
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_CRC_BMSK                              0x20000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_CRC_SHFT                                 0x11
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_TIMEOUT_BMSK                          0x10000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_TIMEOUT_SHFT                             0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_CMD_NOT_ISSUED_BY_AUTO_CMD12_BMSK                0x80
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_CMD_NOT_ISSUED_BY_AUTO_CMD12_SHFT                 0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_INDX_ERR_BMSK                           0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_INDX_ERR_SHFT                            0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_END_BIT_ERR_BMSK                         0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_END_BIT_ERR_SHFT                         0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_CRC_ERR_BMSK                             0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_CRC_ERR_SHFT                             0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_TIMEOUT_ERR_BMSK                         0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_TIMEOUT_ERR_SHFT                         0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD12_NOT_EXEC_BMSK                          0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD12_NOT_EXEC_SHFT                          0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_54_56_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024954)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_54_56_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024954)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_54_56_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024954)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_54_56_RMSK                                                              0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_54_56_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_54_56_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_54_56_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_54_56_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_54_56_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_54_56_ADMA_LENGTH_MISMATCH_ERR_BMSK                                     0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_54_56_ADMA_LENGTH_MISMATCH_ERR_SHFT                                     0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_54_56_ADMA_ERR_STATE_BMSK                                               0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_54_56_ADMA_ERR_STATE_SHFT                                               0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_58_5A_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024958)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_58_5A_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024958)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_58_5A_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024958)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_58_5A_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_58_5A_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_58_5A_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_58_5A_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_58_5A_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_58_5A_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_58_5A_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_58_5A_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_58_5A_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_58_5A_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_58_5A_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_58_5A_ADMA_SYS_ADDRESS_BMSK                                      0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_58_5A_ADMA_SYS_ADDRESS_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_5C_5E_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x0002495c)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_5C_5E_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x0002495c)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_5C_5E_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x0002495c)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_5C_5E_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_5C_5E_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_5C_5E_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_5C_5E_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_5C_5E_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_5C_5E_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_5C_5E_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_5C_5E_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_5C_5E_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_5C_5E_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_5C_5E_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_5C_5E_ADMA_SYS_ADDRESS_64_BMSK                                   0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_5C_5E_ADMA_SYS_ADDRESS_64_SHFT                                          0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_60_62_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024960)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_60_62_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024960)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_60_62_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024960)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_60_62_RMSK                                                       0xc7ffc7ff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_60_62_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_60_62_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_60_62_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_60_62_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_60_62_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_60_62_DEFAULT_SPEED_DRIVER_STRENGTH_SEL_BMSK                     0xc0000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_60_62_DEFAULT_SPEED_DRIVER_STRENGTH_SEL_SHFT                           0x1e
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_60_62_DEFAULT_SPEED_CLK_GEN_SEL_BMSK                              0x4000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_60_62_DEFAULT_SPEED_CLK_GEN_SEL_SHFT                                   0x1a
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_60_62_DEFAULT_SPEED_SDCLK_FREQ_SEL_BMSK                           0x3ff0000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_60_62_DEFAULT_SPEED_SDCLK_FREQ_SEL_SHFT                                0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_60_62_INIT_DRIVER_STRENGTH_SEL_BMSK                                  0xc000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_60_62_INIT_DRIVER_STRENGTH_SEL_SHFT                                     0xe
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_60_62_INIT_CLK_GEN_SEL_BMSK                                           0x400
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_60_62_INIT_CLK_GEN_SEL_SHFT                                             0xa
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_60_62_INIT_SDCLK_FREQ_SEL_BMSK                                        0x3ff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_60_62_INIT_SDCLK_FREQ_SEL_SHFT                                          0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_64_66_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024964)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_64_66_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024964)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_64_66_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024964)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_64_66_RMSK                                                       0xc7ffc7ff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_64_66_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_64_66_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_64_66_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_64_66_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_64_66_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_64_66_SDR12_DRIVER_STRENGTH_SEL_BMSK                             0xc0000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_64_66_SDR12_DRIVER_STRENGTH_SEL_SHFT                                   0x1e
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_64_66_SDR12_CLK_GEN_SEL_BMSK                                      0x4000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_64_66_SDR12_CLK_GEN_SEL_SHFT                                           0x1a
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_64_66_SDR12_SDCLK_FREQ_SEL_BMSK                                   0x3ff0000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_64_66_SDR12_SDCLK_FREQ_SEL_SHFT                                        0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_64_66_HS_DRIVER_STRENGTH_SEL_BMSK                                    0xc000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_64_66_HS_DRIVER_STRENGTH_SEL_SHFT                                       0xe
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_64_66_HS_CLK_GEN_SEL_BMSK                                             0x400
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_64_66_HS_CLK_GEN_SEL_SHFT                                               0xa
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_64_66_HS_SDCLK_FREQ_SEL_BMSK                                          0x3ff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_64_66_HS_SDCLK_FREQ_SEL_SHFT                                            0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_68_6A_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024968)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_68_6A_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024968)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_68_6A_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024968)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_68_6A_RMSK                                                       0xc7ffc7ff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_68_6A_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_68_6A_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_68_6A_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_68_6A_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_68_6A_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_68_6A_SDR50_DRIVER_STRENGTH_SEL_BMSK                             0xc0000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_68_6A_SDR50_DRIVER_STRENGTH_SEL_SHFT                                   0x1e
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_68_6A_SDR50_CLK_GEN_SEL_BMSK                                      0x4000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_68_6A_SDR50_CLK_GEN_SEL_SHFT                                           0x1a
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_68_6A_SDR50_SDCLK_FREQ_SEL_BMSK                                   0x3ff0000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_68_6A_SDR50_SDCLK_FREQ_SEL_SHFT                                        0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_68_6A_SDR25_DRIVER_STRENGTH_SEL_BMSK                                 0xc000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_68_6A_SDR25_DRIVER_STRENGTH_SEL_SHFT                                    0xe
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_68_6A_SDR25_CLK_GEN_SEL_BMSK                                          0x400
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_68_6A_SDR25_CLK_GEN_SEL_SHFT                                            0xa
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_68_6A_SDR25_SDCLK_FREQ_SEL_BMSK                                       0x3ff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_68_6A_SDR25_SDCLK_FREQ_SEL_SHFT                                         0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_6C_6E_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x0002496c)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_6C_6E_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x0002496c)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_6C_6E_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x0002496c)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_6C_6E_RMSK                                                       0xc7ffc7ff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_6C_6E_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_6C_6E_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_6C_6E_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_6C_6E_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_6C_6E_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_6C_6E_DDR50_DRIVER_STRENGTH_SEL_BMSK                             0xc0000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_6C_6E_DDR50_DRIVER_STRENGTH_SEL_SHFT                                   0x1e
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_6C_6E_DDR50_CLK_GEN_SEL_BMSK                                      0x4000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_6C_6E_DDR50_CLK_GEN_SEL_SHFT                                           0x1a
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_6C_6E_DDR50_SDCLK_FREQ_SEL_BMSK                                   0x3ff0000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_6C_6E_DDR50_SDCLK_FREQ_SEL_SHFT                                        0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_6C_6E_SDR104_DRIVER_STRENGTH_SEL_BMSK                                0xc000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_6C_6E_SDR104_DRIVER_STRENGTH_SEL_SHFT                                   0xe
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_6C_6E_SDR104_CLK_GEN_SEL_BMSK                                         0x400
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_6C_6E_SDR104_CLK_GEN_SEL_SHFT                                           0xa
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_6C_6E_SDR104_SDCLK_FREQ_SEL_BMSK                                      0x3ff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_6C_6E_SDR104_SDCLK_FREQ_SEL_SHFT                                        0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_E0_E2_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x000249e0)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_E0_E2_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x000249e0)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_E0_E2_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x000249e0)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_E0_E2_RMSK                                                       0x7f077f37
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_E0_E2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_E0_E2_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_E0_E2_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_E0_E2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_E0_E2_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_E0_E2_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_E0_E2_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_E0_E2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_E0_E2_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_E0_E2_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_BACK_END_PWR_BMSK                           0x7f000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_BACK_END_PWR_SHFT                                 0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_CLK_PIN_SEL_BMSK                               0x70000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_CLK_PIN_SEL_SHFT                                  0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_BUS_WIDTH_PRESET_BMSK                           0x7f00
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_BUS_WIDTH_PRESET_SHFT                              0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_NUM_INT_INPUT_PINS_BMSK                           0x30
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_NUM_INT_INPUT_PINS_SHFT                            0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_NUM_CLK_PINS_BMSK                                  0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_NUM_CLK_PINS_SHFT                                  0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_FC_FE_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x000249fc)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_FC_FE_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x000249fc)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_FC_FE_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x000249fc)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_FC_FE_RMSK                                                       0xffff00ff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_FC_FE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_FC_FE_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_FC_FE_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_FC_FE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_FC_FE_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_FC_FE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_FC_FE_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_FC_FE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_FC_FE_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_FC_FE_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_FC_FE_HC_VENDOR_VERSION_NUM_BMSK                                 0xff000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_FC_FE_HC_VENDOR_VERSION_NUM_SHFT                                       0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_FC_FE_HC_SPEC_VERSION_NUM_BMSK                                     0xff0000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_FC_FE_HC_SPEC_VERSION_NUM_SHFT                                         0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_FC_FE_INT_SIGNAL_FOR_EACH_SLOT_BMSK                                    0xff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_FC_FE_INT_SIGNAL_FOR_EACH_SLOT_SHFT                                     0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_ADDR                                                  (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024a00)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_PHYS                                                  (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024a00)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_OFFS                                                  (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024a00)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_RMSK                                                  0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_SDC4_DIS_DOUT_BMSK                                    0x80000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_SDC4_DIS_DOUT_SHFT                                          0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_DLL_RST_BMSK                                          0x40000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_DLL_RST_SHFT                                                0x1e
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_PDN_BMSK                                              0x20000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_PDN_SHFT                                                    0x1d
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_CK_INTP_SEL_BMSK                                      0x10000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_CK_INTP_SEL_SHFT                                            0x1c
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_CK_INTP_EN_BMSK                                        0x8000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_CK_INTP_EN_SHFT                                             0x1b
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_MCLK_FREQ_BMSK                                         0x7000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_MCLK_FREQ_SHFT                                              0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_CDR_SELEXT_BMSK                                         0xf00000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_CDR_SELEXT_SHFT                                             0x14
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_CDR_EXT_EN_BMSK                                          0x80000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_CDR_EXT_EN_SHFT                                             0x13
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_CK_OUT_EN_BMSK                                           0x40000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_CK_OUT_EN_SHFT                                              0x12
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_CDR_EN_BMSK                                              0x20000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_CDR_EN_SHFT                                                 0x11
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_DLL_EN_BMSK                                              0x10000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_DLL_EN_SHFT                                                 0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_CDR_UPD_RATE_BMSK                                         0xc000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_CDR_UPD_RATE_SHFT                                            0xe
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_DLL_UPD_RATE_BMSK                                         0x3000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_DLL_UPD_RATE_SHFT                                            0xc
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_DLL_PHASE_DET_BMSK                                         0xc00
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_DLL_PHASE_DET_SHFT                                           0xa
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_CDR_ALGORITHM_SEL_BMSK                                     0x300
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_CDR_ALGORITHM_SEL_SHFT                                       0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_CMUX0_SHIFT_PHASE_BMSK                                      0xc0
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_CMUX0_SHIFT_PHASE_SHFT                                       0x6
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_CMUX1_SHIFT_PHASE_BMSK                                      0x30
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_CMUX1_SHIFT_PHASE_SHFT                                       0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_CMUX2_SHIFT_PHASE_BMSK                                       0xc
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_CMUX2_SHIFT_PHASE_SHFT                                       0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_CMUX3_SHIFT_PHASE_BMSK                                       0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_CONFIG_CMUX3_SHIFT_PHASE_SHFT                                       0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_ADDR                                                (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024a04)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_PHYS                                                (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024a04)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_OFFS                                                (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024a04)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_RMSK                                                0xffffffe0
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_VTH_CTRL_BMSK                                       0xfc000000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_VTH_CTRL_SHFT                                             0x1a
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_DELTA_VGS_CTRL_BMSK                                  0x3c00000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_DELTA_VGS_CTRL_SHFT                                       0x16
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_DLL_BIAS_EXT_EN_BMSK                                  0x200000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_DLL_BIAS_EXT_EN_SHFT                                      0x15
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_CDR_TEST_CTRL_BMSK                                    0x180000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_CDR_TEST_CTRL_SHFT                                        0x13
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_EXT_UP_DN_BMSK                                         0x40000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_EXT_UP_DN_SHFT                                            0x12
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_ATEST_CTRL_BMSK                                        0x20000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_ATEST_CTRL_SHFT                                           0x11
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_ATEST_OUT_MUX_CTRL_BMSK                                0x1c000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_ATEST_OUT_MUX_CTRL_SHFT                                    0xe
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_DTEST_CTRL_BMSK                                         0x2000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_DTEST_CTRL_SHFT                                            0xd
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_DTEST_OUT_MUX_CTRL_BMSK                                 0x1c00
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_DTEST_OUT_MUX_CTRL_SHFT                                    0xa
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_DLL_TAP_CTRL_BMSK                                        0x200
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_DLL_TAP_CTRL_SHFT                                          0x9
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_DLL_CUR_CTRL_BMSK                                        0x180
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_DLL_CUR_CTRL_SHFT                                          0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_INT_REF_CLK_BMSK                                          0x40
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_INT_REF_CLK_SHFT                                           0x6
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_FEEDBACK_CLK_EN_BMSK                                      0x20
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_TEST_CTL_FEEDBACK_CLK_EN_SHFT                                       0x5

#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_STATUS_ADDR                                                  (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024a08)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_STATUS_PHYS                                                  (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024a08)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_STATUS_OFFS                                                  (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024a08)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_STATUS_RMSK                                                        0xfc
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_STATUS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_STATUS_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_STATUS_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_STATUS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_STATUS_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_STATUS_DLL_LOCK_BMSK                                               0x80
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_STATUS_DLL_LOCK_SHFT                                                0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_STATUS_CDR_PHASE_BMSK                                              0x78
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_STATUS_CDR_PHASE_SHFT                                               0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_STATUS_DDLL_COARSE_CAL_BMSK                                         0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_REG_DLL_STATUS_DDLL_COARSE_CAL_SHFT                                         0x2

#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_ADDR                                            (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024a0c)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_PHYS                                            (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024a0c)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_OFFS                                            (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024a0c)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_RMSK                                            0xffc1ffff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD_COUNTER_BMSK                        0xffc00000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD_COUNTER_SHFT                              0x16
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_IO_PAD_PWR_SWITCH_BMSK                          0x10000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_IO_PAD_PWR_SWITCH_SHFT                             0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_IO_PAD_PWR_SWITCH_EN_BMSK                        0x8000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_IO_PAD_PWR_SWITCH_EN_SHFT                           0xf
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_IGNORE_CTOUT_BMSK                                0x4000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_IGNORE_CTOUT_SHFT                                   0xe
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_SW_SDC4_CMD19_BMSK                               0x2000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_SW_SDC4_CMD19_SHFT                                  0xd
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_INVERT_OUT_BMSK                                  0x1000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_INVERT_OUT_SHFT                                     0xc
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_INVERT_OUT_EN_BMSK                                0x800
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_INVERT_OUT_EN_SHFT                                  0xb
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_MODE_BMSK                                            0x400
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_MODE_SHFT                                              0xa
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_SDC4_MCLK_SEL_BMSK                                   0x300
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_SDC4_MCLK_SEL_SHFT                                     0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_ADMA_ERR_SIZE_EN_BMSK                                 0x80
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_ADMA_ERR_SIZE_EN_SHFT                                  0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD21_EN_BMSK                                 0x40
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD21_EN_SHFT                                  0x6
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD19_EN_BMSK                                 0x20
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD19_EN_SHFT                                  0x5
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_HCLKON_SW_EN_BMSK                                  0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_HCLKON_SW_EN_SHFT                                   0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_ADMA_BUSREQ_EN_BMSK                                    0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_ADMA_BUSREQ_EN_SHFT                                    0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_FLOW_EN_BMSK                                           0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_FLOW_EN_SHFT                                           0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_PWRSAVE_BMSK                                           0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_PWRSAVE_SHFT                                           0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_CLK_INV_BMSK                                           0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_FUNC_CLK_INV_SHFT                                           0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ADDR                                  (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024a14)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_PHYS                                  (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024a14)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_OFFS                                  (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024a14)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_RMSK                                  0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ADDRESS_BMSK                          0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ADDRESS_SHFT                                 0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_ADDR                                  (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00024a18)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_PHYS                                  (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00024a18)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_OFFS                                  (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00024a18)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_RMSK                                    0x3fffff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HTRANS_BMSK                     0x300000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HTRANS_SHFT                         0x14
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_WO_REQ_BMSK                      0x80000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_WO_REQ_SHFT                         0x13
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HBURST_BMSK                      0x70000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HBURST_SHFT                         0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HWRITE_BMSK                       0x8000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HWRITE_SHFT                          0xf
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HSIZE_BMSK                        0x7000
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HSIZE_SHFT                           0xc
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HPROT_BMSK                         0xf00
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HPROT_SHFT                           0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_CUR_MASTER_BMSK                     0xff
#define HWIO_PERIPH_SS_SDC2_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_CUR_MASTER_SHFT                      0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CTRL_ADDR                                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00004000)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CTRL_PHYS                                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00004000)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CTRL_OFFS                                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00004000)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CTRL_RMSK                                                              0xfeff3
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CTRL_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_CTRL_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_BAM_CTRL_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CTRL_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_CTRL_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CTRL_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_BAM_CTRL_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_BAM_CTRL_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_BAM_CTRL_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CTRL_CACHE_MISS_ERR_RESP_EN_BMSK                                       0x80000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CTRL_CACHE_MISS_ERR_RESP_EN_SHFT                                          0x13
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CTRL_LOCAL_CLK_GATING_BMSK                                             0x60000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CTRL_LOCAL_CLK_GATING_SHFT                                                0x11
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CTRL_IBC_DISABLE_BMSK                                                  0x10000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CTRL_IBC_DISABLE_SHFT                                                     0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CTRL_BAM_CACHED_DESC_STORE_BMSK                                         0x8000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CTRL_BAM_CACHED_DESC_STORE_SHFT                                            0xf
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CTRL_BAM_DESC_CACHE_SEL_BMSK                                            0x6000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CTRL_BAM_DESC_CACHE_SEL_SHFT                                               0xd
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CTRL_BAM_TESTBUS_SEL_BMSK                                                0xfe0
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CTRL_BAM_TESTBUS_SEL_SHFT                                                  0x5
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CTRL_BAM_EN_ACCUM_BMSK                                                    0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CTRL_BAM_EN_ACCUM_SHFT                                                     0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CTRL_BAM_EN_BMSK                                                           0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CTRL_BAM_EN_SHFT                                                           0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CTRL_BAM_SW_RST_BMSK                                                       0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CTRL_BAM_SW_RST_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_REVISION_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00004004)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_REVISION_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00004004)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_REVISION_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00004004)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_REVISION_RMSK                                                       0xffffefff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_REVISION_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_REVISION_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_BAM_REVISION_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_REVISION_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_REVISION_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_REVISION_INACTIV_TMR_BASE_BMSK                                      0xff000000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_REVISION_INACTIV_TMR_BASE_SHFT                                            0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_REVISION_CMD_DESC_EN_BMSK                                             0x800000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_REVISION_CMD_DESC_EN_SHFT                                                 0x17
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_REVISION_DESC_CACHE_DEPTH_BMSK                                        0x600000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_REVISION_DESC_CACHE_DEPTH_SHFT                                            0x15
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_REVISION_NUM_INACTIV_TMRS_BMSK                                        0x100000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_REVISION_NUM_INACTIV_TMRS_SHFT                                            0x14
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_REVISION_INACTIV_TMRS_EXST_BMSK                                        0x80000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_REVISION_INACTIV_TMRS_EXST_SHFT                                           0x13
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_REVISION_HIGH_FREQUENCY_BAM_BMSK                                       0x40000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_REVISION_HIGH_FREQUENCY_BAM_SHFT                                          0x12
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_REVISION_BAM_HAS_NO_BYPASS_BMSK                                        0x20000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_REVISION_BAM_HAS_NO_BYPASS_SHFT                                           0x11
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_REVISION_SECURED_BMSK                                                  0x10000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_REVISION_SECURED_SHFT                                                     0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_REVISION_USE_VMIDMT_BMSK                                                0x8000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_REVISION_USE_VMIDMT_SHFT                                                   0xf
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_REVISION_AXI_ACTIVE_BMSK                                                0x4000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_REVISION_AXI_ACTIVE_SHFT                                                   0xe
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_REVISION_CE_BUFFER_SIZE_BMSK                                            0x2000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_REVISION_CE_BUFFER_SIZE_SHFT                                               0xd
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_REVISION_NUM_EES_BMSK                                                    0xf00
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_REVISION_NUM_EES_SHFT                                                      0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_REVISION_REVISION_BMSK                                                    0xff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_REVISION_REVISION_SHFT                                                     0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_SW_VERSION_ADDR                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00004080)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_SW_VERSION_PHYS                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00004080)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_SW_VERSION_OFFS                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00004080)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_SW_VERSION_RMSK                                                     0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_SW_VERSION_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_SW_VERSION_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_BAM_SW_VERSION_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_SW_VERSION_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_SW_VERSION_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_SW_VERSION_MAJOR_BMSK                                               0xf0000000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_SW_VERSION_MAJOR_SHFT                                                     0x1c
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_SW_VERSION_MINOR_BMSK                                                0xfff0000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_SW_VERSION_MINOR_SHFT                                                     0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_SW_VERSION_STEP_BMSK                                                    0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_SW_VERSION_STEP_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_NUM_PIPES_ADDR                                                      (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x0000403c)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_NUM_PIPES_PHYS                                                      (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x0000403c)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_NUM_PIPES_OFFS                                                      (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x0000403c)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_NUM_PIPES_RMSK                                                      0xffff00ff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_NUM_PIPES_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_NUM_PIPES_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_BAM_NUM_PIPES_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_NUM_PIPES_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_NUM_PIPES_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_NUM_PIPES_BAM_NON_PIPE_GRP_BMSK                                     0xff000000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_NUM_PIPES_BAM_NON_PIPE_GRP_SHFT                                           0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_NUM_PIPES_PERIPH_NON_PIPE_GRP_BMSK                                    0xff0000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_NUM_PIPES_PERIPH_NON_PIPE_GRP_SHFT                                        0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_NUM_PIPES_BAM_NUM_PIPES_BMSK                                              0xff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_NUM_PIPES_BAM_NUM_PIPES_SHFT                                               0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TIMER_ADDR                                                          (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00004040)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TIMER_PHYS                                                          (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00004040)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TIMER_OFFS                                                          (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00004040)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TIMER_RMSK                                                              0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TIMER_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_TIMER_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_BAM_TIMER_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TIMER_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_TIMER_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TIMER_TIMER_BMSK                                                        0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TIMER_TIMER_SHFT                                                           0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TIMER_CTRL_ADDR                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00004044)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TIMER_CTRL_PHYS                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00004044)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TIMER_CTRL_OFFS                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00004044)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TIMER_CTRL_RMSK                                                     0xe000ffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TIMER_CTRL_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_TIMER_CTRL_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_BAM_TIMER_CTRL_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TIMER_CTRL_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_TIMER_CTRL_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TIMER_CTRL_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_BAM_TIMER_CTRL_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TIMER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_BAM_TIMER_CTRL_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_BAM_TIMER_CTRL_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TIMER_CTRL_TIMER_RST_BMSK                                           0x80000000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TIMER_CTRL_TIMER_RST_SHFT                                                 0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TIMER_CTRL_TIMER_RUN_BMSK                                           0x40000000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TIMER_CTRL_TIMER_RUN_SHFT                                                 0x1e
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TIMER_CTRL_TIMER_MODE_BMSK                                          0x20000000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TIMER_CTRL_TIMER_MODE_SHFT                                                0x1d
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TIMER_CTRL_TIMER_TRSHLD_BMSK                                            0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TIMER_CTRL_TIMER_TRSHLD_SHFT                                               0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_DESC_CNT_TRSHLD_ADDR                                                (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00004008)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_DESC_CNT_TRSHLD_PHYS                                                (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00004008)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_DESC_CNT_TRSHLD_OFFS                                                (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00004008)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_DESC_CNT_TRSHLD_RMSK                                                    0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_DESC_CNT_TRSHLD_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_DESC_CNT_TRSHLD_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_BAM_DESC_CNT_TRSHLD_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_DESC_CNT_TRSHLD_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_DESC_CNT_TRSHLD_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_DESC_CNT_TRSHLD_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_BAM_DESC_CNT_TRSHLD_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_DESC_CNT_TRSHLD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_BAM_DESC_CNT_TRSHLD_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_BAM_DESC_CNT_TRSHLD_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_DESC_CNT_TRSHLD_CNT_TRSHLD_BMSK                                         0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_DESC_CNT_TRSHLD_CNT_TRSHLD_SHFT                                            0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x0000400c)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x0000400c)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x0000400c)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_BAM_IRQ_BMSK                                               0x80000000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_BAM_IRQ_SHFT                                                     0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_P_IRQ_BMSK                                                 0x7fffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_P_IRQ_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_ADDR                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00004010)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_PHYS                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00004010)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_OFFS                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00004010)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_RMSK                                                   0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_BAM_IRQ_MSK_BMSK                                       0x80000000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_BAM_IRQ_MSK_SHFT                                             0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_BAM_IRQ_MSK_DISABLE_BAM_INTERRUPT_FVAL                        0x0
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_BAM_IRQ_MSK_ENABLE_BAM_INTERRUPT_FVAL                         0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_P_IRQ_MSK_BMSK                                         0x7fffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_P_IRQ_MSK_SHFT                                                0x0
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_P_IRQ_MSK_DISABLE_PIPE_INTERRUPT_FVAL                         0x0
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_P_IRQ_MSK_ENABLE_PIPE_INTERRUPT_FVAL                          0x1

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_UNMASKED_ADDR                                              (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00004030)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_UNMASKED_PHYS                                              (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00004030)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_UNMASKED_OFFS                                              (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00004030)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_UNMASKED_RMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_UNMASKED_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_UNMASKED_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_UNMASKED_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_UNMASKED_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_UNMASKED_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_UNMASKED_BAM_IRQ_UNMASKED_BMSK                             0x80000000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_UNMASKED_BAM_IRQ_UNMASKED_SHFT                                   0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_UNMASKED_P_IRQ_UNMASKED_BMSK                               0x7fffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_UNMASKED_P_IRQ_UNMASKED_SHFT                                      0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_STTS_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00004014)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_STTS_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00004014)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_STTS_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00004014)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_STTS_RMSK                                                             0x1e
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_STTS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_STTS_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_STTS_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_STTS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_STTS_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_STTS_BAM_TIMER_IRQ_BMSK                                               0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_STTS_BAM_TIMER_IRQ_SHFT                                                0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_STTS_BAM_EMPTY_IRQ_BMSK                                                0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_STTS_BAM_EMPTY_IRQ_SHFT                                                0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_STTS_BAM_ERROR_IRQ_BMSK                                                0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_STTS_BAM_ERROR_IRQ_SHFT                                                0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_STTS_BAM_HRESP_ERR_IRQ_BMSK                                            0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_STTS_BAM_HRESP_ERR_IRQ_SHFT                                            0x1

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_CLR_ADDR                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00004018)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_CLR_PHYS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00004018)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_CLR_OFFS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00004018)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_CLR_RMSK                                                              0x1e
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_CLR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_CLR_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_CLR_BAM_TIMER_CLR_BMSK                                                0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_CLR_BAM_TIMER_CLR_SHFT                                                 0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_CLR_BAM_EMPTY_CLR_BMSK                                                 0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_CLR_BAM_EMPTY_CLR_SHFT                                                 0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_CLR_BAM_ERROR_CLR_BMSK                                                 0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_CLR_BAM_ERROR_CLR_SHFT                                                 0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_CLR_BAM_HRESP_ERR_CLR_BMSK                                             0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_CLR_BAM_HRESP_ERR_CLR_SHFT                                             0x1

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_EN_ADDR                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x0000401c)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_EN_PHYS                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x0000401c)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_EN_OFFS                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x0000401c)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_EN_RMSK                                                               0x1e
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_EN_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_EN_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_EN_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_EN_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_EN_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_EN_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_EN_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_EN_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_EN_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_EN_BAM_TIMER_EN_BMSK                                                  0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_EN_BAM_TIMER_EN_SHFT                                                   0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_EN_BAM_EMPTY_EN_BMSK                                                   0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_EN_BAM_EMPTY_EN_SHFT                                                   0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_EN_BAM_ERROR_EN_BMSK                                                   0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_EN_BAM_ERROR_EN_SHFT                                                   0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_EN_BAM_HRESP_ERR_EN_BMSK                                               0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_EN_BAM_HRESP_ERR_EN_SHFT                                               0x1

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_CTRLS_ADDR                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00004024)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_CTRLS_PHYS                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00004024)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_CTRLS_OFFS                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00004024)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_CTRLS_RMSK                                             0x7fffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_CTRLS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_CTRLS_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_CTRLS_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_CTRLS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_CTRLS_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HVMID_BMSK                               0x7c0000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HVMID_SHFT                                   0x12
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_DIRECT_MODE_BMSK                          0x20000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_DIRECT_MODE_SHFT                             0x11
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HCID_BMSK                                 0x1f000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HCID_SHFT                                     0xc
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HPROT_BMSK                                  0xf00
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HPROT_SHFT                                    0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HBURST_BMSK                                  0xe0
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HBURST_SHFT                                   0x5
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HSIZE_BMSK                                   0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HSIZE_SHFT                                    0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HWRITE_BMSK                                   0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HWRITE_SHFT                                   0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HTRANS_BMSK                                   0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HTRANS_SHFT                                   0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_ADDR_ADDR                                            (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00004028)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_ADDR_PHYS                                            (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00004028)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_ADDR_OFFS                                            (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00004028)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_ADDR_RMSK                                            0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_ADDR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_ADDR_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_ADDR_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_ADDR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_ADDR_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_ADDR_BAM_ERR_ADDR_BMSK                               0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_ADDR_BAM_ERR_ADDR_SHFT                                      0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_DATA_ADDR                                            (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x0000402c)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_DATA_PHYS                                            (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x0000402c)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_DATA_OFFS                                            (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x0000402c)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_DATA_RMSK                                            0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_DATA_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_DATA_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_DATA_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_DATA_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_DATA_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_DATA_BAM_ERR_DATA_BMSK                               0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_AHB_MASTER_ERR_DATA_BAM_ERR_DATA_SHFT                                      0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TRUST_REG_ADDR                                                      (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00004070)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TRUST_REG_PHYS                                                      (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00004070)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TRUST_REG_OFFS                                                      (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00004070)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TRUST_REG_RMSK                                                          0x3f87
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TRUST_REG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_TRUST_REG_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_BAM_TRUST_REG_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TRUST_REG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_TRUST_REG_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TRUST_REG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_BAM_TRUST_REG_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TRUST_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_BAM_TRUST_REG_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_BAM_TRUST_REG_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TRUST_REG_LOCK_EE_CTRL_BMSK                                             0x2000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TRUST_REG_LOCK_EE_CTRL_SHFT                                                0xd
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TRUST_REG_BAM_VMID_BMSK                                                 0x1f00
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TRUST_REG_BAM_VMID_SHFT                                                    0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TRUST_REG_BAM_RST_BLOCK_BMSK                                              0x80
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TRUST_REG_BAM_RST_BLOCK_SHFT                                               0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TRUST_REG_BAM_EE_BMSK                                                      0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TRUST_REG_BAM_EE_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TEST_BUS_SEL_ADDR                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00004074)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TEST_BUS_SEL_PHYS                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00004074)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TEST_BUS_SEL_OFFS                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00004074)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TEST_BUS_SEL_RMSK                                                     0x3f007f
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TEST_BUS_SEL_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_TEST_BUS_SEL_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_BAM_TEST_BUS_SEL_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TEST_BUS_SEL_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_TEST_BUS_SEL_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TEST_BUS_SEL_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_BAM_TEST_BUS_SEL_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TEST_BUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_BAM_TEST_BUS_SEL_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_BAM_TEST_BUS_SEL_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TEST_BUS_SEL_SW_EVENTS_ZERO_BMSK                                      0x200000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TEST_BUS_SEL_SW_EVENTS_ZERO_SHFT                                          0x15
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TEST_BUS_SEL_SW_EVENTS_SEL_BMSK                                       0x180000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TEST_BUS_SEL_SW_EVENTS_SEL_SHFT                                           0x13
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TEST_BUS_SEL_BAM_DATA_ERASE_BMSK                                       0x40000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TEST_BUS_SEL_BAM_DATA_ERASE_SHFT                                          0x12
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TEST_BUS_SEL_BAM_DATA_FLUSH_BMSK                                       0x20000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TEST_BUS_SEL_BAM_DATA_FLUSH_SHFT                                          0x11
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TEST_BUS_SEL_BAM_CLK_ALWAYS_ON_BMSK                                    0x10000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TEST_BUS_SEL_BAM_CLK_ALWAYS_ON_SHFT                                       0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TEST_BUS_SEL_BAM_TESTBUS_SEL_BMSK                                         0x7f
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TEST_BUS_SEL_BAM_TESTBUS_SEL_SHFT                                          0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TEST_BUS_REG_ADDR                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00004078)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TEST_BUS_REG_PHYS                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00004078)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TEST_BUS_REG_OFFS                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00004078)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TEST_BUS_REG_RMSK                                                   0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TEST_BUS_REG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_TEST_BUS_REG_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_BAM_TEST_BUS_REG_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TEST_BUS_REG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_TEST_BUS_REG_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TEST_BUS_REG_BAM_TESTBUS_REG_BMSK                                   0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_TEST_BUS_REG_BAM_TESTBUS_REG_SHFT                                          0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_ADDR                                                      (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x0000407c)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_PHYS                                                      (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x0000407c)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_OFFS                                                      (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x0000407c)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_RMSK                                                      0x1ffff80f
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_ZLT_W_CD_SUPPORT_BMSK                                 0x10000000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_ZLT_W_CD_SUPPORT_SHFT                                       0x1c
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_CD_ENABLE_BMSK                                         0x8000000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_CD_ENABLE_SHFT                                              0x1b
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_AU_ACCUMED_BMSK                                        0x4000000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_AU_ACCUMED_SHFT                                             0x1a
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_PSM_P_HD_DATA_BMSK                                     0x2000000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_PSM_P_HD_DATA_SHFT                                          0x19
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_REG_P_EN_BMSK                                          0x1000000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_REG_P_EN_SHFT                                               0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_WB_DSC_AVL_P_RST_BMSK                                   0x800000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_WB_DSC_AVL_P_RST_SHFT                                       0x17
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_WB_RETR_SVPNT_BMSK                                      0x400000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_WB_RETR_SVPNT_SHFT                                          0x16
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_WB_CSW_ACK_IDL_BMSK                                     0x200000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_WB_CSW_ACK_IDL_SHFT                                         0x15
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_WB_BLK_CSW_BMSK                                         0x100000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_WB_BLK_CSW_SHFT                                             0x14
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_WB_P_RES_BMSK                                            0x80000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_WB_P_RES_SHFT                                               0x13
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_SI_P_RES_BMSK                                            0x40000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_SI_P_RES_SHFT                                               0x12
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_AU_P_RES_BMSK                                            0x20000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_AU_P_RES_SHFT                                               0x11
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_PSM_P_RES_BMSK                                           0x10000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_PSM_P_RES_SHFT                                              0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_PSM_CSW_REQ_BMSK                                          0x8000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_PSM_CSW_REQ_SHFT                                             0xf
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_SB_CLK_REQ_BMSK                                           0x4000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_SB_CLK_REQ_SHFT                                              0xe
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_IBC_DISABLE_BMSK                                          0x2000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_IBC_DISABLE_SHFT                                             0xd
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_NO_EXT_P_RST_BMSK                                         0x1000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_NO_EXT_P_RST_SHFT                                            0xc
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_FULL_PIPE_BMSK                                             0x800
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_FULL_PIPE_SHFT                                               0xb
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_ADML_SYNC_BRIDGE_BMSK                                        0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_ADML_SYNC_BRIDGE_SHFT                                        0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_PIPE_CNFG_BMSK                                               0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_PIPE_CNFG_SHFT                                               0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_ADML_DEEP_CONS_FIFO_BMSK                                     0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_ADML_DEEP_CONS_FIFO_SHFT                                     0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_ADML_INCR4_EN_N_BMSK                                         0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_CNFG_BITS_BAM_ADML_INCR4_EN_N_SHFT                                         0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_EEn_ADDR(n)                                                (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00004800 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_EEn_PHYS(n)                                                (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00004800 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_EEn_OFFS(n)                                                (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00004800 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_EEn_RMSK                                                   0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_EEn_MAXn                                                            7
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_EEn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_EEn_ADDR(n), HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_EEn_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_EEn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_EEn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_EEn_BAM_IRQ_BMSK                                           0x80000000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_EEn_BAM_IRQ_SHFT                                                 0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_EEn_P_IRQ_BMSK                                             0x7fffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_EEn_P_IRQ_SHFT                                                    0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_EEn_ADDR(n)                                            (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00004804 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_EEn_PHYS(n)                                            (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00004804 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_EEn_OFFS(n)                                            (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00004804 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_EEn_RMSK                                               0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_EEn_MAXn                                                        7
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_EEn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_EEn_ADDR(n), HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_EEn_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_EEn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_EEn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_EEn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_EEn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_EEn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_EEn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_EEn_INI(n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_EEn_BAM_IRQ_MSK_BMSK                                   0x80000000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_EEn_BAM_IRQ_MSK_SHFT                                         0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_EEn_BAM_IRQ_MSK_DISABLE_BAM_INTERRUPT_FVAL                    0x0
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_EEn_BAM_IRQ_MSK_ENABLE_BAM_INTERRUPT_FVAL                     0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_EEn_P_IRQ_MSK_BMSK                                     0x7fffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_EEn_P_IRQ_MSK_SHFT                                            0x0
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_EEn_P_IRQ_MSK_DISABLE_PIPE_INTERRUPT_FVAL                     0x0
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_MSK_EEn_P_IRQ_MSK_ENABLE_PIPE_INTERRUPT_FVAL                      0x1

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_ADDR(n)                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00004808 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_PHYS(n)                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00004808 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_OFFS(n)                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00004808 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_RMSK                                          0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_MAXn                                                   7
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_ADDR(n), HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_BAM_IRQ_UNMASKED_BMSK                         0x80000000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_BAM_IRQ_UNMASKED_SHFT                               0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_P_IRQ_UNMASKED_BMSK                           0x7fffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_P_IRQ_UNMASKED_SHFT                                  0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CTRLn_ADDR(n)                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00005000 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CTRLn_PHYS(n)                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00005000 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CTRLn_OFFS(n)                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00005000 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CTRLn_RMSK                                                          0x1f0ffa
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CTRLn_MAXn                                                                 5
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CTRLn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CTRLn_ADDR(n), HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CTRLn_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CTRLn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CTRLn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CTRLn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CTRLn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CTRLn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CTRLn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CTRLn_INI(n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CTRLn_P_LOCK_GROUP_BMSK                                             0x1f0000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CTRLn_P_LOCK_GROUP_SHFT                                                 0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CTRLn_P_WRITE_NWD_BMSK                                                 0x800
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CTRLn_P_WRITE_NWD_SHFT                                                   0xb
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CTRLn_P_PREFETCH_LIMIT_BMSK                                            0x600
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CTRLn_P_PREFETCH_LIMIT_SHFT                                              0x9
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CTRLn_P_AUTO_EOB_SEL_BMSK                                              0x180
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CTRLn_P_AUTO_EOB_SEL_SHFT                                                0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CTRLn_P_AUTO_EOB_BMSK                                                   0x40
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CTRLn_P_AUTO_EOB_SHFT                                                    0x6
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CTRLn_P_SYS_MODE_BMSK                                                   0x20
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CTRLn_P_SYS_MODE_SHFT                                                    0x5
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CTRLn_P_SYS_STRM_BMSK                                                   0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CTRLn_P_SYS_STRM_SHFT                                                    0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CTRLn_P_DIRECTION_BMSK                                                   0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CTRLn_P_DIRECTION_SHFT                                                   0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CTRLn_P_EN_BMSK                                                          0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CTRLn_P_EN_SHFT                                                          0x1

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_RSTn_ADDR(n)                                                      (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00005004 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_RSTn_PHYS(n)                                                      (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00005004 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_RSTn_OFFS(n)                                                      (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00005004 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_RSTn_RMSK                                                                0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_RSTn_MAXn                                                                  5
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_RSTn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_RSTn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_RSTn_P_SW_RST_BMSK                                                       0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_RSTn_P_SW_RST_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_HALTn_ADDR(n)                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00005008 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_HALTn_PHYS(n)                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00005008 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_HALTn_OFFS(n)                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00005008 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_HALTn_RMSK                                                               0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_HALTn_MAXn                                                                 5
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_HALTn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_HALTn_ADDR(n), HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_HALTn_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_HALTn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_HALTn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_HALTn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_HALTn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_HALTn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_HALTn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_HALTn_INI(n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_HALTn_P_PROD_HALTED_BMSK                                                 0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_HALTn_P_PROD_HALTED_SHFT                                                 0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_HALTn_P_HALT_BMSK                                                        0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_HALTn_P_HALT_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TRUST_REGn_ADDR(n)                                                (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00005030 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TRUST_REGn_PHYS(n)                                                (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00005030 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TRUST_REGn_OFFS(n)                                                (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00005030 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TRUST_REGn_RMSK                                                       0x1f07
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TRUST_REGn_MAXn                                                            5
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TRUST_REGn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TRUST_REGn_ADDR(n), HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TRUST_REGn_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TRUST_REGn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TRUST_REGn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TRUST_REGn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TRUST_REGn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TRUST_REGn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TRUST_REGn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TRUST_REGn_INI(n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TRUST_REGn_BAM_P_VMID_BMSK                                            0x1f00
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TRUST_REGn_BAM_P_VMID_SHFT                                               0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TRUST_REGn_BAM_P_EE_BMSK                                                 0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TRUST_REGn_BAM_P_EE_SHFT                                                 0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_STTSn_ADDR(n)                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00005010 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_STTSn_PHYS(n)                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00005010 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_STTSn_OFFS(n)                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00005010 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_STTSn_RMSK                                                          0x3f
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_STTSn_MAXn                                                             5
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_STTSn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_STTSn_ADDR(n), HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_STTSn_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_STTSn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_STTSn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_STTSn_P_TRNSFR_END_IRQ_BMSK                                         0x20
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_STTSn_P_TRNSFR_END_IRQ_SHFT                                          0x5
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_STTSn_P_ERR_IRQ_BMSK                                                0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_STTSn_P_ERR_IRQ_SHFT                                                 0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_STTSn_P_OUT_OF_DESC_IRQ_BMSK                                         0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_STTSn_P_OUT_OF_DESC_IRQ_SHFT                                         0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_STTSn_P_WAKE_IRQ_BMSK                                                0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_STTSn_P_WAKE_IRQ_SHFT                                                0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_STTSn_P_TIMER_IRQ_BMSK                                               0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_STTSn_P_TIMER_IRQ_SHFT                                               0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_STTSn_P_PRCSD_DESC_IRQ_BMSK                                          0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_STTSn_P_PRCSD_DESC_IRQ_SHFT                                          0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_CLRn_ADDR(n)                                                  (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00005014 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_CLRn_PHYS(n)                                                  (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00005014 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_CLRn_OFFS(n)                                                  (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00005014 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_CLRn_RMSK                                                           0x3f
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_CLRn_MAXn                                                              5
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_CLRn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_CLRn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_CLRn_P_TRNSFR_END_CLR_BMSK                                          0x20
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_CLRn_P_TRNSFR_END_CLR_SHFT                                           0x5
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_CLRn_P_ERR_CLR_BMSK                                                 0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_CLRn_P_ERR_CLR_SHFT                                                  0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_CLRn_P_OUT_OF_DESC_CLR_BMSK                                          0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_CLRn_P_OUT_OF_DESC_CLR_SHFT                                          0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_CLRn_P_WAKE_CLR_BMSK                                                 0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_CLRn_P_WAKE_CLR_SHFT                                                 0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_CLRn_P_TIMER_CLR_BMSK                                                0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_CLRn_P_TIMER_CLR_SHFT                                                0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_CLRn_P_PRCSD_DESC_CLR_BMSK                                           0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_CLRn_P_PRCSD_DESC_CLR_SHFT                                           0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_ENn_ADDR(n)                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00005018 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_ENn_PHYS(n)                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00005018 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_ENn_OFFS(n)                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00005018 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_ENn_RMSK                                                            0x3f
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_ENn_MAXn                                                               5
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_ENn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_ENn_ADDR(n), HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_ENn_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_ENn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_ENn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_ENn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_ENn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_ENn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_ENn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_ENn_INI(n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_ENn_P_TRNSFR_END_EN_BMSK                                            0x20
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_ENn_P_TRNSFR_END_EN_SHFT                                             0x5
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_ENn_P_ERR_EN_BMSK                                                   0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_ENn_P_ERR_EN_SHFT                                                    0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_ENn_P_OUT_OF_DESC_EN_BMSK                                            0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_ENn_P_OUT_OF_DESC_EN_SHFT                                            0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_ENn_P_WAKE_EN_BMSK                                                   0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_ENn_P_WAKE_EN_SHFT                                                   0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_ENn_P_TIMER_EN_BMSK                                                  0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_ENn_P_TIMER_EN_SHFT                                                  0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_ENn_P_PRCSD_DESC_EN_BMSK                                             0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_IRQ_ENn_P_PRCSD_DESC_EN_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TIMERn_ADDR(n)                                                    (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x0000501c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TIMERn_PHYS(n)                                                    (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x0000501c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TIMERn_OFFS(n)                                                    (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x0000501c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TIMERn_RMSK                                                           0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TIMERn_MAXn                                                                5
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TIMERn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TIMERn_ADDR(n), HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TIMERn_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TIMERn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TIMERn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TIMERn_P_TIMER_BMSK                                                   0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TIMERn_P_TIMER_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TIMER_CTRLn_ADDR(n)                                               (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00005020 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TIMER_CTRLn_PHYS(n)                                               (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00005020 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TIMER_CTRLn_OFFS(n)                                               (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00005020 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TIMER_CTRLn_RMSK                                                  0xe000ffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TIMER_CTRLn_MAXn                                                           5
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TIMER_CTRLn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TIMER_CTRLn_ADDR(n), HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TIMER_CTRLn_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TIMER_CTRLn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TIMER_CTRLn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TIMER_CTRLn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TIMER_CTRLn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TIMER_CTRLn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TIMER_CTRLn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TIMER_CTRLn_INI(n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TIMER_CTRLn_P_TIMER_RST_BMSK                                      0x80000000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TIMER_CTRLn_P_TIMER_RST_SHFT                                            0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TIMER_CTRLn_P_TIMER_RUN_BMSK                                      0x40000000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TIMER_CTRLn_P_TIMER_RUN_SHFT                                            0x1e
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TIMER_CTRLn_P_TIMER_MODE_BMSK                                     0x20000000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TIMER_CTRLn_P_TIMER_MODE_SHFT                                           0x1d
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TIMER_CTRLn_P_TIMER_TRSHLD_BMSK                                       0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_TIMER_CTRLn_P_TIMER_TRSHLD_SHFT                                          0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PRDCR_SDBNDn_ADDR(n)                                              (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00005024 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PRDCR_SDBNDn_PHYS(n)                                              (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00005024 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PRDCR_SDBNDn_OFFS(n)                                              (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00005024 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PRDCR_SDBNDn_RMSK                                                  0x11fffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PRDCR_SDBNDn_MAXn                                                          5
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PRDCR_SDBNDn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PRDCR_SDBNDn_ADDR(n), HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PRDCR_SDBNDn_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PRDCR_SDBNDn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PRDCR_SDBNDn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PRDCR_SDBNDn_BAM_P_SB_UPDATED_BMSK                                 0x1000000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PRDCR_SDBNDn_BAM_P_SB_UPDATED_SHFT                                      0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PRDCR_SDBNDn_BAM_P_TOGGLE_BMSK                                      0x100000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PRDCR_SDBNDn_BAM_P_TOGGLE_SHFT                                          0x14
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PRDCR_SDBNDn_BAM_P_CTRL_BMSK                                         0xf0000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PRDCR_SDBNDn_BAM_P_CTRL_SHFT                                            0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PRDCR_SDBNDn_BAM_P_BYTES_FREE_BMSK                                    0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PRDCR_SDBNDn_BAM_P_BYTES_FREE_SHFT                                       0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CNSMR_SDBNDn_ADDR(n)                                              (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00005028 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CNSMR_SDBNDn_PHYS(n)                                              (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00005028 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CNSMR_SDBNDn_OFFS(n)                                              (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00005028 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CNSMR_SDBNDn_RMSK                                                  0x1ffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CNSMR_SDBNDn_MAXn                                                          5
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CNSMR_SDBNDn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CNSMR_SDBNDn_ADDR(n), HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CNSMR_SDBNDn_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CNSMR_SDBNDn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CNSMR_SDBNDn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_SB_UPDATED_BMSK                                 0x1000000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_SB_UPDATED_SHFT                                      0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_WAIT_4_ACK_BMSK                                  0x800000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_WAIT_4_ACK_SHFT                                      0x17
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_ACK_TOGGLE_BMSK                                  0x400000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_ACK_TOGGLE_SHFT                                      0x16
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_ACK_TOGGLE_R_BMSK                                0x200000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_ACK_TOGGLE_R_SHFT                                    0x15
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_TOGGLE_BMSK                                      0x100000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_TOGGLE_SHFT                                          0x14
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_CTRL_BMSK                                         0xf0000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_CTRL_SHFT                                            0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_BYTES_AVAIL_BMSK                                   0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_BYTES_AVAIL_SHFT                                      0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_DEST_ADDRn_ADDR(n)                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x0000582c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_DEST_ADDRn_PHYS(n)                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x0000582c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_DEST_ADDRn_OFFS(n)                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x0000582c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_DEST_ADDRn_RMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_DEST_ADDRn_MAXn                                                       5
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_DEST_ADDRn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_DEST_ADDRn_ADDR(n), HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_DEST_ADDRn_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_DEST_ADDRn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_DEST_ADDRn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_DEST_ADDRn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_DEST_ADDRn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_DEST_ADDRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_DEST_ADDRn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_DEST_ADDRn_INI(n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_DEST_ADDRn_P_EVNT_DEST_ADDR_BMSK                             0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_DEST_ADDRn_P_EVNT_DEST_ADDR_SHFT                                    0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_REGn_ADDR(n)                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00005818 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_REGn_PHYS(n)                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00005818 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_REGn_OFFS(n)                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00005818 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_REGn_RMSK                                                    0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_REGn_MAXn                                                             5
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_REGn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_REGn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_REGn_P_BYTES_CONSUMED_BMSK                                   0xffff0000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_REGn_P_BYTES_CONSUMED_SHFT                                         0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_REGn_P_DESC_FIFO_PEER_OFST_BMSK                                  0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_REGn_P_DESC_FIFO_PEER_OFST_SHFT                                     0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_SW_OFSTSn_ADDR(n)                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00005800 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_SW_OFSTSn_PHYS(n)                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00005800 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_SW_OFSTSn_OFFS(n)                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00005800 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_SW_OFSTSn_RMSK                                                    0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_SW_OFSTSn_MAXn                                                             5
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_SW_OFSTSn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_SW_OFSTSn_ADDR(n), HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_SW_OFSTSn_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_SW_OFSTSn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_SW_OFSTSn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_SW_OFSTSn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_SW_OFSTSn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_SW_OFSTSn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_SW_OFSTSn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_SW_OFSTSn_INI(n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_SW_OFSTSn_SW_OFST_IN_DESC_BMSK                                    0xffff0000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_SW_OFSTSn_SW_OFST_IN_DESC_SHFT                                          0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_SW_OFSTSn_SW_DESC_OFST_BMSK                                           0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_SW_OFSTSn_SW_DESC_OFST_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DATA_FIFO_ADDRn_ADDR(n)                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00005824 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DATA_FIFO_ADDRn_PHYS(n)                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00005824 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DATA_FIFO_ADDRn_OFFS(n)                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00005824 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DATA_FIFO_ADDRn_RMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DATA_FIFO_ADDRn_MAXn                                                       5
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DATA_FIFO_ADDRn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DATA_FIFO_ADDRn_ADDR(n), HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DATA_FIFO_ADDRn_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DATA_FIFO_ADDRn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DATA_FIFO_ADDRn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DATA_FIFO_ADDRn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DATA_FIFO_ADDRn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DATA_FIFO_ADDRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DATA_FIFO_ADDRn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DATA_FIFO_ADDRn_INI(n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DATA_FIFO_ADDRn_P_DATA_FIFO_ADDR_BMSK                             0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DATA_FIFO_ADDRn_P_DATA_FIFO_ADDR_SHFT                                    0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DESC_FIFO_ADDRn_ADDR(n)                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x0000581c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DESC_FIFO_ADDRn_PHYS(n)                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x0000581c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DESC_FIFO_ADDRn_OFFS(n)                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x0000581c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DESC_FIFO_ADDRn_RMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DESC_FIFO_ADDRn_MAXn                                                       5
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DESC_FIFO_ADDRn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DESC_FIFO_ADDRn_ADDR(n), HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DESC_FIFO_ADDRn_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DESC_FIFO_ADDRn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DESC_FIFO_ADDRn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DESC_FIFO_ADDRn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DESC_FIFO_ADDRn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DESC_FIFO_ADDRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DESC_FIFO_ADDRn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DESC_FIFO_ADDRn_INI(n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DESC_FIFO_ADDRn_P_DESC_FIFO_ADDR_BMSK                             0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DESC_FIFO_ADDRn_P_DESC_FIFO_ADDR_SHFT                                    0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_GEN_TRSHLDn_ADDR(n)                                          (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00005828 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_GEN_TRSHLDn_PHYS(n)                                          (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00005828 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_GEN_TRSHLDn_OFFS(n)                                          (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00005828 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_GEN_TRSHLDn_RMSK                                                 0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_GEN_TRSHLDn_MAXn                                                      5
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_GEN_TRSHLDn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_GEN_TRSHLDn_ADDR(n), HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_GEN_TRSHLDn_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_GEN_TRSHLDn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_GEN_TRSHLDn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_GEN_TRSHLDn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_GEN_TRSHLDn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_GEN_TRSHLDn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_GEN_TRSHLDn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_GEN_TRSHLDn_INI(n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_GEN_TRSHLDn_P_TRSHLD_BMSK                                        0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_EVNT_GEN_TRSHLDn_P_TRSHLD_SHFT                                           0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_FIFO_SIZESn_ADDR(n)                                               (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00005820 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_FIFO_SIZESn_PHYS(n)                                               (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00005820 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_FIFO_SIZESn_OFFS(n)                                               (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00005820 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_FIFO_SIZESn_RMSK                                                  0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_FIFO_SIZESn_MAXn                                                           5
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_FIFO_SIZESn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_FIFO_SIZESn_ADDR(n), HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_FIFO_SIZESn_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_FIFO_SIZESn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_FIFO_SIZESn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_FIFO_SIZESn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_FIFO_SIZESn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_FIFO_SIZESn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_FIFO_SIZESn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_FIFO_SIZESn_INI(n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_FIFO_SIZESn_P_DATA_FIFO_SIZE_BMSK                                 0xffff0000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_FIFO_SIZESn_P_DATA_FIFO_SIZE_SHFT                                       0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_FIFO_SIZESn_P_DESC_FIFO_SIZE_BMSK                                     0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_FIFO_SIZESn_P_DESC_FIFO_SIZE_SHFT                                        0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_RETR_CNTXT_n_ADDR(n)                                              (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00005834 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_RETR_CNTXT_n_PHYS(n)                                              (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00005834 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_RETR_CNTXT_n_OFFS(n)                                              (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00005834 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_RETR_CNTXT_n_RMSK                                                 0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_RETR_CNTXT_n_MAXn                                                          5
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_RETR_CNTXT_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_RETR_CNTXT_n_ADDR(n), HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_RETR_CNTXT_n_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_RETR_CNTXT_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_RETR_CNTXT_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_RETR_CNTXT_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_RETR_CNTXT_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_RETR_CNTXT_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_RETR_CNTXT_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_RETR_CNTXT_n_INI(n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_RETR_CNTXT_n_RETR_DESC_OFST_BMSK                                  0xffff0000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_RETR_CNTXT_n_RETR_DESC_OFST_SHFT                                        0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_RETR_CNTXT_n_RETR_OFST_IN_DESC_BMSK                                   0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_RETR_CNTXT_n_RETR_OFST_IN_DESC_SHFT                                      0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_SI_CNTXT_n_ADDR(n)                                                (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00005838 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_SI_CNTXT_n_PHYS(n)                                                (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00005838 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_SI_CNTXT_n_OFFS(n)                                                (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00005838 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_SI_CNTXT_n_RMSK                                                       0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_SI_CNTXT_n_MAXn                                                            5
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_SI_CNTXT_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_SI_CNTXT_n_ADDR(n), HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_SI_CNTXT_n_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_SI_CNTXT_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_SI_CNTXT_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_SI_CNTXT_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_SI_CNTXT_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_SI_CNTXT_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_SI_CNTXT_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_SI_CNTXT_n_INI(n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_SI_CNTXT_n_SI_DESC_OFST_BMSK                                          0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_SI_CNTXT_n_SI_DESC_OFST_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DF_CNTXT_n_ADDR(n)                                                (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00005830 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DF_CNTXT_n_PHYS(n)                                                (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00005830 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DF_CNTXT_n_OFFS(n)                                                (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00005830 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DF_CNTXT_n_RMSK                                                   0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DF_CNTXT_n_MAXn                                                            5
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DF_CNTXT_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DF_CNTXT_n_ADDR(n), HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DF_CNTXT_n_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DF_CNTXT_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DF_CNTXT_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DF_CNTXT_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DF_CNTXT_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DF_CNTXT_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DF_CNTXT_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DF_CNTXT_n_INI(n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DF_CNTXT_n_WB_ACCUMULATED_BMSK                                    0xffff0000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DF_CNTXT_n_WB_ACCUMULATED_SHFT                                          0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DF_CNTXT_n_DF_DESC_OFST_BMSK                                          0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_DF_CNTXT_n_DF_DESC_OFST_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_AU_PSM_CNTXT_1_n_ADDR(n)                                          (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00005804 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_AU_PSM_CNTXT_1_n_PHYS(n)                                          (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00005804 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_AU_PSM_CNTXT_1_n_OFFS(n)                                          (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00005804 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_AU_PSM_CNTXT_1_n_RMSK                                             0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_AU_PSM_CNTXT_1_n_MAXn                                                      5
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_AU_PSM_CNTXT_1_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_AU_PSM_CNTXT_1_n_ADDR(n), HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_AU_PSM_CNTXT_1_n_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_AU_PSM_CNTXT_1_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_AU_PSM_CNTXT_1_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_AU_PSM_CNTXT_1_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_AU_PSM_CNTXT_1_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_AU_PSM_CNTXT_1_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_AU_PSM_CNTXT_1_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_AU_PSM_CNTXT_1_n_INI(n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_AU_PSM_CNTXT_1_n_AU_PSM_ACCUMED_BMSK                              0xffff0000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_AU_PSM_CNTXT_1_n_AU_PSM_ACCUMED_SHFT                                    0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_AU_PSM_CNTXT_1_n_AU_ACKED_BMSK                                        0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_AU_PSM_CNTXT_1_n_AU_ACKED_SHFT                                           0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_2_n_ADDR(n)                                             (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00005808 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_2_n_PHYS(n)                                             (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00005808 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_2_n_OFFS(n)                                             (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00005808 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_2_n_RMSK                                                0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_2_n_MAXn                                                         5
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_2_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_2_n_ADDR(n), HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_2_n_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_2_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_2_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_2_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_2_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_2_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_2_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_2_n_INI(n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_DESC_VALID_BMSK                                 0x80000000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_DESC_VALID_SHFT                                       0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_DESC_IRQ_BMSK                                   0x40000000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_DESC_IRQ_SHFT                                         0x1e
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_DESC_IRQ_DONE_BMSK                              0x20000000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_DESC_IRQ_DONE_SHFT                                    0x1d
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_GENERAL_BITS_BMSK                               0x1e000000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_GENERAL_BITS_SHFT                                     0x19
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_CONS_STATE_BMSK                                  0x1c00000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_CONS_STATE_SHFT                                       0x16
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_PROD_SYS_STATE_BMSK                               0x380000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_PROD_SYS_STATE_SHFT                                   0x13
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_PROD_B2B_STATE_BMSK                                0x70000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_PROD_B2B_STATE_SHFT                                   0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_DESC_SIZE_BMSK                                      0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_DESC_SIZE_SHFT                                         0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_3_n_ADDR(n)                                             (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x0000580c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_3_n_PHYS(n)                                             (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x0000580c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_3_n_OFFS(n)                                             (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x0000580c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_3_n_RMSK                                                0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_3_n_MAXn                                                         5
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_3_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_3_n_ADDR(n), HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_3_n_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_3_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_3_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_3_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_3_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_3_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_3_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_3_n_INI(n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_3_n_PSM_DESC_ADDR_BMSK                                  0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_3_n_PSM_DESC_ADDR_SHFT                                         0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_4_n_ADDR(n)                                             (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00005810 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_4_n_PHYS(n)                                             (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00005810 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_4_n_OFFS(n)                                             (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00005810 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_4_n_RMSK                                                0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_4_n_MAXn                                                         5
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_4_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_4_n_ADDR(n), HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_4_n_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_4_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_4_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_4_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_4_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_4_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_4_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_4_n_INI(n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_4_n_PSM_DESC_OFST_BMSK                                  0xffff0000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_4_n_PSM_DESC_OFST_SHFT                                        0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_4_n_PSM_SAVED_ACCUMED_SIZE_BMSK                             0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_4_n_PSM_SAVED_ACCUMED_SIZE_SHFT                                0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_5_n_ADDR(n)                                             (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00005814 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_5_n_PHYS(n)                                             (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00005814 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_5_n_OFFS(n)                                             (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00005814 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_5_n_RMSK                                                0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_5_n_MAXn                                                         5
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_5_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_5_n_ADDR(n), HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_5_n_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_5_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_5_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_5_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_5_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_5_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_5_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_5_n_INI(n))
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_5_n_PSM_BLOCK_BYTE_CNT_BMSK                             0xffff0000
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_5_n_PSM_BLOCK_BYTE_CNT_SHFT                                   0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_5_n_PSM_OFST_IN_DESC_BMSK                                   0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_BAM_P_PSM_CNTXT_5_n_PSM_OFST_IN_DESC_SHFT                                      0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SCR_ADDR                                                            (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00002000)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SCR_PHYS                                                            (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00002000)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SCR_OFFS                                                            (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00002000)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SCR_RMSK                                                                 0x17f
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SCR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_SCR_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_XPU_SCR_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SCR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_SCR_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SCR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_XPU_SCR_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_XPU_SCR_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_XPU_SCR_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SCR_DYNAMIC_CLK_EN_BMSK                                                  0x100
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SCR_DYNAMIC_CLK_EN_SHFT                                                    0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SCR_NSRGCLEE_BMSK                                                         0x40
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SCR_NSRGCLEE_SHFT                                                          0x6
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SCR_NSCFGE_BMSK                                                           0x20
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SCR_NSCFGE_SHFT                                                            0x5
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SCR_SDCDEE_BMSK                                                           0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SCR_SDCDEE_SHFT                                                            0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SCR_SEIE_BMSK                                                              0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SCR_SEIE_SHFT                                                              0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SCR_SCLERE_BMSK                                                            0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SCR_SCLERE_SHFT                                                            0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SCR_SCFGERE_BMSK                                                           0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SCR_SCFGERE_SHFT                                                           0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SCR_XPUNSE_BMSK                                                            0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SCR_XPUNSE_SHFT                                                            0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SWDR_ADDR                                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00002004)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SWDR_PHYS                                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00002004)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SWDR_OFFS                                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00002004)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SWDR_RMSK                                                                  0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SWDR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_SWDR_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_XPU_SWDR_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SWDR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_SWDR_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SWDR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_XPU_SWDR_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SWDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_XPU_SWDR_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_XPU_SWDR_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SWDR_SCFGWD_BMSK                                                           0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SWDR_SCFGWD_SHFT                                                           0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SEAR0_ADDR                                                          (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00002040)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SEAR0_PHYS                                                          (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00002040)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SEAR0_OFFS                                                          (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00002040)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SEAR0_RMSK                                                          0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SEAR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_SEAR0_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_XPU_SEAR0_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SEAR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_SEAR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SEAR0_PA_BMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SEAR0_PA_SHFT                                                              0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESR_ADDR                                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00002048)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESR_PHYS                                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00002048)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESR_OFFS                                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00002048)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESR_RMSK                                                           0x80000003
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESR_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESR_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESR_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESR_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESR_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESR_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESR_MULTI_BMSK                                                     0x80000000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESR_MULTI_SHFT                                                           0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESR_CLIENT_BMSK                                                           0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESR_CLIENT_SHFT                                                           0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESR_CFG_BMSK                                                              0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESR_CFG_SHFT                                                              0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESRRESTORE_ADDR                                                    (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x0000204c)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESRRESTORE_PHYS                                                    (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x0000204c)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESRRESTORE_OFFS                                                    (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x0000204c)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESRRESTORE_RMSK                                                    0x80000003
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESRRESTORE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESRRESTORE_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESRRESTORE_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESRRESTORE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESRRESTORE_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESRRESTORE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESRRESTORE_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESRRESTORE_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESRRESTORE_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESRRESTORE_MULTI_BMSK                                              0x80000000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESRRESTORE_MULTI_SHFT                                                    0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESRRESTORE_CLIENT_BMSK                                                    0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESRRESTORE_CLIENT_SHFT                                                    0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESRRESTORE_CFG_BMSK                                                       0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESRRESTORE_CFG_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR0_ADDR                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00002050)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR0_PHYS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00002050)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR0_OFFS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00002050)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR0_RMSK                                                        0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR0_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR0_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR0_ATID_BMSK                                                   0xff000000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR0_ATID_SHFT                                                         0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR0_AVMID_BMSK                                                    0xff0000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR0_AVMID_SHFT                                                        0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR0_ABID_BMSK                                                       0xe000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR0_ABID_SHFT                                                          0xd
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR0_APID_BMSK                                                       0x1f00
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR0_APID_SHFT                                                          0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR0_AMID_BMSK                                                         0xff
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR0_AMID_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_ADDR                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00002054)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_PHYS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00002054)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_OFFS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00002054)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_RMSK                                                        0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_DCD_BMSK                                                    0x80000000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_DCD_SHFT                                                          0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_AC_BMSK                                                     0x40000000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_AC_SHFT                                                           0x1e
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_BURSTLEN_BMSK                                               0x20000000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_BURSTLEN_SHFT                                                     0x1d
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_ARDALLOCATE_BMSK                                            0x10000000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_ARDALLOCATE_SHFT                                                  0x1c
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_ABURST_BMSK                                                  0x8000000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_ABURST_SHFT                                                       0x1b
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_AEXCLUSIVE_BMSK                                              0x4000000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_AEXCLUSIVE_SHFT                                                   0x1a
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_AWRITE_BMSK                                                  0x2000000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_AWRITE_SHFT                                                       0x19
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_AFULL_BMSK                                                   0x1000000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_AFULL_SHFT                                                        0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_ARDBEADNDXEN_BMSK                                             0x800000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_ARDBEADNDXEN_SHFT                                                 0x17
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_AOOO_BMSK                                                     0x400000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_AOOO_SHFT                                                         0x16
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_APREQPRIORITY_BMSK                                            0x380000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_APREQPRIORITY_SHFT                                                0x13
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_ASIZE_BMSK                                                     0x70000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_ASIZE_SHFT                                                        0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_AMSSSELFAUTH_BMSK                                               0x8000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_AMSSSELFAUTH_SHFT                                                  0xf
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_ALEN_BMSK                                                       0x7f00
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_ALEN_SHFT                                                          0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_AINST_BMSK                                                        0x80
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_AINST_SHFT                                                         0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_APROTNS_BMSK                                                      0x40
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_APROTNS_SHFT                                                       0x6
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_APRIV_BMSK                                                        0x20
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_APRIV_SHFT                                                         0x5
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_AINNERSHARED_BMSK                                                 0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_AINNERSHARED_SHFT                                                  0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_ASHARED_BMSK                                                       0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_ASHARED_SHFT                                                       0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_AMEMTYPE_BMSK                                                      0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR1_AMEMTYPE_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR2_ADDR                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00002058)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR2_PHYS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00002058)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR2_OFFS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00002058)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR2_RMSK                                                               0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR2_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR2_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR2_MODEM_PRT_HIT_BMSK                                                 0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR2_MODEM_PRT_HIT_SHFT                                                 0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR2_SECURE_PRT_HIT_BMSK                                                0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR2_SECURE_PRT_HIT_SHFT                                                0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR2_NONSECURE_PRT_HIT_BMSK                                             0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_SESYNR2_NONSECURE_PRT_HIT_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MCR_ADDR                                                            (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00002100)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MCR_PHYS                                                            (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00002100)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MCR_OFFS                                                            (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00002100)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MCR_RMSK                                                                 0x11f
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MCR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_MCR_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_XPU_MCR_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MCR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_MCR_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MCR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_XPU_MCR_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_XPU_MCR_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_XPU_MCR_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MCR_DYNAMIC_CLK_EN_BMSK                                                  0x100
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MCR_DYNAMIC_CLK_EN_SHFT                                                    0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MCR_DCDEE_BMSK                                                            0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MCR_DCDEE_SHFT                                                             0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MCR_EIE_BMSK                                                               0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MCR_EIE_SHFT                                                               0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MCR_CLERE_BMSK                                                             0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MCR_CLERE_SHFT                                                             0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MCR_CFGERE_BMSK                                                            0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MCR_CFGERE_SHFT                                                            0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MCR_XPUMSAE_BMSK                                                           0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MCR_XPUMSAE_SHFT                                                           0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MEAR0_ADDR                                                          (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00002140)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MEAR0_PHYS                                                          (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00002140)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MEAR0_OFFS                                                          (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00002140)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MEAR0_RMSK                                                          0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MEAR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_MEAR0_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_XPU_MEAR0_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MEAR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_MEAR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MEAR0_PA_BMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MEAR0_PA_SHFT                                                              0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESR_ADDR                                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00002148)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESR_PHYS                                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00002148)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESR_OFFS                                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00002148)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESR_RMSK                                                           0x80000003
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESR_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESR_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESR_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESR_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESR_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESR_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESR_MULTI_BMSK                                                     0x80000000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESR_MULTI_SHFT                                                           0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESR_CLIENT_BMSK                                                           0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESR_CLIENT_SHFT                                                           0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESR_CFG_BMSK                                                              0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESR_CFG_SHFT                                                              0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESRRESTORE_ADDR                                                    (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x0000214c)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESRRESTORE_PHYS                                                    (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x0000214c)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESRRESTORE_OFFS                                                    (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x0000214c)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESRRESTORE_RMSK                                                    0x80000003
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESRRESTORE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESRRESTORE_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESRRESTORE_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESRRESTORE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESRRESTORE_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESRRESTORE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESRRESTORE_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESRRESTORE_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESRRESTORE_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESRRESTORE_MULTI_BMSK                                              0x80000000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESRRESTORE_MULTI_SHFT                                                    0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESRRESTORE_CLIENT_BMSK                                                    0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESRRESTORE_CLIENT_SHFT                                                    0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESRRESTORE_CFG_BMSK                                                       0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESRRESTORE_CFG_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR0_ADDR                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00002150)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR0_PHYS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00002150)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR0_OFFS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00002150)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR0_RMSK                                                        0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR0_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR0_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR0_ATID_BMSK                                                   0xff000000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR0_ATID_SHFT                                                         0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR0_AVMID_BMSK                                                    0xff0000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR0_AVMID_SHFT                                                        0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR0_ABID_BMSK                                                       0xe000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR0_ABID_SHFT                                                          0xd
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR0_APID_BMSK                                                       0x1f00
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR0_APID_SHFT                                                          0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR0_AMID_BMSK                                                         0xff
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR0_AMID_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_ADDR                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00002154)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_PHYS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00002154)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_OFFS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00002154)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_RMSK                                                        0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_DCD_BMSK                                                    0x80000000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_DCD_SHFT                                                          0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_AC_BMSK                                                     0x40000000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_AC_SHFT                                                           0x1e
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_BURSTLEN_BMSK                                               0x20000000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_BURSTLEN_SHFT                                                     0x1d
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_ARDALLOCATE_BMSK                                            0x10000000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_ARDALLOCATE_SHFT                                                  0x1c
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_ABURST_BMSK                                                  0x8000000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_ABURST_SHFT                                                       0x1b
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_AEXCLUSIVE_BMSK                                              0x4000000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_AEXCLUSIVE_SHFT                                                   0x1a
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_AWRITE_BMSK                                                  0x2000000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_AWRITE_SHFT                                                       0x19
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_AFULL_BMSK                                                   0x1000000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_AFULL_SHFT                                                        0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_ARDBEADNDXEN_BMSK                                             0x800000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_ARDBEADNDXEN_SHFT                                                 0x17
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_AOOO_BMSK                                                     0x400000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_AOOO_SHFT                                                         0x16
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_APREQPRIORITY_BMSK                                            0x380000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_APREQPRIORITY_SHFT                                                0x13
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_ASIZE_BMSK                                                     0x70000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_ASIZE_SHFT                                                        0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_AMSSSELFAUTH_BMSK                                               0x8000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_AMSSSELFAUTH_SHFT                                                  0xf
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_ALEN_BMSK                                                       0x7f00
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_ALEN_SHFT                                                          0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_AINST_BMSK                                                        0x80
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_AINST_SHFT                                                         0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_APROTNS_BMSK                                                      0x40
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_APROTNS_SHFT                                                       0x6
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_APRIV_BMSK                                                        0x20
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_APRIV_SHFT                                                         0x5
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_AINNERSHARED_BMSK                                                 0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_AINNERSHARED_SHFT                                                  0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_ASHARED_BMSK                                                       0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_ASHARED_SHFT                                                       0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_AMEMTYPE_BMSK                                                      0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR1_AMEMTYPE_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR2_ADDR                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00002158)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR2_PHYS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00002158)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR2_OFFS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00002158)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR2_RMSK                                                               0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR2_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR2_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR2_MODEM_PRT_HIT_BMSK                                                 0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR2_MODEM_PRT_HIT_SHFT                                                 0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR2_SECURE_PRT_HIT_BMSK                                                0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR2_SECURE_PRT_HIT_SHFT                                                0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR2_NONSECURE_PRT_HIT_BMSK                                             0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_MESYNR2_NONSECURE_PRT_HIT_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_CR_ADDR                                                             (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00002080)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_CR_PHYS                                                             (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00002080)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_CR_OFFS                                                             (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00002080)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_CR_RMSK                                                                  0x11f
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_CR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_CR_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_XPU_CR_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_CR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_CR_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_CR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_XPU_CR_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_CR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_XPU_CR_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_XPU_CR_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_CR_DYNAMIC_CLK_EN_BMSK                                                   0x100
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_CR_DYNAMIC_CLK_EN_SHFT                                                     0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_CR_DCDEE_BMSK                                                             0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_CR_DCDEE_SHFT                                                              0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_CR_EIE_BMSK                                                                0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_CR_EIE_SHFT                                                                0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_CR_CLERE_BMSK                                                              0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_CR_CLERE_SHFT                                                              0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_CR_CFGERE_BMSK                                                             0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_CR_CFGERE_SHFT                                                             0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_CR_XPUVMIDE_BMSK                                                           0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_CR_XPUVMIDE_SHFT                                                           0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RPU_ACRn_ADDR(n)                                                    (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x000020a0 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RPU_ACRn_PHYS(n)                                                    (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x000020a0 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RPU_ACRn_OFFS(n)                                                    (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x000020a0 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RPU_ACRn_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RPU_ACRn_MAXn                                                                0
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RPU_ACRn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_RPU_ACRn_ADDR(n), HWIO_PERIPH_SS_SDC2_SDCC_XPU_RPU_ACRn_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RPU_ACRn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_RPU_ACRn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RPU_ACRn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_XPU_RPU_ACRn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RPU_ACRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_XPU_RPU_ACRn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC2_SDCC_XPU_RPU_ACRn_INI(n))
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RPU_ACRn_RWE_BMSK                                                   0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RPU_ACRn_RWE_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_EAR0_ADDR                                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x000020c0)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_EAR0_PHYS                                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x000020c0)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_EAR0_OFFS                                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x000020c0)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_EAR0_RMSK                                                           0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_EAR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_EAR0_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_XPU_EAR0_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_EAR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_EAR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_EAR0_PA_BMSK                                                        0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_EAR0_PA_SHFT                                                               0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESR_ADDR                                                            (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x000020c8)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESR_PHYS                                                            (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x000020c8)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESR_OFFS                                                            (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x000020c8)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESR_RMSK                                                            0x80000003
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESR_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESR_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESR_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESR_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESR_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESR_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESR_MULTI_BMSK                                                      0x80000000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESR_MULTI_SHFT                                                            0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESR_CLIENT_BMSK                                                            0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESR_CLIENT_SHFT                                                            0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESR_CFG_BMSK                                                               0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESR_CFG_SHFT                                                               0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESRRESTORE_ADDR                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x000020cc)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESRRESTORE_PHYS                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x000020cc)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESRRESTORE_OFFS                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x000020cc)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESRRESTORE_RMSK                                                     0x80000003
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESRRESTORE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESRRESTORE_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESRRESTORE_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESRRESTORE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESRRESTORE_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESRRESTORE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESRRESTORE_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESRRESTORE_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESRRESTORE_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESRRESTORE_MULTI_BMSK                                               0x80000000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESRRESTORE_MULTI_SHFT                                                     0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESRRESTORE_CLIENT_BMSK                                                     0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESRRESTORE_CLIENT_SHFT                                                     0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESRRESTORE_CFG_BMSK                                                        0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESRRESTORE_CFG_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR0_ADDR                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x000020d0)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR0_PHYS                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x000020d0)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR0_OFFS                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x000020d0)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR0_RMSK                                                         0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR0_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR0_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR0_ATID_BMSK                                                    0xff000000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR0_ATID_SHFT                                                          0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR0_AVMID_BMSK                                                     0xff0000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR0_AVMID_SHFT                                                         0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR0_ABID_BMSK                                                        0xe000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR0_ABID_SHFT                                                           0xd
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR0_APID_BMSK                                                        0x1f00
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR0_APID_SHFT                                                           0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR0_AMID_BMSK                                                          0xff
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR0_AMID_SHFT                                                           0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_ADDR                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x000020d4)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_PHYS                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x000020d4)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_OFFS                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x000020d4)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_RMSK                                                         0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_DCD_BMSK                                                     0x80000000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_DCD_SHFT                                                           0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_AC_BMSK                                                      0x40000000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_AC_SHFT                                                            0x1e
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_BURSTLEN_BMSK                                                0x20000000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_BURSTLEN_SHFT                                                      0x1d
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_ARDALLOCATE_BMSK                                             0x10000000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_ARDALLOCATE_SHFT                                                   0x1c
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_ABURST_BMSK                                                   0x8000000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_ABURST_SHFT                                                        0x1b
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_AEXCLUSIVE_BMSK                                               0x4000000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_AEXCLUSIVE_SHFT                                                    0x1a
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_AWRITE_BMSK                                                   0x2000000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_AWRITE_SHFT                                                        0x19
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_AFULL_BMSK                                                    0x1000000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_AFULL_SHFT                                                         0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_ARDBEADNDXEN_BMSK                                              0x800000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_ARDBEADNDXEN_SHFT                                                  0x17
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_AOOO_BMSK                                                      0x400000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_AOOO_SHFT                                                          0x16
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_APREQPRIORITY_BMSK                                             0x380000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_APREQPRIORITY_SHFT                                                 0x13
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_ASIZE_BMSK                                                      0x70000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_ASIZE_SHFT                                                         0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_AMSSSELFAUTH_BMSK                                                0x8000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_AMSSSELFAUTH_SHFT                                                   0xf
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_ALEN_BMSK                                                        0x7f00
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_ALEN_SHFT                                                           0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_AINST_BMSK                                                         0x80
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_AINST_SHFT                                                          0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_APROTNS_BMSK                                                       0x40
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_APROTNS_SHFT                                                        0x6
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_APRIV_BMSK                                                         0x20
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_APRIV_SHFT                                                          0x5
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_AINNERSHARED_BMSK                                                  0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_AINNERSHARED_SHFT                                                   0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_ASHARED_BMSK                                                        0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_ASHARED_SHFT                                                        0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_AMEMTYPE_BMSK                                                       0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR1_AMEMTYPE_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR2_ADDR                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x000020d8)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR2_PHYS                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x000020d8)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR2_OFFS                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x000020d8)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR2_RMSK                                                                0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR2_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR2_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR2_MODEM_PRT_HIT_BMSK                                                  0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR2_MODEM_PRT_HIT_SHFT                                                  0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR2_SECURE_PRT_HIT_BMSK                                                 0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR2_SECURE_PRT_HIT_SHFT                                                 0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR2_NONSECURE_PRT_HIT_BMSK                                              0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_ESYNR2_NONSECURE_PRT_HIT_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR0_ADDR                                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00002074)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR0_PHYS                                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00002074)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR0_OFFS                                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00002074)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR0_RMSK                                                           0xc000bfff
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR0_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR0_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR0_CLIENTREQ_HALT_ACK_HW_EN_BMSK                                  0x80000000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR0_CLIENTREQ_HALT_ACK_HW_EN_SHFT                                        0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR0_SAVERESTORE_HW_EN_BMSK                                         0x40000000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR0_SAVERESTORE_HW_EN_SHFT                                               0x1e
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR0_BLED_BMSK                                                          0x8000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR0_BLED_SHFT                                                             0xf
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR0_XPUT_BMSK                                                          0x3000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR0_XPUT_SHFT                                                             0xc
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR0_PT_BMSK                                                             0x800
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR0_PT_SHFT                                                               0xb
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR0_MV_BMSK                                                             0x400
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR0_MV_SHFT                                                               0xa
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR0_NRG_BMSK                                                            0x3ff
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR0_NRG_SHFT                                                              0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR1_ADDR                                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00002078)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR1_PHYS                                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00002078)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR1_OFFS                                                           (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00002078)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR1_RMSK                                                           0x7f3ffeff
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR1_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR1_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR1_AMT_HW_ENABLE_BMSK                                             0x40000000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR1_AMT_HW_ENABLE_SHFT                                                   0x1e
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR1_CLIENT_ADDR_WIDTH_BMSK                                         0x3f000000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR1_CLIENT_ADDR_WIDTH_SHFT                                               0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR1_CONFIG_ADDR_WIDTH_BMSK                                           0x3f0000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR1_CONFIG_ADDR_WIDTH_SHFT                                               0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR1_QRIB_EN_BMSK                                                       0x8000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR1_QRIB_EN_SHFT                                                          0xf
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR1_ASYNC_MODE_BMSK                                                    0x4000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR1_ASYNC_MODE_SHFT                                                       0xe
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR1_CONFIG_TYPE_BMSK                                                   0x2000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR1_CONFIG_TYPE_SHFT                                                      0xd
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR1_CLIENT_PIPELINE_ENABLED_BMSK                                       0x1000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR1_CLIENT_PIPELINE_ENABLED_SHFT                                          0xc
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR1_MSA_CHECK_HW_ENABLE_BMSK                                            0x800
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR1_MSA_CHECK_HW_ENABLE_SHFT                                              0xb
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR1_XPU_SYND_REG_ABSENT_BMSK                                            0x400
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR1_XPU_SYND_REG_ABSENT_SHFT                                              0xa
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR1_TZXPU_BMSK                                                          0x200
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR1_TZXPU_SHFT                                                            0x9
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR1_NVMID_BMSK                                                           0xff
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_IDR1_NVMID_SHFT                                                            0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_REV_ADDR                                                            (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x0000207c)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_REV_PHYS                                                            (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x0000207c)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_REV_OFFS                                                            (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x0000207c)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_REV_RMSK                                                            0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_REV_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_REV_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_XPU_REV_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_REV_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_REV_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_REV_MAJOR_BMSK                                                      0xf0000000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_REV_MAJOR_SHFT                                                            0x1c
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_REV_MINOR_BMSK                                                       0xfff0000
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_REV_MINOR_SHFT                                                            0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_REV_STEP_BMSK                                                           0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_REV_STEP_SHFT                                                              0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_RACRm_ADDR(n,m)                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00002200 + 0x80 * (n)+0x4 * (m))
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_RACRm_PHYS(n,m)                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00002200 + 0x80 * (n)+0x4 * (m))
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_RACRm_OFFS(n,m)                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00002200 + 0x80 * (n)+0x4 * (m))
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_RACRm_RMSK                                                      0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_RACRm_MAXn                                                              10
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_RACRm_MAXm                                                               0
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_RACRm_INI2(n,m)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_RACRm_ADDR(n,m), HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_RACRm_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_RACRm_INMI2(n,m,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_RACRm_ADDR(n,m), mask)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_RACRm_OUTI2(n,m,val)    \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_RACRm_ADDR(n,m),val)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_RACRm_OUTMI2(n,m,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_RACRm_ADDR(n,m),mask,val,HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_RACRm_INI2(n,m))
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_RACRm_RWE_BMSK                                                  0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_RACRm_RWE_SHFT                                                         0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_SCR_ADDR(n)                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00002250 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_SCR_PHYS(n)                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00002250 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_SCR_OFFS(n)                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00002250 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_SCR_RMSK                                                               0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_SCR_MAXn                                                                10
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_SCR_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_SCR_ADDR(n), HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_SCR_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_SCR_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_SCR_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_SCR_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_SCR_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_SCR_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_SCR_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_SCR_INI(n))
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_SCR_NS_BMSK                                                            0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_SCR_NS_SHFT                                                            0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_MCR_ADDR(n)                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00002254 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_MCR_PHYS(n)                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00002254 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_MCR_OFFS(n)                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00002254 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_MCR_RMSK                                                               0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_MCR_MAXn                                                                10
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_MCR_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_MCR_ADDR(n), HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_MCR_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_MCR_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_MCR_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_MCR_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_MCR_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_MCR_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_MCR_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_MCR_INI(n))
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_MCR_VMIDCLE_BMSK                                                       0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_MCR_VMIDCLE_SHFT                                                       0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_MCR_SCLE_BMSK                                                          0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_MCR_SCLE_SHFT                                                          0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_MCR_MSAE_BMSK                                                          0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_XPU_RGn_MCR_MSAE_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_ADDR                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000000)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_PHYS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000000)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_OFFS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000000)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_RMSK                                                        0x3ff707f5
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_NSCFG_BMSK                                                  0x30000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_NSCFG_SHFT                                                        0x1c
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_WACFG_BMSK                                                   0xc000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_WACFG_SHFT                                                        0x1a
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_RACFG_BMSK                                                   0x3000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_RACFG_SHFT                                                        0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_SHCFG_BMSK                                                    0xc00000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_SHCFG_SHFT                                                        0x16
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_SMCFCFG_BMSK                                                  0x200000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_SMCFCFG_SHFT                                                      0x15
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_MTCFG_BMSK                                                    0x100000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_MTCFG_SHFT                                                        0x14
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_MEMATTR_BMSK                                                   0x70000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_MEMATTR_SHFT                                                      0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_USFCFG_BMSK                                                      0x400
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_USFCFG_SHFT                                                        0xa
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_GSE_BMSK                                                         0x200
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_GSE_SHFT                                                           0x9
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_STALLD_BMSK                                                      0x100
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_STALLD_SHFT                                                        0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_TRANSIENTCFG_BMSK                                                 0xc0
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_TRANSIENTCFG_SHFT                                                  0x6
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_GCFGFIE_BMSK                                                      0x20
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_GCFGFIE_SHFT                                                       0x5
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_GCFGERE_BMSK                                                      0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_GCFGERE_SHFT                                                       0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_GFIE_BMSK                                                          0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_GFIE_SHFT                                                          0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_CLIENTPD_BMSK                                                      0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR0_CLIENTPD_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR1_ADDR                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000004)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR1_PHYS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000004)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR1_OFFS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000004)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR1_RMSK                                                         0x1000700
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR1_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR1_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR1_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR1_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR1_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR1_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR1_GASRAE_BMSK                                                  0x1000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR1_GASRAE_SHFT                                                       0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR1_NSNUMSMRGO_BMSK                                                  0x700
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR1_NSNUMSMRGO_SHFT                                                    0x8

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR2_ADDR                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000008)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR2_PHYS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000008)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR2_OFFS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000008)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR2_RMSK                                                              0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR2_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR2_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR2_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR2_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR2_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR2_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR2_BPVMID_BMSK                                                       0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SCR2_BPVMID_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SACR_ADDR                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000010)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SACR_PHYS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000010)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SACR_OFFS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000010)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SACR_RMSK                                                        0x70000013
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SACR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SACR_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SACR_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SACR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SACR_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SACR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SACR_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SACR_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SACR_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SACR_BPRCNSH_BMSK                                                0x40000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SACR_BPRCNSH_SHFT                                                      0x1e
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SACR_BPRCISH_BMSK                                                0x20000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SACR_BPRCISH_SHFT                                                      0x1d
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SACR_BPRCOSH_BMSK                                                0x10000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SACR_BPRCOSH_SHFT                                                      0x1c
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SACR_BPREQPRIORITYCFG_BMSK                                             0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SACR_BPREQPRIORITYCFG_SHFT                                              0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SACR_BPREQPRIORITY_BMSK                                                 0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SACR_BPREQPRIORITY_SHFT                                                 0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR0_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000020)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR0_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000020)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR0_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000020)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR0_RMSK                                                       0x88001eff
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR0_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR0_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR0_SES_BMSK                                                   0x80000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR0_SES_SHFT                                                         0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR0_SMS_BMSK                                                    0x8000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR0_SMS_SHFT                                                         0x1b
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR0_NUMSIDB_BMSK                                                   0x1e00
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR0_NUMSIDB_SHFT                                                      0x9
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR0_NUMSMRG_BMSK                                                     0xff
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR0_NUMSMRG_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR1_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000024)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR1_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000024)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR1_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000024)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR1_RMSK                                                           0x9f00
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR1_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR1_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR1_SMCD_BMSK                                                      0x8000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR1_SMCD_SHFT                                                         0xf
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR1_SSDTP_BMSK                                                     0x1000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR1_SSDTP_SHFT                                                        0xc
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR1_NUMSSDNDX_BMSK                                                  0xf00
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR1_NUMSSDNDX_SHFT                                                    0x8

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR2_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000028)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR2_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000028)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR2_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000028)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR2_RMSK                                                             0xff
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR2_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR2_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR2_OAS_BMSK                                                         0xf0
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR2_OAS_SHFT                                                          0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR2_IAS_BMSK                                                          0xf
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR2_IAS_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR4_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000030)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR4_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000030)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR4_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000030)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR4_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR4_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR4_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR4_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR4_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR4_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR4_MAJOR_BMSK                                                 0xf0000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR4_MAJOR_SHFT                                                       0x1c
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR4_MINOR_BMSK                                                  0xfff0000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR4_MINOR_SHFT                                                       0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR4_STEP_BMSK                                                      0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR4_STEP_SHFT                                                         0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR5_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000034)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR5_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000034)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR5_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000034)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR5_RMSK                                                         0xff03ff
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR5_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR5_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR5_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR5_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR5_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR5_NUMMSDRB_BMSK                                                0xff0000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR5_NUMMSDRB_SHFT                                                    0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR5_MSAE_BMSK                                                       0x200
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR5_MSAE_SHFT                                                         0x9
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR5_QRIBE_BMSK                                                      0x100
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR5_QRIBE_SHFT                                                        0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR5_NVMID_BMSK                                                       0xff
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR5_NVMID_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR7_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x0000003c)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR7_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x0000003c)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR7_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x0000003c)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR7_RMSK                                                             0xff
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR7_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR7_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR7_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR7_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR7_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR7_MAJOR_BMSK                                                       0xf0
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR7_MAJOR_SHFT                                                        0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR7_MINOR_BMSK                                                        0xf
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SIDR7_MINOR_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFAR0_ADDR                                                      (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000040)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFAR0_PHYS                                                      (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000040)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFAR0_OFFS                                                      (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000040)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFAR0_RMSK                                                      0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFAR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFAR0_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFAR0_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFAR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFAR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFAR0_SGFEA0_BMSK                                               0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFAR0_SGFEA0_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSR_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000048)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSR_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000048)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSR_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000048)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSR_RMSK                                                       0xc0000026
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSR_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSR_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSR_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSR_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSR_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSR_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSR_MULTI_CLIENT_BMSK                                          0x80000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSR_MULTI_CLIENT_SHFT                                                0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSR_MULTI_CFG_BMSK                                             0x40000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSR_MULTI_CFG_SHFT                                                   0x1e
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSR_CAF_BMSK                                                         0x20
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSR_CAF_SHFT                                                          0x5
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSR_SMCF_BMSK                                                         0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSR_SMCF_SHFT                                                         0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSR_USF_BMSK                                                          0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSR_USF_SHFT                                                          0x1

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSRRESTORE_ADDR                                                (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x0000004c)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSRRESTORE_PHYS                                                (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x0000004c)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSRRESTORE_OFFS                                                (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x0000004c)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSRRESTORE_RMSK                                                0xc0000026
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSRRESTORE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSRRESTORE_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSRRESTORE_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSRRESTORE_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSRRESTORE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSRRESTORE_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSRRESTORE_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSRRESTORE_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSRRESTORE_MULTI_CLIENT_BMSK                                   0x80000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSRRESTORE_MULTI_CLIENT_SHFT                                         0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSRRESTORE_MULTI_CFG_BMSK                                      0x40000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSRRESTORE_MULTI_CFG_SHFT                                            0x1e
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSRRESTORE_CAF_BMSK                                                  0x20
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSRRESTORE_CAF_SHFT                                                   0x5
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSRRESTORE_SMCF_BMSK                                                  0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSRRESTORE_SMCF_SHFT                                                  0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSRRESTORE_USF_BMSK                                                   0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSRRESTORE_USF_SHFT                                                   0x1

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR0_ADDR                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000050)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR0_PHYS                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000050)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR0_OFFS                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000050)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR0_RMSK                                                        0x132
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR0_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR0_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR0_MSSSELFAUTH_BMSK                                            0x100
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR0_MSSSELFAUTH_SHFT                                              0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR0_NSATTR_BMSK                                                  0x20
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR0_NSATTR_SHFT                                                   0x5
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR0_NSSTATE_BMSK                                                 0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR0_NSSTATE_SHFT                                                  0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR0_WNR_BMSK                                                      0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR0_WNR_SHFT                                                      0x1

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR1_ADDR                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000054)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR1_PHYS                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000054)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR1_OFFS                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000054)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR1_RMSK                                                    0x7070007
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR1_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR1_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR1_MSDINDEX_BMSK                                           0x7000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR1_MSDINDEX_SHFT                                                0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR1_SSDINDEX_BMSK                                             0x70000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR1_SSDINDEX_SHFT                                                0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR1_STREAMINDEX_BMSK                                              0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR1_STREAMINDEX_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR2_ADDR                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000058)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR2_PHYS                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000058)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR2_OFFS                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000058)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR2_RMSK                                                   0x3f1fffff
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR2_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR2_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR2_ATID_BMSK                                              0x3f000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR2_ATID_SHFT                                                    0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR2_AVMID_BMSK                                               0x1f0000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR2_AVMID_SHFT                                                   0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR2_ABID_BMSK                                                  0xe000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR2_ABID_SHFT                                                     0xd
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR2_APID_BMSK                                                  0x1f00
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR2_APID_SHFT                                                     0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR2_AMID_BMSK                                                    0xff
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SGFSYNDR2_AMID_SHFT                                                     0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTSCR0_ADDR                                                  (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000090)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTSCR0_PHYS                                                  (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000090)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTSCR0_OFFS                                                  (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000090)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTSCR0_RMSK                                                         0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTSCR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTSCR0_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTSCR0_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTSCR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTSCR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTSCR0_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTSCR0_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTSCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTSCR0_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTSCR0_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTSCR0_CLKONOFFE_BMSK                                               0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTSCR0_CLKONOFFE_SHFT                                               0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_ADDR                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000000)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_PHYS                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000000)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_OFFS                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000000)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_RMSK                                                          0xff70ff5
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_WACFG_BMSK                                                    0xc000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_WACFG_SHFT                                                         0x1a
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_RACFG_BMSK                                                    0x3000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_RACFG_SHFT                                                         0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_SHCFG_BMSK                                                     0xc00000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_SHCFG_SHFT                                                         0x16
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_SMCFCFG_BMSK                                                   0x200000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_SMCFCFG_SHFT                                                       0x15
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_MTCFG_BMSK                                                     0x100000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_MTCFG_SHFT                                                         0x14
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_MEMATTR_BMSK                                                    0x70000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_MEMATTR_SHFT                                                       0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_VMIDPNE_BMSK                                                      0x800
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_VMIDPNE_SHFT                                                        0xb
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_USFCFG_BMSK                                                       0x400
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_USFCFG_SHFT                                                         0xa
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_GSE_BMSK                                                          0x200
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_GSE_SHFT                                                            0x9
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_STALLD_BMSK                                                       0x100
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_STALLD_SHFT                                                         0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_TRANSIENTCFG_BMSK                                                  0xc0
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_TRANSIENTCFG_SHFT                                                   0x6
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_GCFGFIE_BMSK                                                       0x20
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_GCFGFIE_SHFT                                                        0x5
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_GCFGERE_BMSK                                                       0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_GCFGERE_SHFT                                                        0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_GFIE_BMSK                                                           0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_GFIE_SHFT                                                           0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_CLIENTPD_BMSK                                                       0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR0_CLIENTPD_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR2_ADDR                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000008)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR2_PHYS                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000008)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR2_OFFS                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000008)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR2_RMSK                                                               0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR2_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR2_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR2_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR2_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR2_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR2_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR2_BPVMID_BMSK                                                        0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_CR2_BPVMID_SHFT                                                         0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_ACR_ADDR                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000010)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_ACR_PHYS                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000010)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_ACR_OFFS                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000010)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_ACR_RMSK                                                         0x70000013
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_ACR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_ACR_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_ACR_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_ACR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_ACR_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_ACR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_ACR_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_ACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_ACR_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_ACR_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_ACR_BPRCNSH_BMSK                                                 0x40000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_ACR_BPRCNSH_SHFT                                                       0x1e
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_ACR_BPRCISH_BMSK                                                 0x20000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_ACR_BPRCISH_SHFT                                                       0x1d
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_ACR_BPRCOSH_BMSK                                                 0x10000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_ACR_BPRCOSH_SHFT                                                       0x1c
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_ACR_BPREQPRIORITYCFG_BMSK                                              0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_ACR_BPREQPRIORITYCFG_SHFT                                               0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_ACR_BPREQPRIORITY_BMSK                                                  0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_ACR_BPREQPRIORITY_SHFT                                                  0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR0_ADDR                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000020)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR0_PHYS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000020)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR0_OFFS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000020)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR0_RMSK                                                         0x8001eff
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR0_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR0_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR0_SMS_BMSK                                                     0x8000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR0_SMS_SHFT                                                          0x1b
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR0_NUMSIDB_BMSK                                                    0x1e00
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR0_NUMSIDB_SHFT                                                       0x9
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR0_NUMSMRG_BMSK                                                      0xff
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR0_NUMSMRG_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR1_ADDR                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000024)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR1_PHYS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000024)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR1_OFFS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000024)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR1_RMSK                                                            0x9f00
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR1_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR1_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR1_SMCD_BMSK                                                       0x8000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR1_SMCD_SHFT                                                          0xf
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR1_SSDTP_BMSK                                                      0x1000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR1_SSDTP_SHFT                                                         0xc
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR1_NUMSSDNDX_BMSK                                                   0xf00
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR1_NUMSSDNDX_SHFT                                                     0x8

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR2_ADDR                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000028)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR2_PHYS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000028)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR2_OFFS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000028)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR2_RMSK                                                              0xff
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR2_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR2_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR2_OAS_BMSK                                                          0xf0
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR2_OAS_SHFT                                                           0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR2_IAS_BMSK                                                           0xf
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR2_IAS_SHFT                                                           0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR4_ADDR                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000030)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR4_PHYS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000030)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR4_OFFS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000030)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR4_RMSK                                                        0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR4_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR4_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR4_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR4_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR4_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR4_MAJOR_BMSK                                                  0xf0000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR4_MAJOR_SHFT                                                        0x1c
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR4_MINOR_BMSK                                                   0xfff0000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR4_MINOR_SHFT                                                        0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR4_STEP_BMSK                                                       0xffff
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR4_STEP_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR5_ADDR                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000034)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR5_PHYS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000034)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR5_OFFS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000034)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR5_RMSK                                                          0xff03ff
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR5_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR5_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR5_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR5_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR5_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR5_NUMMSDRB_BMSK                                                 0xff0000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR5_NUMMSDRB_SHFT                                                     0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR5_MSAE_BMSK                                                        0x200
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR5_MSAE_SHFT                                                          0x9
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR5_QRIBE_BMSK                                                       0x100
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR5_QRIBE_SHFT                                                         0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR5_NVMID_BMSK                                                        0xff
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR5_NVMID_SHFT                                                         0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR7_ADDR                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x0000003c)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR7_PHYS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x0000003c)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR7_OFFS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x0000003c)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR7_RMSK                                                              0xff
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR7_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR7_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR7_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR7_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR7_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR7_MAJOR_BMSK                                                        0xf0
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR7_MAJOR_SHFT                                                         0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR7_MINOR_BMSK                                                         0xf
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_IDR7_MINOR_SHFT                                                         0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFAR0_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000040)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFAR0_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000040)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFAR0_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000040)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFAR0_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFAR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFAR0_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFAR0_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFAR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFAR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFAR0_GFEA0_BMSK                                                 0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFAR0_GFEA0_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSR_ADDR                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000048)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSR_PHYS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000048)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSR_OFFS                                                        (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000048)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSR_RMSK                                                        0xc00000a6
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSR_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSR_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSR_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSR_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSR_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSR_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSR_MULTI_CLIENT_BMSK                                           0x80000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSR_MULTI_CLIENT_SHFT                                                 0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSR_MULTI_CFG_BMSK                                              0x40000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSR_MULTI_CFG_SHFT                                                    0x1e
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSR_PF_BMSK                                                           0x80
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSR_PF_SHFT                                                            0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSR_CAF_BMSK                                                          0x20
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSR_CAF_SHFT                                                           0x5
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSR_SMCF_BMSK                                                          0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSR_SMCF_SHFT                                                          0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSR_USF_BMSK                                                           0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSR_USF_SHFT                                                           0x1

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSRRESTORE_ADDR                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x0000004c)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSRRESTORE_PHYS                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x0000004c)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSRRESTORE_OFFS                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x0000004c)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSRRESTORE_RMSK                                                 0xc00000a6
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSRRESTORE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSRRESTORE_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSRRESTORE_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSRRESTORE_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSRRESTORE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSRRESTORE_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSRRESTORE_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSRRESTORE_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSRRESTORE_MULTI_CLIENT_BMSK                                    0x80000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSRRESTORE_MULTI_CLIENT_SHFT                                          0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSRRESTORE_MULTI_CFG_BMSK                                       0x40000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSRRESTORE_MULTI_CFG_SHFT                                             0x1e
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSRRESTORE_PF_BMSK                                                    0x80
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSRRESTORE_PF_SHFT                                                     0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSRRESTORE_CAF_BMSK                                                   0x20
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSRRESTORE_CAF_SHFT                                                    0x5
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSRRESTORE_SMCF_BMSK                                                   0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSRRESTORE_SMCF_SHFT                                                   0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSRRESTORE_USF_BMSK                                                    0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSRRESTORE_USF_SHFT                                                    0x1

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR0_ADDR                                                    (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000050)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR0_PHYS                                                    (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000050)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR0_OFFS                                                    (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000050)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR0_RMSK                                                         0x132
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR0_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR0_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR0_MSSSELFAUTH_BMSK                                             0x100
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR0_MSSSELFAUTH_SHFT                                               0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR0_NSATTR_BMSK                                                   0x20
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR0_NSATTR_SHFT                                                    0x5
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR0_NSSTATE_BMSK                                                  0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR0_NSSTATE_SHFT                                                   0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR0_WNR_BMSK                                                       0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR0_WNR_SHFT                                                       0x1

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR1_ADDR                                                    (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000054)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR1_PHYS                                                    (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000054)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR1_OFFS                                                    (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000054)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR1_RMSK                                                     0x7070007
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR1_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR1_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR1_MSDINDEX_BMSK                                            0x7000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR1_MSDINDEX_SHFT                                                 0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR1_SSDINDEX_BMSK                                              0x70000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR1_SSDINDEX_SHFT                                                 0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR1_STREAMINDEX_BMSK                                               0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR1_STREAMINDEX_SHFT                                               0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR2_ADDR                                                    (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000058)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR2_PHYS                                                    (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000058)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR2_OFFS                                                    (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000058)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR2_RMSK                                                    0x3f1fffff
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR2_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR2_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR2_ATID_BMSK                                               0x3f000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR2_ATID_SHFT                                                     0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR2_AVMID_BMSK                                                0x1f0000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR2_AVMID_SHFT                                                    0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR2_ABID_BMSK                                                   0xe000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR2_ABID_SHFT                                                      0xd
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR2_APID_BMSK                                                   0x1f00
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR2_APID_SHFT                                                      0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR2_AMID_BMSK                                                     0xff
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_GFSYNDR2_AMID_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTCR0_ADDR                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000090)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTCR0_PHYS                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000090)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTCR0_OFFS                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000090)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTCR0_RMSK                                                          0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTCR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTCR0_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTCR0_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTCR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTCR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTCR0_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTCR0_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTCR0_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTCR0_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTCR0_CLKONOFFE_BMSK                                                0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTCR0_CLKONOFFE_SHFT                                                0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTACR_ADDR                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x0000009c)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTACR_PHYS                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x0000009c)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTACR_OFFS                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x0000009c)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTACR_RMSK                                                   0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTACR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTACR_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTACR_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTACR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTACR_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTACR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTACR_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTACR_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTACR_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTACR_RWE_BMSK                                               0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_VMIDMTACR_RWE_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000400)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000400)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000400)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_RMSK                                                        0xff70ff5
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_WACFG_BMSK                                                  0xc000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_WACFG_SHFT                                                       0x1a
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_RACFG_BMSK                                                  0x3000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_RACFG_SHFT                                                       0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_SHCFG_BMSK                                                   0xc00000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_SHCFG_SHFT                                                       0x16
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_SMCFCFG_BMSK                                                 0x200000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_SMCFCFG_SHFT                                                     0x15
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_MTCFG_BMSK                                                   0x100000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_MTCFG_SHFT                                                       0x14
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_MEMATTR_BMSK                                                  0x70000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_MEMATTR_SHFT                                                     0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_VMIDPNE_BMSK                                                    0x800
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_VMIDPNE_SHFT                                                      0xb
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_USFCFG_BMSK                                                     0x400
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_USFCFG_SHFT                                                       0xa
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_GSE_BMSK                                                        0x200
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_GSE_SHFT                                                          0x9
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_STALLD_BMSK                                                     0x100
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_STALLD_SHFT                                                       0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_TRANSIENTCFG_BMSK                                                0xc0
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_TRANSIENTCFG_SHFT                                                 0x6
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_GCFGFIE_BMSK                                                     0x20
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_GCFGFIE_SHFT                                                      0x5
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_GCFGERE_BMSK                                                     0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_GCFGERE_SHFT                                                      0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_GFIE_BMSK                                                         0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_GFIE_SHFT                                                         0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_CLIENTPD_BMSK                                                     0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR0_CLIENTPD_SHFT                                                     0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR2_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000408)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR2_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000408)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR2_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000408)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR2_RMSK                                                             0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR2_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR2_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR2_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR2_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR2_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR2_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR2_BPVMID_BMSK                                                      0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSCR2_BPVMID_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSACR_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000410)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSACR_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000410)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSACR_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000410)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSACR_RMSK                                                       0x70000013
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSACR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSACR_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSACR_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSACR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSACR_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSACR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSACR_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSACR_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSACR_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSACR_BPRCNSH_BMSK                                               0x40000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSACR_BPRCNSH_SHFT                                                     0x1e
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSACR_BPRCISH_BMSK                                               0x20000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSACR_BPRCISH_SHFT                                                     0x1d
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSACR_BPRCOSH_BMSK                                               0x10000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSACR_BPRCOSH_SHFT                                                     0x1c
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSACR_BPREQPRIORITYCFG_BMSK                                            0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSACR_BPREQPRIORITYCFG_SHFT                                             0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSACR_BPREQPRIORITY_BMSK                                                0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSACR_BPREQPRIORITY_SHFT                                                0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFAR0_ADDR                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000440)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFAR0_PHYS                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000440)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFAR0_OFFS                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000440)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFAR0_RMSK                                                     0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFAR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFAR0_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFAR0_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFAR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFAR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFAR0_GFEA0_BMSK                                               0xffffffff
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFAR0_GFEA0_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSR_ADDR                                                      (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000448)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSR_PHYS                                                      (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000448)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSR_OFFS                                                      (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000448)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSR_RMSK                                                      0xc00000a6
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSR_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSR_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSR_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSR_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSR_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSR_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSR_MULTI_CLIENT_BMSK                                         0x80000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSR_MULTI_CLIENT_SHFT                                               0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSR_MULTI_CFG_BMSK                                            0x40000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSR_MULTI_CFG_SHFT                                                  0x1e
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSR_PF_BMSK                                                         0x80
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSR_PF_SHFT                                                          0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSR_CAF_BMSK                                                        0x20
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSR_CAF_SHFT                                                         0x5
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSR_SMCF_BMSK                                                        0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSR_SMCF_SHFT                                                        0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSR_USF_BMSK                                                         0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSR_USF_SHFT                                                         0x1

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSRRESTORE_ADDR                                               (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x0000044c)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSRRESTORE_PHYS                                               (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x0000044c)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSRRESTORE_OFFS                                               (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x0000044c)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSRRESTORE_RMSK                                               0xc00000a6
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSRRESTORE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSRRESTORE_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSRRESTORE_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSRRESTORE_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSRRESTORE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSRRESTORE_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSRRESTORE_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSRRESTORE_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSRRESTORE_MULTI_CLIENT_BMSK                                  0x80000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSRRESTORE_MULTI_CLIENT_SHFT                                        0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSRRESTORE_MULTI_CFG_BMSK                                     0x40000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSRRESTORE_MULTI_CFG_SHFT                                           0x1e
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSRRESTORE_PF_BMSK                                                  0x80
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSRRESTORE_PF_SHFT                                                   0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSRRESTORE_CAF_BMSK                                                 0x20
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSRRESTORE_CAF_SHFT                                                  0x5
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSRRESTORE_SMCF_BMSK                                                 0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSRRESTORE_SMCF_SHFT                                                 0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSRRESTORE_USF_BMSK                                                  0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSRRESTORE_USF_SHFT                                                  0x1

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR0_ADDR                                                  (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000450)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR0_PHYS                                                  (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000450)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR0_OFFS                                                  (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000450)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR0_RMSK                                                       0x132
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR0_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR0_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR0_MSSSELFAUTH_BMSK                                           0x100
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR0_MSSSELFAUTH_SHFT                                             0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR0_NSATTR_BMSK                                                 0x20
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR0_NSATTR_SHFT                                                  0x5
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR0_NSSTATE_BMSK                                                0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR0_NSSTATE_SHFT                                                 0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR0_WNR_BMSK                                                     0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR0_WNR_SHFT                                                     0x1

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR1_ADDR                                                  (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000454)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR1_PHYS                                                  (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000454)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR1_OFFS                                                  (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000454)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR1_RMSK                                                   0x7070007
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR1_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR1_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR1_MSDINDEX_BMSK                                          0x7000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR1_MSDINDEX_SHFT                                               0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR1_SSDINDEX_BMSK                                            0x70000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR1_SSDINDEX_SHFT                                               0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR1_STREAMINDEX_BMSK                                             0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR1_STREAMINDEX_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR2_ADDR                                                  (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000458)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR2_PHYS                                                  (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000458)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR2_OFFS                                                  (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000458)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR2_RMSK                                                  0x3f1fffff
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR2_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR2_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR2_ATID_BMSK                                             0x3f000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR2_ATID_SHFT                                                   0x18
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR2_AVMID_BMSK                                              0x1f0000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR2_AVMID_SHFT                                                  0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR2_ABID_BMSK                                                 0xe000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR2_ABID_SHFT                                                    0xd
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR2_APID_BMSK                                                 0x1f00
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR2_APID_SHFT                                                    0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR2_AMID_BMSK                                                   0xff
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSGFSYNDR2_AMID_SHFT                                                    0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSVMIDMTCR0_ADDR                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000490)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSVMIDMTCR0_PHYS                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000490)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSVMIDMTCR0_OFFS                                                 (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000490)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSVMIDMTCR0_RMSK                                                        0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSVMIDMTCR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSVMIDMTCR0_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSVMIDMTCR0_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSVMIDMTCR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSVMIDMTCR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSVMIDMTCR0_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSVMIDMTCR0_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSVMIDMTCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSVMIDMTCR0_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSVMIDMTCR0_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSVMIDMTCR0_CLKONOFFE_BMSK                                              0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_NSVMIDMTCR0_CLKONOFFE_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SSDR0_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000080)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SSDR0_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000080)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SSDR0_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000080)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SSDR0_RMSK                                                             0xff
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SSDR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SSDR0_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SSDR0_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SSDR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SSDR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SSDR0_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SSDR0_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SSDR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SSDR0_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SSDR0_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SSDR0_RWE_BMSK                                                         0xff
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SSDR0_RWE_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_MSDR0_ADDR                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000480)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_MSDR0_PHYS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000480)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_MSDR0_OFFS                                                       (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000480)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_MSDR0_RMSK                                                             0x7f
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_MSDR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_MSDR0_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_MSDR0_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_MSDR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_MSDR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_MSDR0_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_MSDR0_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_MSDR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_MSDR0_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_MSDR0_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_MSDR0_RWE_BMSK                                                         0x7f
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_MSDR0_RWE_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_MCR_ADDR                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000494)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_MCR_PHYS                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000494)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_MCR_OFFS                                                         (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000494)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_MCR_RMSK                                                                0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_MCR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_MCR_ADDR, HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_MCR_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_MCR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_MCR_ADDR, m)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_MCR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_MCR_ADDR,v)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_MCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_MCR_ADDR,m,v,HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_MCR_IN)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_MCR_CLKONOFFE_BMSK                                                      0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_MCR_CLKONOFFE_SHFT                                                      0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_MCR_BPMSACFG_BMSK                                                       0x2
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_MCR_BPMSACFG_SHFT                                                       0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_MCR_BPSMSACFG_BMSK                                                      0x1
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_MCR_BPSMSACFG_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_S2VRn_ADDR(n)                                                    (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000c00 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_S2VRn_PHYS(n)                                                    (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000c00 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_S2VRn_OFFS(n)                                                    (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000c00 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_S2VRn_RMSK                                                       0x30ff7b1f
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_S2VRn_MAXn                                                                6
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_S2VRn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_S2VRn_ADDR(n), HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_S2VRn_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_S2VRn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_S2VRn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_S2VRn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_S2VRn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_S2VRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_S2VRn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_S2VRn_INI(n))
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_S2VRn_TRANSIENTCFG_BMSK                                          0x30000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_S2VRn_TRANSIENTCFG_SHFT                                                0x1c
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_S2VRn_WACFG_BMSK                                                   0xc00000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_S2VRn_WACFG_SHFT                                                       0x16
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_S2VRn_RACFG_BMSK                                                   0x300000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_S2VRn_RACFG_SHFT                                                       0x14
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_S2VRn_NSCFG_BMSK                                                    0xc0000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_S2VRn_NSCFG_SHFT                                                       0x12
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_S2VRn_TYPE_BMSK                                                     0x30000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_S2VRn_TYPE_SHFT                                                        0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_S2VRn_MEMATTR_BMSK                                                   0x7000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_S2VRn_MEMATTR_SHFT                                                      0xc
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_S2VRn_MTCFG_BMSK                                                      0x800
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_S2VRn_MTCFG_SHFT                                                        0xb
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_S2VRn_SHCFG_BMSK                                                      0x300
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_S2VRn_SHCFG_SHFT                                                        0x8
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_S2VRn_VMID_BMSK                                                        0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_S2VRn_VMID_SHFT                                                         0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_AS2VRn_ADDR(n)                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000e00 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_AS2VRn_PHYS(n)                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000e00 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_AS2VRn_OFFS(n)                                                   (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000e00 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_AS2VRn_RMSK                                                      0x70000013
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_AS2VRn_MAXn                                                               6
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_AS2VRn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_AS2VRn_ADDR(n), HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_AS2VRn_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_AS2VRn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_AS2VRn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_AS2VRn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_AS2VRn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_AS2VRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_AS2VRn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_AS2VRn_INI(n))
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_AS2VRn_RCNSH_BMSK                                                0x40000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_AS2VRn_RCNSH_SHFT                                                      0x1e
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_AS2VRn_RCISH_BMSK                                                0x20000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_AS2VRn_RCISH_SHFT                                                      0x1d
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_AS2VRn_RCOSH_BMSK                                                0x10000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_AS2VRn_RCOSH_SHFT                                                      0x1c
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_AS2VRn_REQPRIORITYCFG_BMSK                                             0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_AS2VRn_REQPRIORITYCFG_SHFT                                              0x4
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_AS2VRn_REQPRIORITY_BMSK                                                 0x3
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_AS2VRn_REQPRIORITY_SHFT                                                 0x0

#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SMRn_ADDR(n)                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE      + 0x00000800 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SMRn_PHYS(n)                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_PHYS + 0x00000800 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SMRn_OFFS(n)                                                     (PERIPH_SS_SDC2_SDCC4_TOP_REG_BASE_OFFS + 0x00000800 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SMRn_RMSK                                                        0x80070007
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SMRn_MAXn                                                                 6
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SMRn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SMRn_ADDR(n), HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SMRn_RMSK)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SMRn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SMRn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SMRn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SMRn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SMRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SMRn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SMRn_INI(n))
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SMRn_VALID_BMSK                                                  0x80000000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SMRn_VALID_SHFT                                                        0x1f
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SMRn_MASK_BMSK                                                      0x70000
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SMRn_MASK_SHFT                                                         0x10
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SMRn_ID_BMSK                                                            0x7
#define HWIO_PERIPH_SS_SDC2_SDCC_VMIDMT_SMRn_ID_SHFT                                                            0x0

/*----------------------------------------------------------------------------
 * MODULE: PERIPH_SS_SDC3_SDCC4_TOP
 *--------------------------------------------------------------------------*/

#define PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE                                                                (PERIPH_SS_BASE      + 0x00040000)
#define PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS                                                           (PERIPH_SS_BASE_PHYS + 0x00040000)
#define PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS                                                           0x00040000

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_POWER_ADDR                                                          (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024000)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_POWER_PHYS                                                          (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024000)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_POWER_OFFS                                                          (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024000)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_POWER_RMSK                                                               0x1c1
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_POWER_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_POWER_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_MCI_POWER_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_POWER_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_POWER_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_POWER_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_MCI_POWER_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_POWER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_MCI_POWER_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_MCI_POWER_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_POWER_SW_RST_CONFIG_BMSK                                                 0x100
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_POWER_SW_RST_CONFIG_SHFT                                                   0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_POWER_SW_RST_BMSK                                                         0x80
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_POWER_SW_RST_SHFT                                                          0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_POWER_OPEN_DRAIN_BMSK                                                     0x40
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_POWER_OPEN_DRAIN_SHFT                                                      0x6
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_POWER_CONTROL_BMSK                                                         0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_POWER_CONTROL_SHFT                                                         0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_ADDR                                                            (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024004)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_PHYS                                                            (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024004)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_OFFS                                                            (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024004)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_RMSK                                                             0xfffff00
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_INT_MCLK_ON_BMSK                                                 0x8000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_INT_MCLK_ON_SHFT                                                      0x1b
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_SDCC_CLK_EXT_EN_BMSK                                             0x4000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_SDCC_CLK_EXT_EN_SHFT                                                  0x1a
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_RX_FLOW_TIMING_BMSK                                              0x2000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_RX_FLOW_TIMING_SHFT                                                   0x19
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_SDC4_MCLK_SEL_BMSK                                               0x1800000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_SDC4_MCLK_SEL_SHFT                                                    0x17
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_CLK_INV_BMSK                                                      0x400000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_CLK_INV_SHFT                                                          0x16
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_IO_PAD_PWR_SWITCH_BMSK                                            0x200000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_IO_PAD_PWR_SWITCH_SHFT                                                0x15
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_CLK_FB_DLY_SEL_BMSK                                               0x100000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_CLK_FB_DLY_SEL_SHFT                                                   0x14
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_SD_DEV_SEL_BMSK                                                    0xc0000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_SD_DEV_SEL_SHFT                                                       0x12
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_HCLKON_SW_EN_BMSK                                                  0x20000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_HCLKON_SW_EN_SHFT                                                     0x11
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_SELECT_IN_BMSK                                                     0x1c000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_SELECT_IN_SHFT                                                         0xe
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_INVERT_OUT_BMSK                                                     0x2000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_INVERT_OUT_SHFT                                                        0xd
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_FLOW_ENA_BMSK                                                       0x1000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_FLOW_ENA_SHFT                                                          0xc
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_WIDEBUS_BMSK                                                         0xc00
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_WIDEBUS_SHFT                                                           0xa
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_PWRSAVE_BMSK                                                         0x200
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_PWRSAVE_SHFT                                                           0x9
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_ENABLE_BMSK                                                          0x100
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLK_ENABLE_SHFT                                                            0x8

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_ARGUMENT_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024008)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_ARGUMENT_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024008)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_ARGUMENT_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024008)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_ARGUMENT_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_ARGUMENT_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_ARGUMENT_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_MCI_ARGUMENT_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_ARGUMENT_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_ARGUMENT_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_ARGUMENT_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_MCI_ARGUMENT_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_ARGUMENT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_MCI_ARGUMENT_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_MCI_ARGUMENT_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_ARGUMENT_CMD_ARG_BMSK                                               0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_ARGUMENT_CMD_ARG_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_ADDR                                                            (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x0002400c)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_PHYS                                                            (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x0002400c)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_OFFS                                                            (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x0002400c)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_RMSK                                                               0x3ffff
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_AUTO_CMD21_BMSK                                                    0x20000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_AUTO_CMD21_SHFT                                                       0x11
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_AUTO_CMD19_BMSK                                                    0x10000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_AUTO_CMD19_SHFT                                                       0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_CCS_DISABLE_BMSK                                                    0x8000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_CCS_DISABLE_SHFT                                                       0xf
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_CCS_ENABLE_BMSK                                                     0x4000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_CCS_ENABLE_SHFT                                                        0xe
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_MCIABORT_BMSK                                                       0x2000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_MCIABORT_SHFT                                                          0xd
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_DAT_CMD_BMSK                                                        0x1000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_DAT_CMD_SHFT                                                           0xc
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_PROG_ENA_BMSK                                                        0x800
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_PROG_ENA_SHFT                                                          0xb
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_ENABLE_BMSK                                                          0x400
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_ENABLE_SHFT                                                            0xa
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_PENDING_BMSK                                                         0x200
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_PENDING_SHFT                                                           0x9
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_INTERRUPT_BMSK                                                       0x100
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_INTERRUPT_SHFT                                                         0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_LONGRSP_BMSK                                                          0x80
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_LONGRSP_SHFT                                                           0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_RESPONSE_BMSK                                                         0x40
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_RESPONSE_SHFT                                                          0x6
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_CMD_INDEX_BMSK                                                        0x3f
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CMD_CMD_INDEX_SHFT                                                         0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESP_CMD_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024010)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESP_CMD_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024010)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESP_CMD_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024010)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESP_CMD_RMSK                                                             0x3f
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESP_CMD_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESP_CMD_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESP_CMD_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESP_CMD_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESP_CMD_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESP_CMD_RESPCMD_BMSK                                                     0x3f
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESP_CMD_RESPCMD_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESPn_ADDR(n)                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024014 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESPn_PHYS(n)                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024014 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESPn_OFFS(n)                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024014 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESPn_RMSK                                                          0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESPn_MAXn                                                                   3
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESPn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESPn_ADDR(n), HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESPn_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESPn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESPn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESPn_STATUS_BMSK                                                   0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESPn_STATUS_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_TIMER_ADDR                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024024)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_TIMER_PHYS                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024024)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_TIMER_OFFS                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024024)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_TIMER_RMSK                                                     0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_TIMER_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_TIMER_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_TIMER_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_TIMER_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_TIMER_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_TIMER_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_TIMER_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_TIMER_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_TIMER_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_TIMER_DATA_TIME_BMSK                                           0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_TIMER_DATA_TIME_SHFT                                                  0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_LENGTH_ADDR                                                    (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024028)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_LENGTH_PHYS                                                    (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024028)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_LENGTH_OFFS                                                    (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024028)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_LENGTH_RMSK                                                     0x1ffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_LENGTH_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_LENGTH_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_LENGTH_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_LENGTH_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_LENGTH_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_LENGTH_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_LENGTH_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_LENGTH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_LENGTH_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_LENGTH_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_LENGTH_DATALENGTH_BMSK                                          0x1ffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_LENGTH_DATALENGTH_SHFT                                                0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_CTL_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x0002402c)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_CTL_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x0002402c)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_CTL_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x0002402c)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_CTL_RMSK                                                         0x3fffff
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_CTL_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_CTL_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_CTL_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_CTL_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_CTL_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_CTL_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_CTL_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_CTL_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_CTL_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_CTL_SW_SDC4_CMD19_BMSK                                           0x200000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_CTL_SW_SDC4_CMD19_SHFT                                               0x15
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_CTL_RX_DATA_PEND_BMSK                                            0x100000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_CTL_RX_DATA_PEND_SHFT                                                0x14
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_CTL_AUTO_PROG_DONE_BMSK                                           0x80000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_CTL_AUTO_PROG_DONE_SHFT                                              0x13
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_CTL_INFINITE_TRANSFER_BMSK                                        0x40000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_CTL_INFINITE_TRANSFER_SHFT                                           0x12
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_CTL_DATA_PEND_BMSK                                                0x20000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_CTL_DATA_PEND_SHFT                                                   0x11
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_CTL_BLOCKSIZE_BMSK                                                0x1fff0
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_CTL_BLOCKSIZE_SHFT                                                    0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_CTL_DM_ENABLE_BMSK                                                    0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_CTL_DM_ENABLE_SHFT                                                    0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_CTL_MODE_BMSK                                                         0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_CTL_MODE_SHFT                                                         0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_CTL_DIRECTION_BMSK                                                    0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_CTL_DIRECTION_SHFT                                                    0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_CTL_ENABLE_BMSK                                                       0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_CTL_ENABLE_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_COUNT_ADDR                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024030)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_COUNT_PHYS                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024030)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_COUNT_OFFS                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024030)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_COUNT_RMSK                                                      0x1ffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_COUNT_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_COUNT_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_COUNT_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_COUNT_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_COUNT_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_COUNT_DATACOUNT_BMSK                                            0x1ffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DATA_COUNT_DATACOUNT_SHFT                                                  0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_ADDR                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024034)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_PHYS                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024034)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_OFFS                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024034)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_RMSK                                                         0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_STATUS2_INT_BMSK                                             0x80000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_STATUS2_INT_SHFT                                                   0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_AUTO_CMD19_TIMEOUT_BMSK                                      0x40000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_AUTO_CMD19_TIMEOUT_SHFT                                            0x1e
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_BOOT_TIMEOUT_BMSK                                            0x20000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_BOOT_TIMEOUT_SHFT                                                  0x1d
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_BOOT_ACK_ERR_BMSK                                            0x10000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_BOOT_ACK_ERR_SHFT                                                  0x1c
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_BOOT_ACK_REC_BMSK                                             0x8000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_BOOT_ACK_REC_SHFT                                                  0x1b
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_CCS_TIMEOUT_BMSK                                              0x4000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_CCS_TIMEOUT_SHFT                                                   0x1a
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_SDIO_INTR_OPER_BMSK                                           0x2000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_SDIO_INTR_OPER_SHFT                                                0x19
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_ATA_CMD_COMPL_BMSK                                            0x1000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_ATA_CMD_COMPL_SHFT                                                 0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_PROG_DONE_BMSK                                                 0x800000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_PROG_DONE_SHFT                                                     0x17
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_SDIO_INTR_BMSK                                                 0x400000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_SDIO_INTR_SHFT                                                     0x16
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_RXDATA_AVLBL_BMSK                                              0x200000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_RXDATA_AVLBL_SHFT                                                  0x15
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_TXDATA_AVLBL_BMSK                                              0x100000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_TXDATA_AVLBL_SHFT                                                  0x14
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_RXFIFO_EMPTY_BMSK                                               0x80000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_RXFIFO_EMPTY_SHFT                                                  0x13
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_TXFIFO_EMPTY_BMSK                                               0x40000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_TXFIFO_EMPTY_SHFT                                                  0x12
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_RXFIFO_FULL_BMSK                                                0x20000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_RXFIFO_FULL_SHFT                                                   0x11
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_TXFIFO_FULL_BMSK                                                0x10000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_TXFIFO_FULL_SHFT                                                   0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_RXFIFO_HALF_FULL_BMSK                                            0x8000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_RXFIFO_HALF_FULL_SHFT                                               0xf
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_TXFIFO_HALF_FULL_BMSK                                            0x4000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_TXFIFO_HALF_FULL_SHFT                                               0xe
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_RXACTIVE_BMSK                                                    0x2000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_RXACTIVE_SHFT                                                       0xd
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_TXACTIVE_BMSK                                                    0x1000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_TXACTIVE_SHFT                                                       0xc
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_CMD_ACTIVE_BMSK                                                   0x800
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_CMD_ACTIVE_SHFT                                                     0xb
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_DATA_BLK_END_BMSK                                                 0x400
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_DATA_BLK_END_SHFT                                                   0xa
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_START_BIT_ERR_BMSK                                                0x200
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_START_BIT_ERR_SHFT                                                  0x9
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_DATAEND_BMSK                                                      0x100
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_DATAEND_SHFT                                                        0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_CMD_SENT_BMSK                                                      0x80
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_CMD_SENT_SHFT                                                       0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_CMD_RESPONSE_END_BMSK                                              0x40
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_CMD_RESPONSE_END_SHFT                                               0x6
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_RX_OVERRUN_BMSK                                                    0x20
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_RX_OVERRUN_SHFT                                                     0x5
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_TX_UNDERRUN_BMSK                                                   0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_TX_UNDERRUN_SHFT                                                    0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_DATA_TIMEOUT_BMSK                                                   0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_DATA_TIMEOUT_SHFT                                                   0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_CMD_TIMEOUT_BMSK                                                    0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_CMD_TIMEOUT_SHFT                                                    0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_DATA_CRC_FAIL_BMSK                                                  0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_DATA_CRC_FAIL_SHFT                                                  0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_CMD_CRC_FAIL_BMSK                                                   0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS_CMD_CRC_FAIL_SHFT                                                   0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_ADDR                                                          (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024038)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_PHYS                                                          (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024038)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_OFFS                                                          (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024038)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_RMSK                                                          0x7dc007ff
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_AUTO_CMD19_TIMEOUT_CLR_BMSK                                   0x40000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_AUTO_CMD19_TIMEOUT_CLR_SHFT                                         0x1e
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_BOOT_TIMEOUT_CLR_BMSK                                         0x20000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_BOOT_TIMEOUT_CLR_SHFT                                               0x1d
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_BOOT_ACK_ERR_CLR_BMSK                                         0x10000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_BOOT_ACK_ERR_CLR_SHFT                                               0x1c
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_BOOT_ACK_REC_CLR_BMSK                                          0x8000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_BOOT_ACK_REC_CLR_SHFT                                               0x1b
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_CCS_TIMEOUT_CLR_BMSK                                           0x4000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_CCS_TIMEOUT_CLR_SHFT                                                0x1a
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_ATA_CMD_COMPL_CLR_BMSK                                         0x1000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_ATA_CMD_COMPL_CLR_SHFT                                              0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_PROG_DONE_CLR_BMSK                                              0x800000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_PROG_DONE_CLR_SHFT                                                  0x17
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_SDIO_INTR_CLR_BMSK                                              0x400000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_SDIO_INTR_CLR_SHFT                                                  0x16
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_DATA_BLK_END_CLR_BMSK                                              0x400
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_DATA_BLK_END_CLR_SHFT                                                0xa
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_START_BIT_ERR_CLR_BMSK                                             0x200
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_START_BIT_ERR_CLR_SHFT                                               0x9
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_DATA_END_CLR_BMSK                                                  0x100
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_DATA_END_CLR_SHFT                                                    0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_CMD_SENT_CLR_BMSK                                                   0x80
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_CMD_SENT_CLR_SHFT                                                    0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_CMD_RESP_END_CLT_BMSK                                               0x40
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_CMD_RESP_END_CLT_SHFT                                                0x6
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_RX_OVERRUN_CLR_BMSK                                                 0x20
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_RX_OVERRUN_CLR_SHFT                                                  0x5
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_TX_UNDERRUN_CLR_BMSK                                                0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_TX_UNDERRUN_CLR_SHFT                                                 0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_DATA_TIMEOUT_CLR_BMSK                                                0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_DATA_TIMEOUT_CLR_SHFT                                                0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_CMD_TIMOUT_CLR_BMSK                                                  0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_CMD_TIMOUT_CLR_SHFT                                                  0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_DATA_CRC_FAIL_CLR_BMSK                                               0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_DATA_CRC_FAIL_CLR_SHFT                                               0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_CMD_CRC_FAIL_CLR_BMSK                                                0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR_CMD_CRC_FAIL_CLR_SHFT                                                0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_ADDR(n)                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x0002403c + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_PHYS(n)                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x0002403c + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_OFFS(n)                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x0002403c + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_RMSK                                                      0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MAXn                                                               1
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_ADDR(n), HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_INI(n))
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK31_BMSK                                               0x80000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK31_SHFT                                                     0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK30_BMSK                                               0x40000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK30_SHFT                                                     0x1e
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK29_BMSK                                               0x20000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK29_SHFT                                                     0x1d
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK28_BMSK                                               0x10000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK28_SHFT                                                     0x1c
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK27_BMSK                                                0x8000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK27_SHFT                                                     0x1b
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK26_BMSK                                                0x4000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK26_SHFT                                                     0x1a
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK25_BMSK                                                0x2000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK25_SHFT                                                     0x19
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK24_BMSK                                                0x1000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK24_SHFT                                                     0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK23_BMSK                                                 0x800000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK23_SHFT                                                     0x17
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK22_BMSK                                                 0x400000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK22_SHFT                                                     0x16
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK21_BMSK                                                 0x200000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK21_SHFT                                                     0x15
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK20_BMSK                                                 0x100000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK20_SHFT                                                     0x14
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK19_BMSK                                                  0x80000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK19_SHFT                                                     0x13
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK18_BMSK                                                  0x40000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK18_SHFT                                                     0x12
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK17_BMSK                                                  0x20000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK17_SHFT                                                     0x11
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK16_BMSK                                                  0x10000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK16_SHFT                                                     0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK15_BMSK                                                   0x8000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK15_SHFT                                                      0xf
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK14_BMSK                                                   0x4000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK14_SHFT                                                      0xe
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK13_BMSK                                                   0x2000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK13_SHFT                                                      0xd
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK12_BMSK                                                   0x1000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK12_SHFT                                                      0xc
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK11_BMSK                                                    0x800
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK11_SHFT                                                      0xb
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK10_BMSK                                                    0x400
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK10_SHFT                                                      0xa
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK9_BMSK                                                     0x200
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK9_SHFT                                                       0x9
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK8_BMSK                                                     0x100
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK8_SHFT                                                       0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK7_BMSK                                                      0x80
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK7_SHFT                                                       0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK6_BMSK                                                      0x40
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK6_SHFT                                                       0x6
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK5_BMSK                                                      0x20
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK5_SHFT                                                       0x5
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK4_BMSK                                                      0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK4_SHFT                                                       0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK3_BMSK                                                       0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK3_SHFT                                                       0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK2_BMSK                                                       0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK2_SHFT                                                       0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK1_BMSK                                                       0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK1_SHFT                                                       0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK0_BMSK                                                       0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKn_MASK0_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_COUNT_ADDR                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024044)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_COUNT_PHYS                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024044)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_COUNT_OFFS                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024044)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_COUNT_RMSK                                                       0xffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_COUNT_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_COUNT_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_COUNT_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_COUNT_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_COUNT_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_COUNT_DATA_COUNT_BMSK                                            0xffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_COUNT_DATA_COUNT_SHFT                                                 0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_BOOT_ADDR                                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024048)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_BOOT_PHYS                                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024048)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_BOOT_OFFS                                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024048)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_BOOT_RMSK                                                                  0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_BOOT_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_BOOT_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_MCI_BOOT_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_BOOT_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_BOOT_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_BOOT_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_MCI_BOOT_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_BOOT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_MCI_BOOT_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_MCI_BOOT_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_BOOT_BOOT_ACK_EN_BMSK                                                      0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_BOOT_BOOT_ACK_EN_SHFT                                                      0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_BOOT_BOOT_EN_BMSK                                                          0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_BOOT_BOOT_EN_SHFT                                                          0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_BOOT_BOOT_MODE_BMSK                                                        0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_BOOT_BOOT_MODE_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_BOOT_ACK_TIMER_ADDR                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x0002404c)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_BOOT_ACK_TIMER_PHYS                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x0002404c)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_BOOT_ACK_TIMER_OFFS                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x0002404c)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_BOOT_ACK_TIMER_RMSK                                                 0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_BOOT_ACK_TIMER_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_BOOT_ACK_TIMER_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_MCI_BOOT_ACK_TIMER_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_BOOT_ACK_TIMER_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_BOOT_ACK_TIMER_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_BOOT_ACK_TIMER_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_MCI_BOOT_ACK_TIMER_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_BOOT_ACK_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_MCI_BOOT_ACK_TIMER_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_MCI_BOOT_ACK_TIMER_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_BOOT_ACK_TIMER_BOOT_ACK_TIMER_BMSK                                  0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_BOOT_ACK_TIMER_BOOT_ACK_TIMER_SHFT                                         0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_VERSION_ADDR                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024050)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_VERSION_PHYS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024050)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_VERSION_OFFS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024050)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_VERSION_RMSK                                                        0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_VERSION_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_VERSION_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_MCI_VERSION_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_VERSION_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_VERSION_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_VERSION_MCI_VERSION_BMSK                                            0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_VERSION_MCI_VERSION_SHFT                                                   0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_EMULATION_DLY_LINE_ADDR                                             (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024054)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_EMULATION_DLY_LINE_PHYS                                             (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024054)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_EMULATION_DLY_LINE_OFFS                                             (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024054)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_EMULATION_DLY_LINE_RMSK                                             0xf00000ff
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_EMULATION_DLY_LINE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_EMULATION_DLY_LINE_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_MCI_EMULATION_DLY_LINE_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_EMULATION_DLY_LINE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_EMULATION_DLY_LINE_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_EMULATION_DLY_LINE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_MCI_EMULATION_DLY_LINE_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_EMULATION_DLY_LINE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_MCI_EMULATION_DLY_LINE_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_MCI_EMULATION_DLY_LINE_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_EMULATION_DLY_LINE_DCM_DONE_BMSK                                    0x80000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_EMULATION_DLY_LINE_DCM_DONE_SHFT                                          0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_EMULATION_DLY_LINE_DCM_START_BMSK                                   0x40000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_EMULATION_DLY_LINE_DCM_START_SHFT                                         0x1e
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_EMULATION_DLY_LINE_DCM_LOCKED_BMSK                                  0x20000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_EMULATION_DLY_LINE_DCM_LOCKED_SHFT                                        0x1d
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_EMULATION_DLY_LINE_DCM_RESET_BMSK                                   0x10000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_EMULATION_DLY_LINE_DCM_RESET_SHFT                                         0x1c
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_EMULATION_DLY_LINE_SD_CLK_DLY_CTRL_BMSK                                   0xff
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_EMULATION_DLY_LINE_SD_CLK_DLY_CTRL_SHFT                                    0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CCS_TIMER_ADDR                                                      (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024058)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CCS_TIMER_PHYS                                                      (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024058)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CCS_TIMER_OFFS                                                      (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024058)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CCS_TIMER_RMSK                                                      0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CCS_TIMER_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_CCS_TIMER_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_MCI_CCS_TIMER_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CCS_TIMER_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_CCS_TIMER_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CCS_TIMER_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_MCI_CCS_TIMER_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CCS_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_MCI_CCS_TIMER_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_MCI_CCS_TIMER_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CCS_TIMER_CCS_TIMER_BMSK                                            0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CCS_TIMER_CCS_TIMER_SHFT                                                   0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESPONSE_MASK_ADDR                                                  (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x0002405c)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESPONSE_MASK_PHYS                                                  (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x0002405c)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESPONSE_MASK_OFFS                                                  (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x0002405c)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESPONSE_MASK_RMSK                                                  0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESPONSE_MASK_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESPONSE_MASK_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESPONSE_MASK_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESPONSE_MASK_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESPONSE_MASK_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESPONSE_MASK_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESPONSE_MASK_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESPONSE_MASK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESPONSE_MASK_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESPONSE_MASK_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESPONSE_MASK_RESPONSE_MASK_BMSK                                    0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_RESPONSE_MASK_RESPONSE_MASK_SHFT                                           0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_ADDR                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024060)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_PHYS                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024060)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_OFFS                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024060)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_RMSK                                                     0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_SDC4_DIS_DOUT_BMSK                                       0x80000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_SDC4_DIS_DOUT_SHFT                                             0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_DLL_RST_BMSK                                             0x40000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_DLL_RST_SHFT                                                   0x1e
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_PDN_BMSK                                                 0x20000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_PDN_SHFT                                                       0x1d
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_CK_INTP_SEL_BMSK                                         0x10000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_CK_INTP_SEL_SHFT                                               0x1c
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_CK_INTP_EN_BMSK                                           0x8000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_CK_INTP_EN_SHFT                                                0x1b
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_MCLK_FREQ_BMSK                                            0x7000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_MCLK_FREQ_SHFT                                                 0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_CDR_SELEXT_BMSK                                            0xf00000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_CDR_SELEXT_SHFT                                                0x14
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_CDR_EXT_EN_BMSK                                             0x80000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_CDR_EXT_EN_SHFT                                                0x13
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_CK_OUT_EN_BMSK                                              0x40000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_CK_OUT_EN_SHFT                                                 0x12
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_CDR_EN_BMSK                                                 0x20000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_CDR_EN_SHFT                                                    0x11
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_DLL_EN_BMSK                                                 0x10000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_DLL_EN_SHFT                                                    0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_CDR_UPD_RATE_BMSK                                            0xc000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_CDR_UPD_RATE_SHFT                                               0xe
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_DLL_UPD_RATE_BMSK                                            0x3000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_DLL_UPD_RATE_SHFT                                               0xc
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_DLL_PHASE_DET_BMSK                                            0xc00
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_DLL_PHASE_DET_SHFT                                              0xa
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_CDR_ALGORITHM_SEL_BMSK                                        0x300
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_CDR_ALGORITHM_SEL_SHFT                                          0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_CMUX0_SHIFT_PHASE_BMSK                                         0xc0
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_CMUX0_SHIFT_PHASE_SHFT                                          0x6
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_CMUX1_SHIFT_PHASE_BMSK                                         0x30
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_CMUX1_SHIFT_PHASE_SHFT                                          0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_CMUX2_SHIFT_PHASE_BMSK                                          0xc
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_CMUX2_SHIFT_PHASE_SHFT                                          0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_CMUX3_SHIFT_PHASE_BMSK                                          0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_CONFIG_CMUX3_SHIFT_PHASE_SHFT                                          0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_ADDR                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024064)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_PHYS                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024064)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_OFFS                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024064)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_RMSK                                                   0xffffffe0
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_VTH_CTRL_BMSK                                          0xfc000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_VTH_CTRL_SHFT                                                0x1a
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_DELTA_VGS_CTRL_BMSK                                     0x3c00000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_DELTA_VGS_CTRL_SHFT                                          0x16
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_DLL_BIAS_EXT_EN_BMSK                                     0x200000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_DLL_BIAS_EXT_EN_SHFT                                         0x15
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_CDR_TEST_CTRL_BMSK                                       0x180000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_CDR_TEST_CTRL_SHFT                                           0x13
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_EXT_UP_DN_BMSK                                            0x40000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_EXT_UP_DN_SHFT                                               0x12
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_ATEST_CTRL_BMSK                                           0x20000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_ATEST_CTRL_SHFT                                              0x11
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_ATEST_OUT_MUX_CTRL_BMSK                                   0x1c000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_ATEST_OUT_MUX_CTRL_SHFT                                       0xe
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_DTEST_CTRL_BMSK                                            0x2000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_DTEST_CTRL_SHFT                                               0xd
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_DTEST_OUT_MUX_CTRL_BMSK                                    0x1c00
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_DTEST_OUT_MUX_CTRL_SHFT                                       0xa
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_DLL_TAP_CTRL_BMSK                                           0x200
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_DLL_TAP_CTRL_SHFT                                             0x9
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_DLL_CUR_CTRL_BMSK                                           0x180
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_DLL_CUR_CTRL_SHFT                                             0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_INT_REF_CLK_BMSK                                             0x40
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_INT_REF_CLK_SHFT                                              0x6
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_FEEDBACK_CLK_EN_BMSK                                         0x20
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_TEST_CTL_FEEDBACK_CLK_EN_SHFT                                          0x5

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_STATUS_ADDR                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024068)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_STATUS_PHYS                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024068)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_STATUS_OFFS                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024068)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_STATUS_RMSK                                                           0xfc
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_STATUS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_STATUS_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_STATUS_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_STATUS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_STATUS_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_STATUS_DLL_LOCK_BMSK                                                  0x80
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_STATUS_DLL_LOCK_SHFT                                                   0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_STATUS_CDR_PHASE_BMSK                                                 0x78
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_STATUS_CDR_PHASE_SHFT                                                  0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_STATUS_DDLL_COARSE_CAL_BMSK                                            0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_DLL_STATUS_DDLL_COARSE_CAL_SHFT                                            0x2

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS2_ADDR                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x0002406c)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS2_PHYS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x0002406c)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS2_OFFS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x0002406c)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS2_RMSK                                                              0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS2_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS2_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS2_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS2_DATA_END_BIT_ERROR_BMSK                                           0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS2_DATA_END_BIT_ERROR_SHFT                                            0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS2_CMD_END_BIT_ERROR_BMSK                                             0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS2_CMD_END_BIT_ERROR_SHFT                                             0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS2_FIFO_EMPTY_ERROR_BMSK                                              0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS2_FIFO_EMPTY_ERROR_SHFT                                              0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS2_FIFO_FULL_ERROR_BMSK                                               0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS2_FIFO_FULL_ERROR_SHFT                                               0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS2_MCLK_REG_WR_ACTIVE_BMSK                                            0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_STATUS2_MCLK_REG_WR_ACTIVE_SHFT                                            0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_GENERICS_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024070)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_GENERICS_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024070)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_GENERICS_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024070)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_GENERICS_RMSK                                                       0x3fffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_GENERICS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_GENERICS_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_MCI_GENERICS_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_GENERICS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_GENERICS_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_GENERICS_SWITCHABLE_SIGNALING_VOLTAGE_BMSK                          0x20000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_GENERICS_SWITCHABLE_SIGNALING_VOLTAGE_SHFT                                0x1d
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_GENERICS_BUS_18V_SUPPORT_BMSK                                       0x10000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_GENERICS_BUS_18V_SUPPORT_SHFT                                             0x1c
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_GENERICS_BUS_30V_SUPPORT_BMSK                                        0x8000000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_GENERICS_BUS_30V_SUPPORT_SHFT                                             0x1b
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_GENERICS_SD_DATA_WIDTH_BMSK                                          0x7800000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_GENERICS_SD_DATA_WIDTH_SHFT                                               0x17
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_GENERICS_RAM_SIZE_BMSK                                                0x7ffc00
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_GENERICS_RAM_SIZE_SHFT                                                     0xa
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_GENERICS_USE_SPS_BMSK                                                    0x200
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_GENERICS_USE_SPS_SHFT                                                      0x9
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_GENERICS_NUM_OF_DEV_BMSK                                                 0x1c0
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_GENERICS_NUM_OF_DEV_SHFT                                                   0x6
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_GENERICS_MAX_PIPES_BMSK                                                   0x3e
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_GENERICS_MAX_PIPES_SHFT                                                    0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_GENERICS_USE_DLL_SDC4_BMSK                                                 0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_GENERICS_USE_DLL_SDC4_SHFT                                                 0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_STATUS_ADDR                                                    (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024074)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_STATUS_PHYS                                                    (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024074)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_STATUS_OFFS                                                    (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024074)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_STATUS_RMSK                                                       0x7ffff
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_STATUS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_STATUS_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_STATUS_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_STATUS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_STATUS_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_STATUS_RX_FIFO_512_BMSK                                           0x40000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_STATUS_RX_FIFO_512_SHFT                                              0x12
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_STATUS_RX_FIFO_256_BMSK                                           0x20000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_STATUS_RX_FIFO_256_SHFT                                              0x11
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_STATUS_RX_FIFO_128_BMSK                                           0x10000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_STATUS_RX_FIFO_128_SHFT                                              0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_STATUS_RX_FIFO_64_BMSK                                             0x8000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_STATUS_RX_FIFO_64_SHFT                                                0xf
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_STATUS_TX_FIFO_512_BMSK                                            0x4000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_STATUS_TX_FIFO_512_SHFT                                               0xe
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_STATUS_TX_FIFO_256_BMSK                                            0x2000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_STATUS_TX_FIFO_256_SHFT                                               0xd
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_STATUS_TX_FIFO_128_BMSK                                            0x1000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_STATUS_TX_FIFO_128_SHFT                                               0xc
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_STATUS_TX_FIFO_64_BMSK                                              0x800
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_STATUS_TX_FIFO_64_SHFT                                                0xb
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_STATUS_FIFO_FILL_LEVEL_BMSK                                         0x7ff
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_STATUS_FIFO_FILL_LEVEL_SHFT                                           0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_HC_MODE_ADDR                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024078)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_HC_MODE_PHYS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024078)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_HC_MODE_OFFS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024078)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_HC_MODE_RMSK                                                               0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_HC_MODE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_HC_MODE_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_MCI_HC_MODE_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_HC_MODE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_HC_MODE_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_HC_MODE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_MCI_HC_MODE_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_HC_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_MCI_HC_MODE_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_MCI_HC_MODE_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_HC_MODE_WAIT_DLL_LOCK_BMSK                                                 0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_HC_MODE_WAIT_DLL_LOCK_SHFT                                                 0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_HC_MODE_CYCLES_AFTER_EOB_DIS_BMSK                                          0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_HC_MODE_CYCLES_AFTER_EOB_DIS_SHFT                                          0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_HC_MODE_HC_MODE_EN_BMSK                                                    0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_HC_MODE_HC_MODE_EN_SHFT                                                    0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFOn_ADDR(n)                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024080 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFOn_PHYS(n)                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024080 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFOn_OFFS(n)                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024080 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFOn_RMSK                                                          0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFOn_MAXn                                                                  15
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFOn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFOn_ADDR(n), HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFOn_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFOn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFOn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFOn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFOn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFOn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFOn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFOn_INI(n))
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFOn_DATA_BMSK                                                     0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFOn_DATA_SHFT                                                            0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TESTBUS_CONFIG_ADDR                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x000240cc)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TESTBUS_CONFIG_PHYS                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x000240cc)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TESTBUS_CONFIG_OFFS                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x000240cc)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TESTBUS_CONFIG_RMSK                                                      0x3ff
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TESTBUS_CONFIG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_TESTBUS_CONFIG_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_MCI_TESTBUS_CONFIG_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TESTBUS_CONFIG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_TESTBUS_CONFIG_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TESTBUS_CONFIG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_MCI_TESTBUS_CONFIG_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TESTBUS_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_MCI_TESTBUS_CONFIG_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_MCI_TESTBUS_CONFIG_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TESTBUS_CONFIG_HW_EVENTS_EN_BMSK                                         0x200
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TESTBUS_CONFIG_HW_EVENTS_EN_SHFT                                           0x9
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TESTBUS_CONFIG_SW_EVENTS_EN_BMSK                                         0x100
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TESTBUS_CONFIG_SW_EVENTS_EN_SHFT                                           0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TESTBUS_CONFIG_TESTBUS_SEL2_BMSK                                          0xf0
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TESTBUS_CONFIG_TESTBUS_SEL2_SHFT                                           0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TESTBUS_CONFIG_TESTBUS_ENA_BMSK                                            0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TESTBUS_CONFIG_TESTBUS_ENA_SHFT                                            0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TESTBUS_CONFIG_TESTBUS_ENA_DISABLE_FVAL                                    0x0
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TESTBUS_CONFIG_TESTBUS_ENA_ENABLE_FVAL                                     0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TESTBUS_CONFIG_TESTBUS_SEL_BMSK                                            0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TESTBUS_CONFIG_TESTBUS_SEL_SHFT                                            0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_CTL_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x000240d0)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_CTL_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x000240d0)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_CTL_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x000240d0)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_CTL_RMSK                                                              0x9
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_CTL_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_CTL_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_CTL_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_CTL_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_CTL_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_CTL_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_CTL_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_CTL_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_CTL_REGTEST_BMSK                                                      0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_CTL_REGTEST_SHFT                                                      0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_CTL_ITEN_BMSK                                                         0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_CTL_ITEN_SHFT                                                         0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_INPUT_ADDR                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x000240d4)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_INPUT_PHYS                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x000240d4)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_INPUT_OFFS                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x000240d4)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_INPUT_RMSK                                                          0x3fe
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_INPUT_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_INPUT_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_INPUT_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_INPUT_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_INPUT_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_INPUT_MCIDATIN_7_4_BMSK                                             0x3c0
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_INPUT_MCIDATIN_7_4_SHFT                                               0x6
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_INPUT_MCICMDIN_BMSK                                                  0x20
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_INPUT_MCICMDIN_SHFT                                                   0x5
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_INPUT_MCIDATIN_3_0_BMSK                                              0x1e
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_INPUT_MCIDATIN_3_0_SHFT                                               0x1

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_OUT_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x000240d8)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_OUT_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x000240d8)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_OUT_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x000240d8)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_OUT_RMSK                                                           0xf7c3
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_OUT_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_OUT_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_OUT_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_OUT_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_OUT_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_OUT_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_OUT_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_OUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_OUT_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_OUT_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_OUT_MCIDATOUT_7_4_BMSK                                             0xf000
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_OUT_MCIDATOUT_7_4_SHFT                                                0xc
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_OUT_MCICMDOUT_BMSK                                                  0x400
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_OUT_MCICMDOUT_SHFT                                                    0xa
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_OUT_MCIDATOUT_3_0_BMSK                                              0x3c0
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_OUT_MCIDATOUT_3_0_SHFT                                                0x6
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_OUT_MCIINTR1_BMSK                                                     0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_OUT_MCIINTR1_SHFT                                                     0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_OUT_MCIINTR0_BMSK                                                     0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_TEST_OUT_MCIINTR0_SHFT                                                     0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_STATUS_REG_ADDR                                              (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x000240dc)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_STATUS_REG_PHYS                                              (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x000240dc)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_STATUS_REG_OFFS                                              (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x000240dc)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_STATUS_REG_RMSK                                                     0xf
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_STATUS_REG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_STATUS_REG_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_STATUS_REG_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_STATUS_REG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_STATUS_REG_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_STATUS_REG_IO_HIGH_V_BMSK                                           0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_STATUS_REG_IO_HIGH_V_SHFT                                           0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_STATUS_REG_IO_LOW_V_BMSK                                            0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_STATUS_REG_IO_LOW_V_SHFT                                            0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_STATUS_REG_BUS_ON_BMSK                                              0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_STATUS_REG_BUS_ON_SHFT                                              0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_STATUS_REG_BUS_OFF_BMSK                                             0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_STATUS_REG_BUS_OFF_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_MASK_REG_ADDR                                                (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x000240e0)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_MASK_REG_PHYS                                                (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x000240e0)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_MASK_REG_OFFS                                                (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x000240e0)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_MASK_REG_RMSK                                                       0xf
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_MASK_REG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_MASK_REG_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_MASK_REG_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_MASK_REG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_MASK_REG_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_MASK_REG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_MASK_REG_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_MASK_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_MASK_REG_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_MASK_REG_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_MASK_REG_IO_HIGH_V_BMSK                                             0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_MASK_REG_IO_HIGH_V_SHFT                                             0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_MASK_REG_IO_LOW_V_BMSK                                              0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_MASK_REG_IO_LOW_V_SHFT                                              0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_MASK_REG_BUS_ON_BMSK                                                0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_MASK_REG_BUS_ON_SHFT                                                0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_MASK_REG_BUS_OFF_BMSK                                               0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_MASK_REG_BUS_OFF_SHFT                                               0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CLEAR_REG_ADDR                                               (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x000240e4)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CLEAR_REG_PHYS                                               (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x000240e4)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CLEAR_REG_OFFS                                               (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x000240e4)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CLEAR_REG_RMSK                                                      0xf
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CLEAR_REG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CLEAR_REG_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CLEAR_REG_IO_HIGH_V_BMSK                                            0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CLEAR_REG_IO_HIGH_V_SHFT                                            0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CLEAR_REG_IO_LOW_V_BMSK                                             0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CLEAR_REG_IO_LOW_V_SHFT                                             0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CLEAR_REG_BUS_ON_BMSK                                               0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CLEAR_REG_BUS_ON_SHFT                                               0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CLEAR_REG_BUS_OFF_BMSK                                              0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CLEAR_REG_BUS_OFF_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CTL_REG_ADDR                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x000240e8)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CTL_REG_PHYS                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x000240e8)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CTL_REG_OFFS                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x000240e8)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CTL_REG_RMSK                                                       0x3f
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CTL_REG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CTL_REG_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CTL_REG_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CTL_REG_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CTL_REG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CTL_REG_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CTL_REG_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CTL_REG_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CTL_REG_CARD_DETECT_PIN_LEVEL_BMSK                                 0x20
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CTL_REG_CARD_DETECT_PIN_LEVEL_SHFT                                  0x5
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CTL_REG_HC_WRITE_PROTECT_BMSK                                      0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CTL_REG_HC_WRITE_PROTECT_SHFT                                       0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CTL_REG_IO_SIG_SWITCH_FAIL_BMSK                                     0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CTL_REG_IO_SIG_SWITCH_FAIL_SHFT                                     0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CTL_REG_IO_SIG_SWITCH_SUCCESS_BMSK                                  0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CTL_REG_IO_SIG_SWITCH_SUCCESS_SHFT                                  0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CTL_REG_BUS_ON_OFF_FAIL_BMSK                                        0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CTL_REG_BUS_ON_OFF_FAIL_SHFT                                        0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CTL_REG_BUS_ON_OFF_SUCCESS_BMSK                                     0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_PWRCTL_CTL_REG_BUS_ON_OFF_SUCCESS_SHFT                                     0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR2_ADDR                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x000240ec)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR2_PHYS                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x000240ec)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR2_OFFS                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x000240ec)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR2_RMSK                                                               0x1e
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR2_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR2_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR2_DATA_END_BIT_ERROR_CLR_BMSK                                        0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR2_DATA_END_BIT_ERROR_CLR_SHFT                                         0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR2_CMD_END_BIT_ERROR_CLR_BMSK                                          0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR2_CMD_END_BIT_ERROR_CLR_SHFT                                          0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR2_FIFO_EMPTY_ERROR_CLR_BMSK                                           0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR2_FIFO_EMPTY_ERROR_CLR_SHFT                                           0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR2_FIFO_FULL_ERROR_CLR_BMSK                                            0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_CLEAR2_FIFO_FULL_ERROR_CLR_SHFT                                            0x1

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKINT2_n_ADDR(n)                                              (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x000240f0 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKINT2_n_PHYS(n)                                              (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x000240f0 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKINT2_n_OFFS(n)                                              (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x000240f0 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKINT2_n_RMSK                                                       0x1e
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKINT2_n_MAXn                                                          1
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKINT2_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKINT2_n_ADDR(n), HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKINT2_n_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKINT2_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKINT2_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKINT2_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKINT2_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKINT2_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKINT2_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKINT2_n_INI(n))
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKINT2_n_MASK4_BMSK                                                 0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKINT2_n_MASK4_SHFT                                                  0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKINT2_n_MASK3_BMSK                                                  0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKINT2_n_MASK3_SHFT                                                  0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKINT2_n_MASK2_BMSK                                                  0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKINT2_n_MASK2_SHFT                                                  0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKINT2_n_MASK1_BMSK                                                  0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_INT_MASKINT2_n_MASK1_SHFT                                                  0x1

#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CFG_ADDR                                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x000240fc)
#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CFG_PHYS                                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x000240fc)
#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CFG_OFFS                                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x000240fc)
#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CFG_RMSK                                                               0xff11
#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CFG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CFG_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CFG_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CFG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CFG_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CFG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CFG_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CFG_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CFG_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CFG_CHAR_MODE_BMSK                                                     0xf000
#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CFG_CHAR_MODE_SHFT                                                        0xc
#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CFG_CHAR_STATUS_BMSK                                                    0xf00
#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CFG_CHAR_STATUS_SHFT                                                      0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CFG_DIRECTION_BMSK                                                       0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CFG_DIRECTION_SHFT                                                        0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CFG_ENABLE_BMSK                                                           0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CFG_ENABLE_SHFT                                                           0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CMD_ADDR                                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024100)
#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CMD_PHYS                                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024100)
#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CMD_OFFS                                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024100)
#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CMD_RMSK                                                               0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CMD_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CMD_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CMD_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CMD_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CMD_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CMD_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CMD_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CMD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CMD_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CMD_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CMD_CMDIN_ACTUAL_BMSK                                                  0xff00
#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CMD_CMDIN_ACTUAL_SHFT                                                     0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CMD_CMDOUT_DATA_DIN_EXP_BMSK                                             0xff
#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_CMD_CMDOUT_DATA_DIN_EXP_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_DATA_n_ADDR(n)                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024104 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_DATA_n_PHYS(n)                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024104 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_DATA_n_OFFS(n)                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024104 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_DATA_n_RMSK                                                            0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_DATA_n_MAXn                                                                 7
#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_DATA_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_CHAR_DATA_n_ADDR(n), HWIO_PERIPH_SS_SDC3_SDCC_CHAR_DATA_n_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_DATA_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_CHAR_DATA_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_DATA_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_CHAR_DATA_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_DATA_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_CHAR_DATA_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC3_SDCC_CHAR_DATA_n_INI(n))
#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_DATA_n_DIN_ACTUAL_BMSK                                                 0xff00
#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_DATA_n_DIN_ACTUAL_SHFT                                                    0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_DATA_n_DOUT_DATA_DIN_EXP_BMSK                                            0xff
#define HWIO_PERIPH_SS_SDC3_SDCC_CHAR_DATA_n_DOUT_DATA_DIN_EXP_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_DEBUG_REG_ADDR                                                          (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024124)
#define HWIO_PERIPH_SS_SDC3_SDCC_DEBUG_REG_PHYS                                                          (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024124)
#define HWIO_PERIPH_SS_SDC3_SDCC_DEBUG_REG_OFFS                                                          (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024124)
#define HWIO_PERIPH_SS_SDC3_SDCC_DEBUG_REG_RMSK                                                          0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_DEBUG_REG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_DEBUG_REG_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_DEBUG_REG_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_DEBUG_REG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_DEBUG_REG_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_DEBUG_REG_TEST_BUS_BMSK                                                 0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_DEBUG_REG_TEST_BUS_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_IP_CATALOG_ADDR                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024128)
#define HWIO_PERIPH_SS_SDC3_SDCC_IP_CATALOG_PHYS                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024128)
#define HWIO_PERIPH_SS_SDC3_SDCC_IP_CATALOG_OFFS                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024128)
#define HWIO_PERIPH_SS_SDC3_SDCC_IP_CATALOG_RMSK                                                         0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_IP_CATALOG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_IP_CATALOG_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_IP_CATALOG_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_IP_CATALOG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_IP_CATALOG_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_IP_CATALOG_MAJOR_BMSK                                                   0xf0000000
#define HWIO_PERIPH_SS_SDC3_SDCC_IP_CATALOG_MAJOR_SHFT                                                         0x1c
#define HWIO_PERIPH_SS_SDC3_SDCC_IP_CATALOG_MINOR_BMSK                                                    0xfff0000
#define HWIO_PERIPH_SS_SDC3_SDCC_IP_CATALOG_MINOR_SHFT                                                         0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_IP_CATALOG_STEP_BMSK                                                        0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_IP_CATALOG_STEP_SHFT                                                           0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_ALTn_ADDR(n)                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024400 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_ALTn_PHYS(n)                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024400 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_ALTn_OFFS(n)                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024400 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_ALTn_RMSK                                                      0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_ALTn_MAXn                                                             255
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_ALTn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_ALTn_ADDR(n), HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_ALTn_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_ALTn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_ALTn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_ALTn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_ALTn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_ALTn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_ALTn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_ALTn_INI(n))
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_ALTn_DATA_BMSK                                                 0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_MCI_FIFO_ALTn_DATA_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONFIG_ADDR                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024800)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONFIG_PHYS                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024800)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONFIG_OFFS                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024800)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONFIG_RMSK                                                            0x7003f
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONFIG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_DML_CONFIG_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_DML_CONFIG_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONFIG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_DML_CONFIG_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONFIG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_DML_CONFIG_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_DML_CONFIG_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_DML_CONFIG_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONFIG_INFINITE_CONS_TRANS_BMSK                                        0x40000
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONFIG_INFINITE_CONS_TRANS_SHFT                                           0x12
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONFIG_DIRECT_MODE_BMSK                                                0x20000
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONFIG_DIRECT_MODE_SHFT                                                   0x11
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONFIG_BYPASS_BMSK                                                     0x10000
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONFIG_BYPASS_SHFT                                                        0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONFIG_PRODUCER_BLOCK_END_HPROT2_BMSK                                     0x20
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONFIG_PRODUCER_BLOCK_END_HPROT2_SHFT                                      0x5
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONFIG_PRODUCER_TRANS_END_EN_BMSK                                         0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONFIG_PRODUCER_TRANS_END_EN_SHFT                                          0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONFIG_CONSUMER_CRCI_SEL_BMSK                                              0xc
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONFIG_CONSUMER_CRCI_SEL_SHFT                                              0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONFIG_PRODUCER_CRCI_SEL_BMSK                                              0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONFIG_PRODUCER_CRCI_SEL_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_DML_STATUS_ADDR                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024804)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_STATUS_PHYS                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024804)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_STATUS_OFFS                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024804)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_STATUS_RMSK                                                            0x10001
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_STATUS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_DML_STATUS_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_DML_STATUS_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_STATUS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_DML_STATUS_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_STATUS_CONSUMER_IDLE_BMSK                                              0x10000
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_STATUS_CONSUMER_IDLE_SHFT                                                 0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_STATUS_CONSUMER_IDLE_CONSUMER_IS_BUSY_FVAL                                 0x0
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_STATUS_CONSUMER_IDLE_CONSUMER_IS_IDLE_FVAL                                 0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_STATUS_PRODUCER_IDLE_BMSK                                                  0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_STATUS_PRODUCER_IDLE_SHFT                                                  0x0
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_STATUS_PRODUCER_IDLE_PRODUCER_IS_BUSY_FVAL                                 0x0
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_STATUS_PRODUCER_IDLE_PRODUCER_IS_IDLE_FVAL                                 0x1

#define HWIO_PERIPH_SS_SDC3_SDCC_DML_SW_RESET_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024808)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_SW_RESET_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024808)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_SW_RESET_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024808)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_SW_RESET_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_SW_RESET_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_DML_SW_RESET_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_SW_RESET_DML_SW_RESET_WO_BMSK                                       0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_SW_RESET_DML_SW_RESET_WO_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_START_ADDR                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x0002480c)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_START_PHYS                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x0002480c)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_START_OFFS                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x0002480c)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_START_RMSK                                                 0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_START_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_START_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_START_DML_PRODUCER_START_WO_BMSK                           0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_START_DML_PRODUCER_START_WO_SHFT                                  0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONSUMER_START_ADDR                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024810)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONSUMER_START_PHYS                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024810)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONSUMER_START_OFFS                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024810)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONSUMER_START_RMSK                                                 0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONSUMER_START_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_DML_CONSUMER_START_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONSUMER_START_DML_CONSUMER_START_WO_BMSK                           0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONSUMER_START_DML_CONSUMER_START_WO_SHFT                                  0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_ADDR                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024814)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_PHYS                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024814)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_OFFS                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024814)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_RMSK                                         0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_PRODUCER_LOGICAL_SIZE_BMSK                   0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_PRODUCER_LOGICAL_SIZE_SHFT                      0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_ADDR                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024818)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_PHYS                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024818)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_OFFS                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024818)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_RMSK                                         0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_CONSUMER_LOGICAL_SIZE_BMSK                   0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_CONSUMER_LOGICAL_SIZE_SHFT                      0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PIPE_ID_ADDR                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x0002481c)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PIPE_ID_PHYS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x0002481c)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PIPE_ID_OFFS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x0002481c)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PIPE_ID_RMSK                                                          0x1f001f
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PIPE_ID_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_DML_PIPE_ID_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_DML_PIPE_ID_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PIPE_ID_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_DML_PIPE_ID_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PIPE_ID_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_DML_PIPE_ID_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PIPE_ID_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_DML_PIPE_ID_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_DML_PIPE_ID_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PIPE_ID_CONSUMER_PIPE_ID_BMSK                                         0x1f0000
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PIPE_ID_CONSUMER_PIPE_ID_SHFT                                             0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PIPE_ID_PRODUCER_PIPE_ID_BMSK                                             0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PIPE_ID_PRODUCER_PIPE_ID_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_TRACKERS_ADDR                                              (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024820)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_TRACKERS_PHYS                                              (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024820)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_TRACKERS_OFFS                                              (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024820)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_TRACKERS_RMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_TRACKERS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_TRACKERS_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_TRACKERS_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_TRACKERS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_TRACKERS_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_TRACKERS_PROD_TRANS_CNT_BMSK                               0xffff0000
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_TRACKERS_PROD_TRANS_CNT_SHFT                                     0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_TRACKERS_PROD_BLOCK_CNT_BMSK                                   0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_TRACKERS_PROD_BLOCK_CNT_SHFT                                      0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_ADDR                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024824)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_PHYS                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024824)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_OFFS                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024824)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_RMSK                                            0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_PRODUCER_BLK_SIZE_BMSK                          0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_PRODUCER_BLK_SIZE_SHFT                             0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_ADDR                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024828)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_PHYS                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024828)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_OFFS                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024828)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_RMSK                                        0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_PRODUCER_TRANS_SIZE_BMSK                    0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_PRODUCER_TRANS_SIZE_SHFT                           0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_DML_DIRECT_MODE_BASE_ADDR_ADDR                                          (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x0002482c)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_DIRECT_MODE_BASE_ADDR_PHYS                                          (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x0002482c)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_DIRECT_MODE_BASE_ADDR_OFFS                                          (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x0002482c)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_DIRECT_MODE_BASE_ADDR_RMSK                                          0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_DIRECT_MODE_BASE_ADDR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_DML_DIRECT_MODE_BASE_ADDR_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_DML_DIRECT_MODE_BASE_ADDR_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_DIRECT_MODE_BASE_ADDR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_DML_DIRECT_MODE_BASE_ADDR_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_DIRECT_MODE_BASE_ADDR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_DML_DIRECT_MODE_BASE_ADDR_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_DIRECT_MODE_BASE_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_DML_DIRECT_MODE_BASE_ADDR_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_DML_DIRECT_MODE_BASE_ADDR_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_DIRECT_MODE_BASE_ADDR_CONSUMER_BASE_ADDR_BMSK                       0xffff0000
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_DIRECT_MODE_BASE_ADDR_CONSUMER_BASE_ADDR_SHFT                             0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_DIRECT_MODE_BASE_ADDR_PRODUCER_BASE_ADDR_BMSK                           0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_DIRECT_MODE_BASE_ADDR_PRODUCER_BASE_ADDR_SHFT                              0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_DML_DEBUG_ADDR                                                          (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024830)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_DEBUG_PHYS                                                          (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024830)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_DEBUG_OFFS                                                          (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024830)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_DEBUG_RMSK                                                                 0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_DEBUG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_DML_DEBUG_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_DML_DEBUG_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_DEBUG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_DML_DEBUG_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_DEBUG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_DML_DEBUG_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_DEBUG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_DML_DEBUG_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_DML_DEBUG_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_DEBUG_STATUS_2_SEL_BMSK                                                    0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_DEBUG_STATUS_2_SEL_SHFT                                                    0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_DEBUG_TESTBUS_EN_BMSK                                                      0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_DEBUG_TESTBUS_EN_SHFT                                                      0x0
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_DEBUG_TESTBUS_EN_DISABLE_TEST_BUS_FVAL                                     0x0
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_DEBUG_TESTBUS_EN_ENABLE_TEST_BUS_FVAL                                      0x1

#define HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_1_ADDR                                              (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024834)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_1_PHYS                                              (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024834)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_1_OFFS                                              (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024834)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_1_RMSK                                                0xffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_1_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_1_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_1_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_1_ACK_ON_SUCCESS_TOGGLE_BMSK                          0x800000
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_1_ACK_ON_SUCCESS_TOGGLE_SHFT                              0x17
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_1_ACK_BYTES_AVAIL_TOGGLE_BMSK                         0x400000
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_1_ACK_BYTES_AVAIL_TOGGLE_SHFT                             0x16
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_1_PIPE_BYTES_AVAIL_TOGGLE_BMSK                        0x200000
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_1_PIPE_BYTES_AVAIL_TOGGLE_SHFT                            0x15
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_1_TRANSACTION_END_REC_BMSK                            0x100000
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_1_TRANSACTION_END_REC_SHFT                                0x14
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_1_PIPE_BYTES_FREE_TOGGLE_BMSK                          0x80000
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_1_PIPE_BYTES_FREE_TOGGLE_SHFT                             0x13
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_1_PIPE_BYTES_FREE_BMSK                                 0x7fff8
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_1_PIPE_BYTES_FREE_SHFT                                     0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_1_MESSAGING_ONLY_BMSK                                      0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_1_MESSAGING_ONLY_SHFT                                      0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_1_TRANSACTION_END_BMSK                                     0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_1_TRANSACTION_END_SHFT                                     0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_1_BLOCK_END_BMSK                                           0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_1_BLOCK_END_SHFT                                           0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_2_ADDR                                              (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024838)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_2_PHYS                                              (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024838)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_2_OFFS                                              (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024838)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_2_RMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_2_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_2_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_2_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_2_ACK_ON_SUCCESS_TOGGLE_SIZE_BMSK                   0xffff0000
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_2_ACK_ON_SUCCESS_TOGGLE_SIZE_SHFT                         0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_2_PIPE_BYTES_AVAIL_BMSK                                 0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_BAM_SIDE_STATUS_2_PIPE_BYTES_AVAIL_SHFT                                    0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_1_ADDR                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x0002483c)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_1_PHYS                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x0002483c)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_1_OFFS                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x0002483c)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_1_RMSK                                                    0x1ffff
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_1_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_1_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_1_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_1_PERIPHERAL_ADDR_WIDTH_BMSK                              0x1f800
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_1_PERIPHERAL_ADDR_WIDTH_SHFT                                  0xb
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_1_MAX_PIPES_BMSK                                            0x7c0
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_1_MAX_PIPES_SHFT                                              0x6
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_1_CONSUMER_CRCI_BLK_BMSK                                     0x38
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_1_CONSUMER_CRCI_BLK_SHFT                                      0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_1_CONSUMER_CRCI_BLK_ENUM_16_BYTES_FVAL                        0x0
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_1_CONSUMER_CRCI_BLK_ENUM_32_BYTES_FVAL                        0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_1_CONSUMER_CRCI_BLK_ENUM_64_BYTES_FVAL                        0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_1_CONSUMER_CRCI_BLK_ENUM_128_BYTES_FVAL                       0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_1_CONSUMER_CRCI_BLK_ENUM_192_BYTES_FVAL                       0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_1_PRODUCER_CRCI_BLK_BMSK                                      0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_1_PRODUCER_CRCI_BLK_SHFT                                      0x0
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_1_PRODUCER_CRCI_BLK_ENUM_16_BYTES_FVAL                        0x0
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_1_PRODUCER_CRCI_BLK_ENUM_32_BYTES_FVAL                        0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_1_PRODUCER_CRCI_BLK_ENUM_64_BYTES_FVAL                        0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_1_PRODUCER_CRCI_BLK_ENUM_128_BYTES_FVAL                       0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_1_PRODUCER_CRCI_BLK_ENUM_192_BYTES_FVAL                       0x4

#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_2_ADDR                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024840)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_2_PHYS                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024840)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_2_OFFS                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024840)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_2_RMSK                                                 0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_2_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_2_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_2_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_2_PROD_RD_DMR_ADDR_BMSK                                0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_2_PROD_RD_DMR_ADDR_SHFT                                       0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_3_ADDR                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024844)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_3_PHYS                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024844)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_3_OFFS                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024844)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_3_RMSK                                                 0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_3_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_3_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_3_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_3_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_3_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_3_CONS_WR_DMR_ADDR_BMSK                                0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_RTL_GENERICS_3_CONS_WR_DMR_ADDR_SHFT                                       0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_DML_INTERRUPT_ENABLE_ADDR                                               (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024848)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_INTERRUPT_ENABLE_PHYS                                               (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024848)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_INTERRUPT_ENABLE_OFFS                                               (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024848)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_INTERRUPT_ENABLE_RMSK                                                      0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_INTERRUPT_ENABLE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_DML_INTERRUPT_ENABLE_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_DML_INTERRUPT_ENABLE_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_INTERRUPT_ENABLE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_DML_INTERRUPT_ENABLE_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_INTERRUPT_ENABLE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_DML_INTERRUPT_ENABLE_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_INTERRUPT_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_DML_INTERRUPT_ENABLE_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_DML_INTERRUPT_ENABLE_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_INTERRUPT_ENABLE_PROD_IDLE_START_INTR_EN_BMSK                              0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_INTERRUPT_ENABLE_PROD_IDLE_START_INTR_EN_SHFT                              0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_DML_INTERRUPT_CLEAR_ADDR                                                (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x0002484c)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_INTERRUPT_CLEAR_PHYS                                                (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x0002484c)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_INTERRUPT_CLEAR_OFFS                                                (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x0002484c)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_INTERRUPT_CLEAR_RMSK                                                       0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_INTERRUPT_CLEAR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_DML_INTERRUPT_CLEAR_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_INTERRUPT_CLEAR_PROD_IDLE_START_INTR_CLR_BMSK                              0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_DML_INTERRUPT_CLEAR_PROD_IDLE_START_INTR_CLR_SHFT                              0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_0_2_ADDR                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024900)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_0_2_PHYS                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024900)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_0_2_OFFS                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024900)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_0_2_RMSK                                                         0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_0_2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_0_2_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_0_2_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_0_2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_0_2_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_0_2_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_0_2_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_0_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_0_2_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_0_2_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_0_2_ARG_2_BMSK                                                   0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_0_2_ARG_2_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_4_6_ADDR                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024904)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_4_6_PHYS                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024904)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_4_6_OFFS                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024904)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_4_6_RMSK                                                         0xffff7fff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_4_6_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_4_6_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_4_6_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_4_6_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_4_6_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_4_6_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_4_6_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_4_6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_4_6_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_4_6_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_4_6_BLK_CNT_FOR_CUR_TRANS_BMSK                                   0xffff0000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_4_6_BLK_CNT_FOR_CUR_TRANS_SHFT                                         0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_4_6_BLK_SIZE_HST_SDMA_BUF_BMSK                                       0x7000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_4_6_BLK_SIZE_HST_SDMA_BUF_SHFT                                          0xc
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_4_6_BLK_SIZE_TRANS_BMSK                                               0xfff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_4_6_BLK_SIZE_TRANS_SHFT                                                 0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_8_A_ADDR                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024908)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_8_A_PHYS                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024908)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_8_A_OFFS                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024908)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_8_A_RMSK                                                         0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_8_A_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_8_A_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_8_A_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_8_A_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_8_A_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_8_A_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_8_A_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_8_A_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_8_A_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_8_A_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_8_A_CMD_ARG_1_BMSK                                               0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_8_A_CMD_ARG_1_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_C_E_ADDR                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x0002490c)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_C_E_PHYS                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x0002490c)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_C_E_OFFS                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x0002490c)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_C_E_RMSK                                                         0x3ffb003f
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_C_E_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_C_E_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_C_E_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_C_E_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_C_E_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_C_E_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_C_E_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_C_E_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_C_E_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_C_E_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_C_E_CMD_INDX_BMSK                                                0x3f000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_C_E_CMD_INDX_SHFT                                                      0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_C_E_CMD_TYPE_BMSK                                                  0xc00000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_C_E_CMD_TYPE_SHFT                                                      0x16
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_C_E_CMD_DATA_PRESENT_SEL_BMSK                                      0x200000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_C_E_CMD_DATA_PRESENT_SEL_SHFT                                          0x15
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_C_E_CMD_INDX_CHECK_EN_BMSK                                         0x100000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_C_E_CMD_INDX_CHECK_EN_SHFT                                             0x14
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_C_E_CMD_CRC_CHECK_EN_BMSK                                           0x80000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_C_E_CMD_CRC_CHECK_EN_SHFT                                              0x13
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_C_E_CMD_RESP_TYPE_SEL_BMSK                                          0x30000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_C_E_CMD_RESP_TYPE_SEL_SHFT                                             0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_C_E_TRANS_MODE_MULTI_SINGLE_BLK_SEL_BMSK                               0x20
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_C_E_TRANS_MODE_MULTI_SINGLE_BLK_SEL_SHFT                                0x5
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_C_E_TRANS_MODE_DATA_DIRECTION_SEL_BMSK                                 0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_C_E_TRANS_MODE_DATA_DIRECTION_SEL_SHFT                                  0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_C_E_TRANS_MODE_AUTO_CMD_EN_BMSK                                         0xc
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_C_E_TRANS_MODE_AUTO_CMD_EN_SHFT                                         0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_C_E_TRANS_MODE_BLK_CNT_EN_BMSK                                          0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_C_E_TRANS_MODE_BLK_CNT_EN_SHFT                                          0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_C_E_TRANS_MODE_DMA_EN_BMSK                                              0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_C_E_TRANS_MODE_DMA_EN_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_10_12_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024910)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_10_12_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024910)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_10_12_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024910)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_10_12_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_10_12_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_10_12_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_10_12_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_10_12_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_10_12_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_10_12_CMD_RESP_BMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_10_12_CMD_RESP_SHFT                                                     0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_14_16_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024914)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_14_16_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024914)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_14_16_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024914)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_14_16_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_14_16_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_14_16_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_14_16_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_14_16_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_14_16_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_14_16_CMD_RESP_BMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_14_16_CMD_RESP_SHFT                                                     0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_18_1A_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024918)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_18_1A_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024918)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_18_1A_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024918)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_18_1A_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_18_1A_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_18_1A_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_18_1A_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_18_1A_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_18_1A_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_18_1A_CMD_RESP_BMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_18_1A_CMD_RESP_SHFT                                                     0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_1C_1E_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x0002491c)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_1C_1E_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x0002491c)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_1C_1E_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x0002491c)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_1C_1E_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_1C_1E_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_1C_1E_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_1C_1E_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_1C_1E_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_1C_1E_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_1C_1E_CMD_RESP_BMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_1C_1E_CMD_RESP_SHFT                                                     0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_20_22_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024920)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_20_22_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024920)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_20_22_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024920)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_20_22_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_20_22_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_20_22_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_20_22_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_20_22_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_20_22_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_20_22_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_20_22_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_20_22_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_20_22_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_20_22_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_20_22_BUF_DATA_PORT_3_BMSK                                       0xff000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_20_22_BUF_DATA_PORT_3_SHFT                                             0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_20_22_BUF_DATA_PORT_2_BMSK                                         0xff0000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_20_22_BUF_DATA_PORT_2_SHFT                                             0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_20_22_BUF_DATA_PORT_1_BMSK                                           0xff00
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_20_22_BUF_DATA_PORT_1_SHFT                                              0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_20_22_BUF_DATA_PORT_0_BMSK                                             0xff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_20_22_BUF_DATA_PORT_0_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024924)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024924)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024924)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_RMSK                                                        0x3ff0f0f
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_SIGANLING_18_SWITCHING_STS_BMSK                             0x2000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_SIGANLING_18_SWITCHING_STS_SHFT                                  0x19
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_PRESENT_STATE_CMD_LINE_SIGNAL_LEVEL_BMSK                    0x1000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_PRESENT_STATE_CMD_LINE_SIGNAL_LEVEL_SHFT                         0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_PRESENT_STATE_DAT_3_0_LINE_SIGNAL_LEVEL_BMSK                 0xf00000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_PRESENT_STATE_DAT_3_0_LINE_SIGNAL_LEVEL_SHFT                     0x14
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_PRESENT_STATE_WR_PROTECT_SWITCH_PIN_LEVEL_BMSK                0x80000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_PRESENT_STATE_WR_PROTECT_SWITCH_PIN_LEVEL_SHFT                   0x13
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_PRESENT_STATE_CARD_DETECT_PIN_LEVEL_BMSK                      0x40000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_PRESENT_STATE_CARD_DETECT_PIN_LEVEL_SHFT                         0x12
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_PRESENT_STATE_CARD_STATE_STABLE_BMSK                          0x20000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_PRESENT_STATE_CARD_STATE_STABLE_SHFT                             0x11
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_PRESENT_STATE_CARD_INSERTED_BMSK                              0x10000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_PRESENT_STATE_CARD_INSERTED_SHFT                                 0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_PRESENT_STATE_BUF_RD_EN_BMSK                                    0x800
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_PRESENT_STATE_BUF_RD_EN_SHFT                                      0xb
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_PRESENT_STATE_BUF_WR_EN_BMSK                                    0x400
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_PRESENT_STATE_BUF_WR_EN_SHFT                                      0xa
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_PRESENT_STATE_RD_TRANS_ACT_BMSK                                 0x200
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_PRESENT_STATE_RD_TRANS_ACT_SHFT                                   0x9
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_PRESENT_STATE_WR_TRANS_ACT_BMSK                                 0x100
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_PRESENT_STATE_WR_TRANS_ACT_SHFT                                   0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_PRESENT_STATE_RETUNING_REQ_BMSK                                   0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_PRESENT_STATE_RETUNING_REQ_SHFT                                   0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_PRESENT_STATE_DAT_LINE_ACT_BMSK                                   0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_PRESENT_STATE_DAT_LINE_ACT_SHFT                                   0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_PRESENT_STATE_CMD_INHIBIT_DAT_BMSK                                0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_PRESENT_STATE_CMD_INHIBIT_DAT_SHFT                                0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_PRESENT_STATE_CMD_INHIBIT_CMD_BMSK                                0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_24_26_PRESENT_STATE_CMD_INHIBIT_CMD_SHFT                                0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024928)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024928)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024928)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_RMSK                                                        0x70f0fff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_REMOVAL_BMSK                       0x4000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_REMOVAL_SHFT                            0x1a
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_INSERTION_BMSK                     0x2000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_INSERTION_SHFT                          0x19
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_INT_BMSK                           0x1000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_INT_SHFT                                0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_BLK_GAP_CTL_INT_BMSK                                          0x80000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_BLK_GAP_CTL_INT_SHFT                                             0x13
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_BLK_GAP_CTL_RD_WAIT_BMSK                                      0x40000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_BLK_GAP_CTL_RD_WAIT_SHFT                                         0x12
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_BLK_GAP_CTL_CONTINUE_REQ_BMSK                                 0x20000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_BLK_GAP_CTL_CONTINUE_REQ_SHFT                                    0x11
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_BLK_GAP_CTL_STOP_GAP_REQ_BMSK                                 0x10000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_BLK_GAP_CTL_STOP_GAP_REQ_SHFT                                    0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_PWR_CTL_SD_BUS_VOLTAGE_SEL_BMSK                                 0xe00
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_PWR_CTL_SD_BUS_VOLTAGE_SEL_SHFT                                   0x9
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_PWR_CTL_SD_BUS_PWR_BMSK                                         0x100
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_PWR_CTL_SD_BUS_PWR_SHFT                                           0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_HST_CTL1_CARD_DETECT_SIGNAL_SEL_BMSK                             0x80
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_HST_CTL1_CARD_DETECT_SIGNAL_SEL_SHFT                              0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_HST_CTL1_CARD_DETECT_TEST_LEVEL_BMSK                             0x40
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_HST_CTL1_CARD_DETECT_TEST_LEVEL_SHFT                              0x6
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_HST_CTL1_EXTENDED_DATA_TRANS_WIDTH_BMSK                          0x20
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_HST_CTL1_EXTENDED_DATA_TRANS_WIDTH_SHFT                           0x5
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_HST_CTL1_DMA_SEL_BMSK                                            0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_HST_CTL1_DMA_SEL_SHFT                                             0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_HST_CTL1_HS_EN_BMSK                                               0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_HST_CTL1_HS_EN_SHFT                                               0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_HST_CTL1_DATA_TRANS_WIDTH_BMSK                                    0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_HST_CTL1_DATA_TRANS_WIDTH_SHFT                                    0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_HST_CTL1_LED_CTL_BMSK                                             0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_28_2A_HST_CTL1_LED_CTL_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_2C_2E_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x0002492c)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_2C_2E_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x0002492c)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_2C_2E_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x0002492c)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_2C_2E_RMSK                                                        0x70fffe7
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_2C_2E_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_2C_2E_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_2C_2E_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_2C_2E_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_2C_2E_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_2C_2E_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_2C_2E_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_2C_2E_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_2C_2E_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_2C_2E_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_2C_2E_SW_RST_DAT_LINE_BMSK                                        0x4000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_2C_2E_SW_RST_DAT_LINE_SHFT                                             0x1a
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_2C_2E_SW_RST_CMD_LINE_BMSK                                        0x2000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_2C_2E_SW_RST_CMD_LINE_SHFT                                             0x19
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_2C_2E_SW_RST_FOR_ALL_BMSK                                         0x1000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_2C_2E_SW_RST_FOR_ALL_SHFT                                              0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_2C_2E_DATA_TIMEOUT_COUNTER_BMSK                                     0xf0000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_2C_2E_DATA_TIMEOUT_COUNTER_SHFT                                        0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_2C_2E_CLK_CTL_SDCLK_FREQ_SEL_BMSK                                    0xff00
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_2C_2E_CLK_CTL_SDCLK_FREQ_SEL_SHFT                                       0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_2C_2E_CLK_CTL_SDCLK_FREQ_SEL_MSB_BMSK                                  0xc0
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_2C_2E_CLK_CTL_SDCLK_FREQ_SEL_MSB_SHFT                                   0x6
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_2C_2E_CLK_CTL_GEN_SEL_BMSK                                             0x20
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_2C_2E_CLK_CTL_GEN_SEL_SHFT                                              0x5
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_2C_2E_CLK_CTL_SDCLK_EN_BMSK                                             0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_2C_2E_CLK_CTL_SDCLK_EN_SHFT                                             0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_2C_2E_CLK_CTL_INTERNAL_CLK_STABLE_BMSK                                  0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_2C_2E_CLK_CTL_INTERNAL_CLK_STABLE_SHFT                                  0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_2C_2E_CLK_CTL_INTERNAL_CLK_EN_BMSK                                      0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_2C_2E_CLK_CTL_INTERNAL_CLK_EN_SHFT                                      0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024930)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024930)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024930)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_RMSK                                                       0xf7ff9fff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_ERR_INT_STS_VENDOR_SPECIFIC_BMSK                           0xf0000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_ERR_INT_STS_VENDOR_SPECIFIC_SHFT                                 0x1c
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_ERR_INT_STS_TUNING_ERR_BMSK                                 0x4000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_ERR_INT_STS_TUNING_ERR_SHFT                                      0x1a
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_ERR_INT_STS_ADMA_ERR_BMSK                                   0x2000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_ERR_INT_STS_ADMA_ERR_SHFT                                        0x19
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_ERR_INT_STS_AUTO_CMD_ERR_BMSK                               0x1000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_ERR_INT_STS_AUTO_CMD_ERR_SHFT                                    0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_ERR_INT_STS_CURRENT_LIMIT_ERR_BMSK                           0x800000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_ERR_INT_STS_CURRENT_LIMIT_ERR_SHFT                               0x17
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_ERR_INT_STS_DATA_END_BIT_ERR_BMSK                            0x400000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_ERR_INT_STS_DATA_END_BIT_ERR_SHFT                                0x16
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_ERR_INT_STS_DATA_CRC_ERR_BMSK                                0x200000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_ERR_INT_STS_DATA_CRC_ERR_SHFT                                    0x15
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_ERR_INT_STS_DATA_TIMEOUT_ERR_BMSK                            0x100000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_ERR_INT_STS_DATA_TIMEOUT_ERR_SHFT                                0x14
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_ERR_INT_STS_CMD_INDX_ERR_BMSK                                 0x80000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_ERR_INT_STS_CMD_INDX_ERR_SHFT                                    0x13
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_ERR_INT_STS_CMD_END_BIT_ERR_BMSK                              0x40000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_ERR_INT_STS_CMD_END_BIT_ERR_SHFT                                 0x12
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_ERR_INT_STS_CMD_CRC_ERR_BMSK                                  0x20000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_ERR_INT_STS_CMD_CRC_ERR_SHFT                                     0x11
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_ERR_INT_STS_CMD_TIMEOUT_ERR_BMSK                              0x10000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_ERR_INT_STS_CMD_TIMEOUT_ERR_SHFT                                 0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_NORMAL_INT_STS_ERR_INT_BMSK                                    0x8000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_NORMAL_INT_STS_ERR_INT_SHFT                                       0xf
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_NORMAL_INT_STS_RETUNING_EVENT_BMSK                             0x1000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_NORMAL_INT_STS_RETUNING_EVENT_SHFT                                0xc
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_NORMAL_INT_STS_INT_C_BMSK                                       0x800
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_NORMAL_INT_STS_INT_C_SHFT                                         0xb
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_NORMAL_INT_STS_INT_B_BMSK                                       0x400
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_NORMAL_INT_STS_INT_B_SHFT                                         0xa
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_NORMAL_INT_STS_INT_A_BMSK                                       0x200
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_NORMAL_INT_STS_INT_A_SHFT                                         0x9
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_NORMAL_INT_STS_CARD_INT_BMSK                                    0x100
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_NORMAL_INT_STS_CARD_INT_SHFT                                      0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_NORMAL_INT_STS_CARD_REMOVAL_BMSK                                 0x80
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_NORMAL_INT_STS_CARD_REMOVAL_SHFT                                  0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_NORMAL_INT_STS_CARD_INSERTION_BMSK                               0x40
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_NORMAL_INT_STS_CARD_INSERTION_SHFT                                0x6
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_NORMAL_INT_STS_BUF_RD_READY_BMSK                                 0x20
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_NORMAL_INT_STS_BUF_RD_READY_SHFT                                  0x5
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_NORMAL_INT_STS_BUF_WR_READY_BMSK                                 0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_NORMAL_INT_STS_BUF_WR_READY_SHFT                                  0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_NORMAL_INT_STS_DMA_INT_BMSK                                       0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_NORMAL_INT_STS_DMA_INT_SHFT                                       0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_NORMAL_INT_STS_BLK_GAP_EVENT_BMSK                                 0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_NORMAL_INT_STS_BLK_GAP_EVENT_SHFT                                 0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_NORMAL_INT_STS_TRANS_COMPLETE_BMSK                                0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_NORMAL_INT_STS_TRANS_COMPLETE_SHFT                                0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_NORMAL_INT_STS_CMD_COMPLETE_BMSK                                  0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_30_32_NORMAL_INT_STS_CMD_COMPLETE_SHFT                                  0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024934)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024934)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024934)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_RMSK                                                       0xf7ff1fff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_ERR_INT_STS_EN_VENDOR_SPECIFIC_ERR_BMSK                    0xf0000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_ERR_INT_STS_EN_VENDOR_SPECIFIC_ERR_SHFT                          0x1c
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_ERR_INT_STS_EN_TUNING_ERR_BMSK                              0x4000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_ERR_INT_STS_EN_TUNING_ERR_SHFT                                   0x1a
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_ERR_INT_STS_EN_ADMA_ERR_BMSK                                0x2000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_ERR_INT_STS_EN_ADMA_ERR_SHFT                                     0x19
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_ERR_INT_STS_EN_AUTO_CMD_ERR_BMSK                            0x1000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_ERR_INT_STS_EN_AUTO_CMD_ERR_SHFT                                 0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CURRENT_LIMIT_ERR_BMSK                        0x800000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CURRENT_LIMIT_ERR_SHFT                            0x17
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_ERR_INT_STS_EN_DATA_END_BIT_ERR_BMSK                         0x400000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_ERR_INT_STS_EN_DATA_END_BIT_ERR_SHFT                             0x16
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_ERR_INT_STS_EN_DATA_CRC_ERR_BMSK                             0x200000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_ERR_INT_STS_EN_DATA_CRC_ERR_SHFT                                 0x15
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_ERR_INT_STS_EN_DATA_TIMEOUT_BMSK                             0x100000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_ERR_INT_STS_EN_DATA_TIMEOUT_SHFT                                 0x14
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CMD_INDX_ERR_BMSK                              0x80000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CMD_INDX_ERR_SHFT                                 0x13
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CMD_END_BIT_ERR_BMSK                           0x40000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CMD_END_BIT_ERR_SHFT                              0x12
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CMD_CRC_ERR_BMSK                               0x20000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CMD_CRC_ERR_SHFT                                  0x11
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CMD_TIMEOUT_BMSK                               0x10000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CMD_TIMEOUT_SHFT                                  0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_RETUNING_EVENT_BMSK                          0x1000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_RETUNING_EVENT_SHFT                             0xc
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_INT_C_BMSK                                    0x800
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_INT_C_SHFT                                      0xb
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_INT_B_BMSK                                    0x400
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_INT_B_SHFT                                      0xa
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_INT_A_BMSK                                    0x200
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_INT_A_SHFT                                      0x9
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_INT_BMSK                                 0x100
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_INT_SHFT                                   0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_REMOVAL_BMSK                              0x80
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_REMOVAL_SHFT                               0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_INSERTION_BMSK                            0x40
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_INSERTION_SHFT                             0x6
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_BUF_RD_READY_BMSK                              0x20
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_BUF_RD_READY_SHFT                               0x5
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_BUF_WR_READY_BMSK                              0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_BUF_WR_READY_SHFT                               0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_DMA_INT_BMSK                                    0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_DMA_INT_SHFT                                    0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_BLK_GAP_EVENT_BMSK                              0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_BLK_GAP_EVENT_SHFT                              0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_TRANS_COMPLETE_BMSK                             0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_TRANS_COMPLETE_SHFT                             0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_CMD_COMPLETE_BMSK                               0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_CMD_COMPLETE_SHFT                               0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024938)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024938)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024938)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_RMSK                                                       0xf7ff9fff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_VENDOR_SPECIFIC_ERR_BMSK                 0xf0000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_VENDOR_SPECIFIC_ERR_SHFT                       0x1c
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_TUNING_ERR_BMSK                           0x4000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_TUNING_ERR_SHFT                                0x1a
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_ADMA_ERR_BMSK                             0x2000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_ADMA_ERR_SHFT                                  0x19
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_AUTO_CMD_ERR_BMSK                         0x1000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_AUTO_CMD_ERR_SHFT                              0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CURRENT_LIMIT_ERR_BMSK                     0x800000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CURRENT_LIMIT_ERR_SHFT                         0x17
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_END_BIT_ERR_BMSK                      0x400000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_END_BIT_ERR_SHFT                          0x16
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_CRC_ERR_BMSK                          0x200000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_CRC_ERR_SHFT                              0x15
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_TIMEOUT_BMSK                          0x100000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_TIMEOUT_SHFT                              0x14
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_INDX_ERR_BMSK                           0x80000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_INDX_ERR_SHFT                              0x13
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_END_BIT_ERR_BMSK                        0x40000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_END_BIT_ERR_SHFT                           0x12
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_CRC_ERR_BMSK                            0x20000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_CRC_ERR_SHFT                               0x11
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_TIMEOUT_BMSK                            0x10000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_TIMEOUT_SHFT                               0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_ERR_INT_BMSK                              0x8000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_ERR_INT_SHFT                                 0xf
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_RETUNING_EVENT_BMSK                       0x1000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_RETUNING_EVENT_SHFT                          0xc
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_C_BMSK                                 0x800
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_C_SHFT                                   0xb
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_B_BMSK                                 0x400
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_B_SHFT                                   0xa
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_A_BMSK                                 0x200
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_A_SHFT                                   0x9
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_INT_BMSK                              0x100
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_INT_SHFT                                0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_REMOVAL_BMSK                           0x80
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_REMOVAL_SHFT                            0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_INSERTION_BMSK                         0x40
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_INSERTION_SHFT                          0x6
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BUF_RD_READY_BMSK                           0x20
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BUF_RD_READY_SHFT                            0x5
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BUF_WR_READY_BMSK                           0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BUF_WR_READY_SHFT                            0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_DMA_INT_BMSK                                 0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_DMA_INT_SHFT                                 0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BLK_GAP_EVENT_BMSK                           0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BLK_GAP_EVENT_SHFT                           0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_TRANS_COMPLETE_BMSK                          0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_TRANS_COMPLETE_SHFT                          0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CMD_COMPLETE_BMSK                            0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CMD_COMPLETE_SHFT                            0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x0002493c)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x0002493c)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x0002493c)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_RMSK                                                       0xc0ff009f
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_HST_CTL2_PRESET_VALUE_EN_BMSK                              0x80000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_HST_CTL2_PRESET_VALUE_EN_SHFT                                    0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_HST_CTL2_ASYNC_INT_EN_BMSK                                 0x40000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_HST_CTL2_ASYNC_INT_EN_SHFT                                       0x1e
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_HST_CTL2_SAMPL_CLK_SEL_BMSK                                  0x800000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_HST_CTL2_SAMPL_CLK_SEL_SHFT                                      0x17
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_HST_CTL2_EXEC_TUNING_BMSK                                    0x400000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_HST_CTL2_EXEC_TUNING_SHFT                                        0x16
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_HST_CTL2_DRIVER_STRENGTH_SEL_BMSK                            0x300000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_HST_CTL2_DRIVER_STRENGTH_SEL_SHFT                                0x14
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_HST_CTL2_SIGNALING_1_8_EN_BMSK                                0x80000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_HST_CTL2_SIGNALING_1_8_EN_SHFT                                   0x13
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_HST_CTL2_UHS_MODE_SEL_BMSK                                    0x70000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_HST_CTL2_UHS_MODE_SEL_SHFT                                       0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_AUTO_CMD_NOT_ISSUED_BY_AUTO_CMD12_BMSK                           0x80
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_AUTO_CMD_NOT_ISSUED_BY_AUTO_CMD12_SHFT                            0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_AUTO_CMD_INDX_ERR_BMSK                                           0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_AUTO_CMD_INDX_ERR_SHFT                                            0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_AUTO_CMD_END_BIT_ERR_BMSK                                         0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_AUTO_CMD_END_BIT_ERR_SHFT                                         0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_AUTO_CMD_CRC_ERR_BMSK                                             0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_AUTO_CMD_CRC_ERR_SHFT                                             0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_AUTO_CMD_TIMEOUT_BMSK                                             0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_AUTO_CMD_TIMEOUT_SHFT                                             0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_AUTO_CMD12_NOT_EXEC_BMSK                                          0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_3C_3E_AUTO_CMD12_NOT_EXEC_SHFT                                          0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024940)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024940)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024940)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_RMSK                                                       0xf7efffbf
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_CAPABILITIES_SLOT_TYPE_BMSK                                0xc0000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_CAPABILITIES_SLOT_TYPE_SHFT                                      0x1e
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_CAPABILITIES_ASYNC_INT_SUPPORT_BMSK                        0x20000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_CAPABILITIES_ASYNC_INT_SUPPORT_SHFT                              0x1d
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_CAPABILITIES_SYS_BUS_SUPPORT_64_BIT_BMSK                   0x10000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_CAPABILITIES_SYS_BUS_SUPPORT_64_BIT_SHFT                         0x1c
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_1_8V_BMSK                      0x4000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_1_8V_SHFT                           0x1a
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_3_0V_BMSK                      0x2000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_3_0V_SHFT                           0x19
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_3_3V_BMSK                      0x1000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_3_3V_SHFT                           0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_CAPABILITIES_SUSPEND_RESUME_SUPPORT_BMSK                     0x800000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_CAPABILITIES_SUSPEND_RESUME_SUPPORT_SHFT                         0x17
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_CAPABILITIES_SDMA_SUPPORT_BMSK                               0x400000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_CAPABILITIES_SDMA_SUPPORT_SHFT                                   0x16
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_CAPABILITIES_HS_SUPPORT_BMSK                                 0x200000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_CAPABILITIES_HS_SUPPORT_SHFT                                     0x15
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_CAPABILITIES_ADMA2_SUPPORT_BMSK                               0x80000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_CAPABILITIES_ADMA2_SUPPORT_SHFT                                  0x13
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_CAPABILITIES_SUPPORT_8_BIT_BMSK                               0x40000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_CAPABILITIES_SUPPORT_8_BIT_SHFT                                  0x12
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_CAPABILITIES_MAX_BLK_LENGTH_BMSK                              0x30000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_CAPABILITIES_MAX_BLK_LENGTH_SHFT                                 0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_CAPABILITIES_BASE_SDCLK_FREQ_BMSK                              0xff00
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_CAPABILITIES_BASE_SDCLK_FREQ_SHFT                                 0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_CAPABILITIES_TIMEOUT_CLK_UNIT_BMSK                               0x80
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_CAPABILITIES_TIMEOUT_CLK_UNIT_SHFT                                0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_CAPABILITIES_TIMEOUT_CLK_FREQ_BMSK                               0x3f
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_40_42_CAPABILITIES_TIMEOUT_CLK_FREQ_SHFT                                0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_44_46_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024944)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_44_46_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024944)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_44_46_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024944)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_44_46_RMSK                                                         0xffef77
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_44_46_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_44_46_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_44_46_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_44_46_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_44_46_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_44_46_CAPABILITIES_CLK_MULTIPLIER_BMSK                             0xff0000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_44_46_CAPABILITIES_CLK_MULTIPLIER_SHFT                                 0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_44_46_CAPABILITIES_RETUNING_MODE_BMSK                                0xc000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_44_46_CAPABILITIES_RETUNING_MODE_SHFT                                   0xe
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_44_46_CAPABILITIES_USE_TUNING_FOR_SDR50_BMSK                         0x2000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_44_46_CAPABILITIES_USE_TUNING_FOR_SDR50_SHFT                            0xd
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_44_46_CAPABILITIES_TIMER_CNT_FOR_RETUNING_BMSK                        0xf00
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_44_46_CAPABILITIES_TIMER_CNT_FOR_RETUNING_SHFT                          0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_D_SUPPORT_BMSK                          0x40
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_D_SUPPORT_SHFT                           0x6
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_C_SUPPORT_BMSK                          0x20
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_C_SUPPORT_SHFT                           0x5
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_A_SUPPORT_BMSK                          0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_A_SUPPORT_SHFT                           0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_44_46_CAPABILITIES_DDR_50_SUPPORT_BMSK                                  0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_44_46_CAPABILITIES_DDR_50_SUPPORT_SHFT                                  0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_44_46_CAPABILITIES_SDR_104_SUPPORT_BMSK                                 0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_44_46_CAPABILITIES_SDR_104_SUPPORT_SHFT                                 0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_44_46_CAPABILITIES_SDR_50_SUPPORT_BMSK                                  0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_44_46_CAPABILITIES_SDR_50_SUPPORT_SHFT                                  0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_48_4A_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024948)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_48_4A_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024948)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_48_4A_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024948)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_48_4A_RMSK                                                         0xffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_48_4A_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_48_4A_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_48_4A_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_48_4A_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_48_4A_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_48_4A_MAX_CURRENT_1_8V_BMSK                                        0xff0000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_48_4A_MAX_CURRENT_1_8V_SHFT                                            0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_48_4A_MAX_CURRENT_3_0V_BMSK                                          0xff00
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_48_4A_MAX_CURRENT_3_0V_SHFT                                             0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_48_4A_MAX_CURRENT_3_3V_BMSK                                            0xff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_48_4A_MAX_CURRENT_3_3V_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024950)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024950)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024950)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_RMSK                                                       0xf3ff009f
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_VENDOR_SPECIFIC_ERR_STS_BMSK           0xf0000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_VENDOR_SPECIFIC_ERR_STS_SHFT                 0x1c
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_ADMA_BMSK                               0x2000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_ADMA_SHFT                                    0x19
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_AUTO_CMD_BMSK                           0x1000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_AUTO_CMD_SHFT                                0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CURRENT_LIMIT_BMSK                       0x800000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CURRENT_LIMIT_SHFT                           0x17
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_END_BIT_BMSK                        0x400000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_END_BIT_SHFT                            0x16
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_CRC_BMSK                            0x200000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_CRC_SHFT                                0x15
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_TIMEOUT_BMSK                        0x100000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_TIMEOUT_SHFT                            0x14
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_INDX_BMSK                             0x80000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_INDX_SHFT                                0x13
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_END_BIT_BMSK                          0x40000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_END_BIT_SHFT                             0x12
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_CRC_BMSK                              0x20000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_CRC_SHFT                                 0x11
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_TIMEOUT_BMSK                          0x10000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_TIMEOUT_SHFT                             0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_CMD_NOT_ISSUED_BY_AUTO_CMD12_BMSK                0x80
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_CMD_NOT_ISSUED_BY_AUTO_CMD12_SHFT                 0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_INDX_ERR_BMSK                           0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_INDX_ERR_SHFT                            0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_END_BIT_ERR_BMSK                         0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_END_BIT_ERR_SHFT                         0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_CRC_ERR_BMSK                             0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_CRC_ERR_SHFT                             0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_TIMEOUT_ERR_BMSK                         0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_TIMEOUT_ERR_SHFT                         0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD12_NOT_EXEC_BMSK                          0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD12_NOT_EXEC_SHFT                          0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_54_56_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024954)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_54_56_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024954)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_54_56_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024954)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_54_56_RMSK                                                              0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_54_56_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_54_56_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_54_56_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_54_56_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_54_56_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_54_56_ADMA_LENGTH_MISMATCH_ERR_BMSK                                     0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_54_56_ADMA_LENGTH_MISMATCH_ERR_SHFT                                     0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_54_56_ADMA_ERR_STATE_BMSK                                               0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_54_56_ADMA_ERR_STATE_SHFT                                               0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_58_5A_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024958)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_58_5A_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024958)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_58_5A_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024958)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_58_5A_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_58_5A_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_58_5A_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_58_5A_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_58_5A_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_58_5A_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_58_5A_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_58_5A_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_58_5A_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_58_5A_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_58_5A_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_58_5A_ADMA_SYS_ADDRESS_BMSK                                      0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_58_5A_ADMA_SYS_ADDRESS_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_5C_5E_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x0002495c)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_5C_5E_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x0002495c)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_5C_5E_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x0002495c)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_5C_5E_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_5C_5E_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_5C_5E_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_5C_5E_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_5C_5E_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_5C_5E_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_5C_5E_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_5C_5E_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_5C_5E_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_5C_5E_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_5C_5E_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_5C_5E_ADMA_SYS_ADDRESS_64_BMSK                                   0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_5C_5E_ADMA_SYS_ADDRESS_64_SHFT                                          0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_60_62_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024960)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_60_62_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024960)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_60_62_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024960)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_60_62_RMSK                                                       0xc7ffc7ff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_60_62_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_60_62_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_60_62_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_60_62_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_60_62_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_60_62_DEFAULT_SPEED_DRIVER_STRENGTH_SEL_BMSK                     0xc0000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_60_62_DEFAULT_SPEED_DRIVER_STRENGTH_SEL_SHFT                           0x1e
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_60_62_DEFAULT_SPEED_CLK_GEN_SEL_BMSK                              0x4000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_60_62_DEFAULT_SPEED_CLK_GEN_SEL_SHFT                                   0x1a
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_60_62_DEFAULT_SPEED_SDCLK_FREQ_SEL_BMSK                           0x3ff0000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_60_62_DEFAULT_SPEED_SDCLK_FREQ_SEL_SHFT                                0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_60_62_INIT_DRIVER_STRENGTH_SEL_BMSK                                  0xc000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_60_62_INIT_DRIVER_STRENGTH_SEL_SHFT                                     0xe
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_60_62_INIT_CLK_GEN_SEL_BMSK                                           0x400
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_60_62_INIT_CLK_GEN_SEL_SHFT                                             0xa
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_60_62_INIT_SDCLK_FREQ_SEL_BMSK                                        0x3ff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_60_62_INIT_SDCLK_FREQ_SEL_SHFT                                          0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_64_66_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024964)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_64_66_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024964)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_64_66_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024964)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_64_66_RMSK                                                       0xc7ffc7ff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_64_66_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_64_66_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_64_66_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_64_66_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_64_66_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_64_66_SDR12_DRIVER_STRENGTH_SEL_BMSK                             0xc0000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_64_66_SDR12_DRIVER_STRENGTH_SEL_SHFT                                   0x1e
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_64_66_SDR12_CLK_GEN_SEL_BMSK                                      0x4000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_64_66_SDR12_CLK_GEN_SEL_SHFT                                           0x1a
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_64_66_SDR12_SDCLK_FREQ_SEL_BMSK                                   0x3ff0000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_64_66_SDR12_SDCLK_FREQ_SEL_SHFT                                        0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_64_66_HS_DRIVER_STRENGTH_SEL_BMSK                                    0xc000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_64_66_HS_DRIVER_STRENGTH_SEL_SHFT                                       0xe
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_64_66_HS_CLK_GEN_SEL_BMSK                                             0x400
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_64_66_HS_CLK_GEN_SEL_SHFT                                               0xa
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_64_66_HS_SDCLK_FREQ_SEL_BMSK                                          0x3ff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_64_66_HS_SDCLK_FREQ_SEL_SHFT                                            0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_68_6A_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024968)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_68_6A_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024968)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_68_6A_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024968)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_68_6A_RMSK                                                       0xc7ffc7ff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_68_6A_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_68_6A_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_68_6A_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_68_6A_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_68_6A_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_68_6A_SDR50_DRIVER_STRENGTH_SEL_BMSK                             0xc0000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_68_6A_SDR50_DRIVER_STRENGTH_SEL_SHFT                                   0x1e
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_68_6A_SDR50_CLK_GEN_SEL_BMSK                                      0x4000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_68_6A_SDR50_CLK_GEN_SEL_SHFT                                           0x1a
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_68_6A_SDR50_SDCLK_FREQ_SEL_BMSK                                   0x3ff0000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_68_6A_SDR50_SDCLK_FREQ_SEL_SHFT                                        0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_68_6A_SDR25_DRIVER_STRENGTH_SEL_BMSK                                 0xc000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_68_6A_SDR25_DRIVER_STRENGTH_SEL_SHFT                                    0xe
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_68_6A_SDR25_CLK_GEN_SEL_BMSK                                          0x400
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_68_6A_SDR25_CLK_GEN_SEL_SHFT                                            0xa
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_68_6A_SDR25_SDCLK_FREQ_SEL_BMSK                                       0x3ff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_68_6A_SDR25_SDCLK_FREQ_SEL_SHFT                                         0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_6C_6E_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x0002496c)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_6C_6E_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x0002496c)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_6C_6E_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x0002496c)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_6C_6E_RMSK                                                       0xc7ffc7ff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_6C_6E_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_6C_6E_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_6C_6E_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_6C_6E_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_6C_6E_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_6C_6E_DDR50_DRIVER_STRENGTH_SEL_BMSK                             0xc0000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_6C_6E_DDR50_DRIVER_STRENGTH_SEL_SHFT                                   0x1e
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_6C_6E_DDR50_CLK_GEN_SEL_BMSK                                      0x4000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_6C_6E_DDR50_CLK_GEN_SEL_SHFT                                           0x1a
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_6C_6E_DDR50_SDCLK_FREQ_SEL_BMSK                                   0x3ff0000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_6C_6E_DDR50_SDCLK_FREQ_SEL_SHFT                                        0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_6C_6E_SDR104_DRIVER_STRENGTH_SEL_BMSK                                0xc000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_6C_6E_SDR104_DRIVER_STRENGTH_SEL_SHFT                                   0xe
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_6C_6E_SDR104_CLK_GEN_SEL_BMSK                                         0x400
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_6C_6E_SDR104_CLK_GEN_SEL_SHFT                                           0xa
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_6C_6E_SDR104_SDCLK_FREQ_SEL_BMSK                                      0x3ff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_6C_6E_SDR104_SDCLK_FREQ_SEL_SHFT                                        0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_E0_E2_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x000249e0)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_E0_E2_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x000249e0)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_E0_E2_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x000249e0)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_E0_E2_RMSK                                                       0x7f077f37
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_E0_E2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_E0_E2_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_E0_E2_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_E0_E2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_E0_E2_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_E0_E2_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_E0_E2_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_E0_E2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_E0_E2_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_E0_E2_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_BACK_END_PWR_BMSK                           0x7f000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_BACK_END_PWR_SHFT                                 0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_CLK_PIN_SEL_BMSK                               0x70000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_CLK_PIN_SEL_SHFT                                  0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_BUS_WIDTH_PRESET_BMSK                           0x7f00
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_BUS_WIDTH_PRESET_SHFT                              0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_NUM_INT_INPUT_PINS_BMSK                           0x30
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_NUM_INT_INPUT_PINS_SHFT                            0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_NUM_CLK_PINS_BMSK                                  0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_NUM_CLK_PINS_SHFT                                  0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_FC_FE_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x000249fc)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_FC_FE_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x000249fc)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_FC_FE_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x000249fc)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_FC_FE_RMSK                                                       0xffff00ff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_FC_FE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_FC_FE_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_FC_FE_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_FC_FE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_FC_FE_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_FC_FE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_FC_FE_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_FC_FE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_FC_FE_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_FC_FE_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_FC_FE_HC_VENDOR_VERSION_NUM_BMSK                                 0xff000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_FC_FE_HC_VENDOR_VERSION_NUM_SHFT                                       0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_FC_FE_HC_SPEC_VERSION_NUM_BMSK                                     0xff0000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_FC_FE_HC_SPEC_VERSION_NUM_SHFT                                         0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_FC_FE_INT_SIGNAL_FOR_EACH_SLOT_BMSK                                    0xff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_FC_FE_INT_SIGNAL_FOR_EACH_SLOT_SHFT                                     0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_ADDR                                                  (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024a00)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_PHYS                                                  (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024a00)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_OFFS                                                  (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024a00)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_RMSK                                                  0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_SDC4_DIS_DOUT_BMSK                                    0x80000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_SDC4_DIS_DOUT_SHFT                                          0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_DLL_RST_BMSK                                          0x40000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_DLL_RST_SHFT                                                0x1e
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_PDN_BMSK                                              0x20000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_PDN_SHFT                                                    0x1d
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_CK_INTP_SEL_BMSK                                      0x10000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_CK_INTP_SEL_SHFT                                            0x1c
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_CK_INTP_EN_BMSK                                        0x8000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_CK_INTP_EN_SHFT                                             0x1b
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_MCLK_FREQ_BMSK                                         0x7000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_MCLK_FREQ_SHFT                                              0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_CDR_SELEXT_BMSK                                         0xf00000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_CDR_SELEXT_SHFT                                             0x14
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_CDR_EXT_EN_BMSK                                          0x80000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_CDR_EXT_EN_SHFT                                             0x13
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_CK_OUT_EN_BMSK                                           0x40000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_CK_OUT_EN_SHFT                                              0x12
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_CDR_EN_BMSK                                              0x20000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_CDR_EN_SHFT                                                 0x11
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_DLL_EN_BMSK                                              0x10000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_DLL_EN_SHFT                                                 0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_CDR_UPD_RATE_BMSK                                         0xc000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_CDR_UPD_RATE_SHFT                                            0xe
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_DLL_UPD_RATE_BMSK                                         0x3000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_DLL_UPD_RATE_SHFT                                            0xc
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_DLL_PHASE_DET_BMSK                                         0xc00
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_DLL_PHASE_DET_SHFT                                           0xa
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_CDR_ALGORITHM_SEL_BMSK                                     0x300
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_CDR_ALGORITHM_SEL_SHFT                                       0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_CMUX0_SHIFT_PHASE_BMSK                                      0xc0
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_CMUX0_SHIFT_PHASE_SHFT                                       0x6
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_CMUX1_SHIFT_PHASE_BMSK                                      0x30
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_CMUX1_SHIFT_PHASE_SHFT                                       0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_CMUX2_SHIFT_PHASE_BMSK                                       0xc
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_CMUX2_SHIFT_PHASE_SHFT                                       0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_CMUX3_SHIFT_PHASE_BMSK                                       0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_CONFIG_CMUX3_SHIFT_PHASE_SHFT                                       0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_ADDR                                                (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024a04)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_PHYS                                                (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024a04)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_OFFS                                                (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024a04)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_RMSK                                                0xffffffe0
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_VTH_CTRL_BMSK                                       0xfc000000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_VTH_CTRL_SHFT                                             0x1a
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_DELTA_VGS_CTRL_BMSK                                  0x3c00000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_DELTA_VGS_CTRL_SHFT                                       0x16
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_DLL_BIAS_EXT_EN_BMSK                                  0x200000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_DLL_BIAS_EXT_EN_SHFT                                      0x15
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_CDR_TEST_CTRL_BMSK                                    0x180000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_CDR_TEST_CTRL_SHFT                                        0x13
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_EXT_UP_DN_BMSK                                         0x40000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_EXT_UP_DN_SHFT                                            0x12
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_ATEST_CTRL_BMSK                                        0x20000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_ATEST_CTRL_SHFT                                           0x11
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_ATEST_OUT_MUX_CTRL_BMSK                                0x1c000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_ATEST_OUT_MUX_CTRL_SHFT                                    0xe
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_DTEST_CTRL_BMSK                                         0x2000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_DTEST_CTRL_SHFT                                            0xd
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_DTEST_OUT_MUX_CTRL_BMSK                                 0x1c00
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_DTEST_OUT_MUX_CTRL_SHFT                                    0xa
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_DLL_TAP_CTRL_BMSK                                        0x200
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_DLL_TAP_CTRL_SHFT                                          0x9
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_DLL_CUR_CTRL_BMSK                                        0x180
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_DLL_CUR_CTRL_SHFT                                          0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_INT_REF_CLK_BMSK                                          0x40
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_INT_REF_CLK_SHFT                                           0x6
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_FEEDBACK_CLK_EN_BMSK                                      0x20
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_TEST_CTL_FEEDBACK_CLK_EN_SHFT                                       0x5

#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_STATUS_ADDR                                                  (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024a08)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_STATUS_PHYS                                                  (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024a08)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_STATUS_OFFS                                                  (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024a08)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_STATUS_RMSK                                                        0xfc
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_STATUS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_STATUS_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_STATUS_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_STATUS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_STATUS_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_STATUS_DLL_LOCK_BMSK                                               0x80
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_STATUS_DLL_LOCK_SHFT                                                0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_STATUS_CDR_PHASE_BMSK                                              0x78
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_STATUS_CDR_PHASE_SHFT                                               0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_STATUS_DDLL_COARSE_CAL_BMSK                                         0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_REG_DLL_STATUS_DDLL_COARSE_CAL_SHFT                                         0x2

#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_ADDR                                            (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024a0c)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_PHYS                                            (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024a0c)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_OFFS                                            (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024a0c)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_RMSK                                            0xffc1ffff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD_COUNTER_BMSK                        0xffc00000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD_COUNTER_SHFT                              0x16
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_IO_PAD_PWR_SWITCH_BMSK                          0x10000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_IO_PAD_PWR_SWITCH_SHFT                             0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_IO_PAD_PWR_SWITCH_EN_BMSK                        0x8000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_IO_PAD_PWR_SWITCH_EN_SHFT                           0xf
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_IGNORE_CTOUT_BMSK                                0x4000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_IGNORE_CTOUT_SHFT                                   0xe
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_SW_SDC4_CMD19_BMSK                               0x2000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_SW_SDC4_CMD19_SHFT                                  0xd
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_INVERT_OUT_BMSK                                  0x1000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_INVERT_OUT_SHFT                                     0xc
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_INVERT_OUT_EN_BMSK                                0x800
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_INVERT_OUT_EN_SHFT                                  0xb
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_MODE_BMSK                                            0x400
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_MODE_SHFT                                              0xa
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_SDC4_MCLK_SEL_BMSK                                   0x300
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_SDC4_MCLK_SEL_SHFT                                     0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_ADMA_ERR_SIZE_EN_BMSK                                 0x80
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_ADMA_ERR_SIZE_EN_SHFT                                  0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD21_EN_BMSK                                 0x40
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD21_EN_SHFT                                  0x6
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD19_EN_BMSK                                 0x20
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD19_EN_SHFT                                  0x5
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_HCLKON_SW_EN_BMSK                                  0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_HCLKON_SW_EN_SHFT                                   0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_ADMA_BUSREQ_EN_BMSK                                    0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_ADMA_BUSREQ_EN_SHFT                                    0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_FLOW_EN_BMSK                                           0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_FLOW_EN_SHFT                                           0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_PWRSAVE_BMSK                                           0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_PWRSAVE_SHFT                                           0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_CLK_INV_BMSK                                           0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_FUNC_CLK_INV_SHFT                                           0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ADDR                                  (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024a14)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_PHYS                                  (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024a14)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_OFFS                                  (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024a14)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_RMSK                                  0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ADDRESS_BMSK                          0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ADDRESS_SHFT                                 0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_ADDR                                  (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00024a18)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_PHYS                                  (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00024a18)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_OFFS                                  (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00024a18)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_RMSK                                    0x3fffff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HTRANS_BMSK                     0x300000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HTRANS_SHFT                         0x14
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_WO_REQ_BMSK                      0x80000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_WO_REQ_SHFT                         0x13
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HBURST_BMSK                      0x70000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HBURST_SHFT                         0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HWRITE_BMSK                       0x8000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HWRITE_SHFT                          0xf
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HSIZE_BMSK                        0x7000
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HSIZE_SHFT                           0xc
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HPROT_BMSK                         0xf00
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HPROT_SHFT                           0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_CUR_MASTER_BMSK                     0xff
#define HWIO_PERIPH_SS_SDC3_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_CUR_MASTER_SHFT                      0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CTRL_ADDR                                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00004000)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CTRL_PHYS                                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00004000)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CTRL_OFFS                                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00004000)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CTRL_RMSK                                                              0xfeff3
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CTRL_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_CTRL_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_BAM_CTRL_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CTRL_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_CTRL_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CTRL_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_BAM_CTRL_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_BAM_CTRL_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_BAM_CTRL_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CTRL_CACHE_MISS_ERR_RESP_EN_BMSK                                       0x80000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CTRL_CACHE_MISS_ERR_RESP_EN_SHFT                                          0x13
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CTRL_LOCAL_CLK_GATING_BMSK                                             0x60000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CTRL_LOCAL_CLK_GATING_SHFT                                                0x11
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CTRL_IBC_DISABLE_BMSK                                                  0x10000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CTRL_IBC_DISABLE_SHFT                                                     0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CTRL_BAM_CACHED_DESC_STORE_BMSK                                         0x8000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CTRL_BAM_CACHED_DESC_STORE_SHFT                                            0xf
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CTRL_BAM_DESC_CACHE_SEL_BMSK                                            0x6000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CTRL_BAM_DESC_CACHE_SEL_SHFT                                               0xd
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CTRL_BAM_TESTBUS_SEL_BMSK                                                0xfe0
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CTRL_BAM_TESTBUS_SEL_SHFT                                                  0x5
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CTRL_BAM_EN_ACCUM_BMSK                                                    0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CTRL_BAM_EN_ACCUM_SHFT                                                     0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CTRL_BAM_EN_BMSK                                                           0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CTRL_BAM_EN_SHFT                                                           0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CTRL_BAM_SW_RST_BMSK                                                       0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CTRL_BAM_SW_RST_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_REVISION_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00004004)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_REVISION_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00004004)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_REVISION_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00004004)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_REVISION_RMSK                                                       0xffffefff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_REVISION_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_REVISION_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_BAM_REVISION_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_REVISION_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_REVISION_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_REVISION_INACTIV_TMR_BASE_BMSK                                      0xff000000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_REVISION_INACTIV_TMR_BASE_SHFT                                            0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_REVISION_CMD_DESC_EN_BMSK                                             0x800000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_REVISION_CMD_DESC_EN_SHFT                                                 0x17
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_REVISION_DESC_CACHE_DEPTH_BMSK                                        0x600000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_REVISION_DESC_CACHE_DEPTH_SHFT                                            0x15
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_REVISION_NUM_INACTIV_TMRS_BMSK                                        0x100000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_REVISION_NUM_INACTIV_TMRS_SHFT                                            0x14
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_REVISION_INACTIV_TMRS_EXST_BMSK                                        0x80000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_REVISION_INACTIV_TMRS_EXST_SHFT                                           0x13
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_REVISION_HIGH_FREQUENCY_BAM_BMSK                                       0x40000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_REVISION_HIGH_FREQUENCY_BAM_SHFT                                          0x12
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_REVISION_BAM_HAS_NO_BYPASS_BMSK                                        0x20000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_REVISION_BAM_HAS_NO_BYPASS_SHFT                                           0x11
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_REVISION_SECURED_BMSK                                                  0x10000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_REVISION_SECURED_SHFT                                                     0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_REVISION_USE_VMIDMT_BMSK                                                0x8000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_REVISION_USE_VMIDMT_SHFT                                                   0xf
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_REVISION_AXI_ACTIVE_BMSK                                                0x4000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_REVISION_AXI_ACTIVE_SHFT                                                   0xe
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_REVISION_CE_BUFFER_SIZE_BMSK                                            0x2000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_REVISION_CE_BUFFER_SIZE_SHFT                                               0xd
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_REVISION_NUM_EES_BMSK                                                    0xf00
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_REVISION_NUM_EES_SHFT                                                      0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_REVISION_REVISION_BMSK                                                    0xff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_REVISION_REVISION_SHFT                                                     0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_SW_VERSION_ADDR                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00004080)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_SW_VERSION_PHYS                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00004080)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_SW_VERSION_OFFS                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00004080)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_SW_VERSION_RMSK                                                     0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_SW_VERSION_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_SW_VERSION_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_BAM_SW_VERSION_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_SW_VERSION_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_SW_VERSION_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_SW_VERSION_MAJOR_BMSK                                               0xf0000000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_SW_VERSION_MAJOR_SHFT                                                     0x1c
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_SW_VERSION_MINOR_BMSK                                                0xfff0000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_SW_VERSION_MINOR_SHFT                                                     0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_SW_VERSION_STEP_BMSK                                                    0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_SW_VERSION_STEP_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_NUM_PIPES_ADDR                                                      (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x0000403c)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_NUM_PIPES_PHYS                                                      (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x0000403c)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_NUM_PIPES_OFFS                                                      (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x0000403c)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_NUM_PIPES_RMSK                                                      0xffff00ff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_NUM_PIPES_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_NUM_PIPES_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_BAM_NUM_PIPES_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_NUM_PIPES_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_NUM_PIPES_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_NUM_PIPES_BAM_NON_PIPE_GRP_BMSK                                     0xff000000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_NUM_PIPES_BAM_NON_PIPE_GRP_SHFT                                           0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_NUM_PIPES_PERIPH_NON_PIPE_GRP_BMSK                                    0xff0000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_NUM_PIPES_PERIPH_NON_PIPE_GRP_SHFT                                        0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_NUM_PIPES_BAM_NUM_PIPES_BMSK                                              0xff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_NUM_PIPES_BAM_NUM_PIPES_SHFT                                               0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TIMER_ADDR                                                          (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00004040)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TIMER_PHYS                                                          (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00004040)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TIMER_OFFS                                                          (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00004040)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TIMER_RMSK                                                              0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TIMER_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_TIMER_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_BAM_TIMER_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TIMER_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_TIMER_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TIMER_TIMER_BMSK                                                        0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TIMER_TIMER_SHFT                                                           0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TIMER_CTRL_ADDR                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00004044)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TIMER_CTRL_PHYS                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00004044)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TIMER_CTRL_OFFS                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00004044)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TIMER_CTRL_RMSK                                                     0xe000ffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TIMER_CTRL_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_TIMER_CTRL_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_BAM_TIMER_CTRL_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TIMER_CTRL_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_TIMER_CTRL_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TIMER_CTRL_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_BAM_TIMER_CTRL_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TIMER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_BAM_TIMER_CTRL_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_BAM_TIMER_CTRL_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TIMER_CTRL_TIMER_RST_BMSK                                           0x80000000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TIMER_CTRL_TIMER_RST_SHFT                                                 0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TIMER_CTRL_TIMER_RUN_BMSK                                           0x40000000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TIMER_CTRL_TIMER_RUN_SHFT                                                 0x1e
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TIMER_CTRL_TIMER_MODE_BMSK                                          0x20000000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TIMER_CTRL_TIMER_MODE_SHFT                                                0x1d
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TIMER_CTRL_TIMER_TRSHLD_BMSK                                            0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TIMER_CTRL_TIMER_TRSHLD_SHFT                                               0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_DESC_CNT_TRSHLD_ADDR                                                (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00004008)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_DESC_CNT_TRSHLD_PHYS                                                (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00004008)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_DESC_CNT_TRSHLD_OFFS                                                (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00004008)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_DESC_CNT_TRSHLD_RMSK                                                    0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_DESC_CNT_TRSHLD_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_DESC_CNT_TRSHLD_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_BAM_DESC_CNT_TRSHLD_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_DESC_CNT_TRSHLD_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_DESC_CNT_TRSHLD_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_DESC_CNT_TRSHLD_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_BAM_DESC_CNT_TRSHLD_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_DESC_CNT_TRSHLD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_BAM_DESC_CNT_TRSHLD_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_BAM_DESC_CNT_TRSHLD_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_DESC_CNT_TRSHLD_CNT_TRSHLD_BMSK                                         0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_DESC_CNT_TRSHLD_CNT_TRSHLD_SHFT                                            0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x0000400c)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x0000400c)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x0000400c)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_BAM_IRQ_BMSK                                               0x80000000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_BAM_IRQ_SHFT                                                     0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_P_IRQ_BMSK                                                 0x7fffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_P_IRQ_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_ADDR                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00004010)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_PHYS                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00004010)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_OFFS                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00004010)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_RMSK                                                   0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_BAM_IRQ_MSK_BMSK                                       0x80000000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_BAM_IRQ_MSK_SHFT                                             0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_BAM_IRQ_MSK_DISABLE_BAM_INTERRUPT_FVAL                        0x0
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_BAM_IRQ_MSK_ENABLE_BAM_INTERRUPT_FVAL                         0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_P_IRQ_MSK_BMSK                                         0x7fffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_P_IRQ_MSK_SHFT                                                0x0
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_P_IRQ_MSK_DISABLE_PIPE_INTERRUPT_FVAL                         0x0
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_P_IRQ_MSK_ENABLE_PIPE_INTERRUPT_FVAL                          0x1

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_UNMASKED_ADDR                                              (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00004030)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_UNMASKED_PHYS                                              (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00004030)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_UNMASKED_OFFS                                              (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00004030)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_UNMASKED_RMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_UNMASKED_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_UNMASKED_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_UNMASKED_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_UNMASKED_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_UNMASKED_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_UNMASKED_BAM_IRQ_UNMASKED_BMSK                             0x80000000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_UNMASKED_BAM_IRQ_UNMASKED_SHFT                                   0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_UNMASKED_P_IRQ_UNMASKED_BMSK                               0x7fffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_UNMASKED_P_IRQ_UNMASKED_SHFT                                      0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_STTS_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00004014)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_STTS_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00004014)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_STTS_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00004014)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_STTS_RMSK                                                             0x1e
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_STTS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_STTS_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_STTS_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_STTS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_STTS_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_STTS_BAM_TIMER_IRQ_BMSK                                               0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_STTS_BAM_TIMER_IRQ_SHFT                                                0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_STTS_BAM_EMPTY_IRQ_BMSK                                                0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_STTS_BAM_EMPTY_IRQ_SHFT                                                0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_STTS_BAM_ERROR_IRQ_BMSK                                                0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_STTS_BAM_ERROR_IRQ_SHFT                                                0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_STTS_BAM_HRESP_ERR_IRQ_BMSK                                            0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_STTS_BAM_HRESP_ERR_IRQ_SHFT                                            0x1

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_CLR_ADDR                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00004018)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_CLR_PHYS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00004018)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_CLR_OFFS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00004018)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_CLR_RMSK                                                              0x1e
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_CLR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_CLR_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_CLR_BAM_TIMER_CLR_BMSK                                                0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_CLR_BAM_TIMER_CLR_SHFT                                                 0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_CLR_BAM_EMPTY_CLR_BMSK                                                 0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_CLR_BAM_EMPTY_CLR_SHFT                                                 0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_CLR_BAM_ERROR_CLR_BMSK                                                 0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_CLR_BAM_ERROR_CLR_SHFT                                                 0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_CLR_BAM_HRESP_ERR_CLR_BMSK                                             0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_CLR_BAM_HRESP_ERR_CLR_SHFT                                             0x1

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_EN_ADDR                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x0000401c)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_EN_PHYS                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x0000401c)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_EN_OFFS                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x0000401c)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_EN_RMSK                                                               0x1e
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_EN_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_EN_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_EN_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_EN_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_EN_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_EN_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_EN_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_EN_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_EN_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_EN_BAM_TIMER_EN_BMSK                                                  0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_EN_BAM_TIMER_EN_SHFT                                                   0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_EN_BAM_EMPTY_EN_BMSK                                                   0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_EN_BAM_EMPTY_EN_SHFT                                                   0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_EN_BAM_ERROR_EN_BMSK                                                   0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_EN_BAM_ERROR_EN_SHFT                                                   0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_EN_BAM_HRESP_ERR_EN_BMSK                                               0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_EN_BAM_HRESP_ERR_EN_SHFT                                               0x1

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_CTRLS_ADDR                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00004024)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_CTRLS_PHYS                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00004024)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_CTRLS_OFFS                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00004024)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_CTRLS_RMSK                                             0x7fffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_CTRLS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_CTRLS_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_CTRLS_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_CTRLS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_CTRLS_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HVMID_BMSK                               0x7c0000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HVMID_SHFT                                   0x12
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_DIRECT_MODE_BMSK                          0x20000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_DIRECT_MODE_SHFT                             0x11
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HCID_BMSK                                 0x1f000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HCID_SHFT                                     0xc
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HPROT_BMSK                                  0xf00
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HPROT_SHFT                                    0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HBURST_BMSK                                  0xe0
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HBURST_SHFT                                   0x5
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HSIZE_BMSK                                   0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HSIZE_SHFT                                    0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HWRITE_BMSK                                   0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HWRITE_SHFT                                   0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HTRANS_BMSK                                   0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HTRANS_SHFT                                   0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_ADDR_ADDR                                            (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00004028)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_ADDR_PHYS                                            (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00004028)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_ADDR_OFFS                                            (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00004028)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_ADDR_RMSK                                            0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_ADDR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_ADDR_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_ADDR_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_ADDR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_ADDR_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_ADDR_BAM_ERR_ADDR_BMSK                               0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_ADDR_BAM_ERR_ADDR_SHFT                                      0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_DATA_ADDR                                            (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x0000402c)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_DATA_PHYS                                            (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x0000402c)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_DATA_OFFS                                            (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x0000402c)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_DATA_RMSK                                            0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_DATA_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_DATA_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_DATA_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_DATA_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_DATA_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_DATA_BAM_ERR_DATA_BMSK                               0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_AHB_MASTER_ERR_DATA_BAM_ERR_DATA_SHFT                                      0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TRUST_REG_ADDR                                                      (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00004070)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TRUST_REG_PHYS                                                      (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00004070)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TRUST_REG_OFFS                                                      (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00004070)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TRUST_REG_RMSK                                                          0x3f87
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TRUST_REG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_TRUST_REG_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_BAM_TRUST_REG_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TRUST_REG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_TRUST_REG_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TRUST_REG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_BAM_TRUST_REG_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TRUST_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_BAM_TRUST_REG_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_BAM_TRUST_REG_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TRUST_REG_LOCK_EE_CTRL_BMSK                                             0x2000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TRUST_REG_LOCK_EE_CTRL_SHFT                                                0xd
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TRUST_REG_BAM_VMID_BMSK                                                 0x1f00
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TRUST_REG_BAM_VMID_SHFT                                                    0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TRUST_REG_BAM_RST_BLOCK_BMSK                                              0x80
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TRUST_REG_BAM_RST_BLOCK_SHFT                                               0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TRUST_REG_BAM_EE_BMSK                                                      0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TRUST_REG_BAM_EE_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TEST_BUS_SEL_ADDR                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00004074)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TEST_BUS_SEL_PHYS                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00004074)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TEST_BUS_SEL_OFFS                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00004074)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TEST_BUS_SEL_RMSK                                                     0x3f007f
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TEST_BUS_SEL_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_TEST_BUS_SEL_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_BAM_TEST_BUS_SEL_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TEST_BUS_SEL_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_TEST_BUS_SEL_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TEST_BUS_SEL_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_BAM_TEST_BUS_SEL_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TEST_BUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_BAM_TEST_BUS_SEL_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_BAM_TEST_BUS_SEL_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TEST_BUS_SEL_SW_EVENTS_ZERO_BMSK                                      0x200000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TEST_BUS_SEL_SW_EVENTS_ZERO_SHFT                                          0x15
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TEST_BUS_SEL_SW_EVENTS_SEL_BMSK                                       0x180000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TEST_BUS_SEL_SW_EVENTS_SEL_SHFT                                           0x13
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TEST_BUS_SEL_BAM_DATA_ERASE_BMSK                                       0x40000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TEST_BUS_SEL_BAM_DATA_ERASE_SHFT                                          0x12
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TEST_BUS_SEL_BAM_DATA_FLUSH_BMSK                                       0x20000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TEST_BUS_SEL_BAM_DATA_FLUSH_SHFT                                          0x11
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TEST_BUS_SEL_BAM_CLK_ALWAYS_ON_BMSK                                    0x10000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TEST_BUS_SEL_BAM_CLK_ALWAYS_ON_SHFT                                       0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TEST_BUS_SEL_BAM_TESTBUS_SEL_BMSK                                         0x7f
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TEST_BUS_SEL_BAM_TESTBUS_SEL_SHFT                                          0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TEST_BUS_REG_ADDR                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00004078)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TEST_BUS_REG_PHYS                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00004078)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TEST_BUS_REG_OFFS                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00004078)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TEST_BUS_REG_RMSK                                                   0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TEST_BUS_REG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_TEST_BUS_REG_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_BAM_TEST_BUS_REG_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TEST_BUS_REG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_TEST_BUS_REG_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TEST_BUS_REG_BAM_TESTBUS_REG_BMSK                                   0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_TEST_BUS_REG_BAM_TESTBUS_REG_SHFT                                          0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_ADDR                                                      (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x0000407c)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_PHYS                                                      (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x0000407c)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_OFFS                                                      (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x0000407c)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_RMSK                                                      0x1ffff80f
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_ZLT_W_CD_SUPPORT_BMSK                                 0x10000000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_ZLT_W_CD_SUPPORT_SHFT                                       0x1c
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_CD_ENABLE_BMSK                                         0x8000000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_CD_ENABLE_SHFT                                              0x1b
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_AU_ACCUMED_BMSK                                        0x4000000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_AU_ACCUMED_SHFT                                             0x1a
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_PSM_P_HD_DATA_BMSK                                     0x2000000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_PSM_P_HD_DATA_SHFT                                          0x19
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_REG_P_EN_BMSK                                          0x1000000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_REG_P_EN_SHFT                                               0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_WB_DSC_AVL_P_RST_BMSK                                   0x800000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_WB_DSC_AVL_P_RST_SHFT                                       0x17
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_WB_RETR_SVPNT_BMSK                                      0x400000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_WB_RETR_SVPNT_SHFT                                          0x16
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_WB_CSW_ACK_IDL_BMSK                                     0x200000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_WB_CSW_ACK_IDL_SHFT                                         0x15
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_WB_BLK_CSW_BMSK                                         0x100000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_WB_BLK_CSW_SHFT                                             0x14
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_WB_P_RES_BMSK                                            0x80000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_WB_P_RES_SHFT                                               0x13
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_SI_P_RES_BMSK                                            0x40000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_SI_P_RES_SHFT                                               0x12
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_AU_P_RES_BMSK                                            0x20000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_AU_P_RES_SHFT                                               0x11
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_PSM_P_RES_BMSK                                           0x10000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_PSM_P_RES_SHFT                                              0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_PSM_CSW_REQ_BMSK                                          0x8000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_PSM_CSW_REQ_SHFT                                             0xf
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_SB_CLK_REQ_BMSK                                           0x4000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_SB_CLK_REQ_SHFT                                              0xe
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_IBC_DISABLE_BMSK                                          0x2000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_IBC_DISABLE_SHFT                                             0xd
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_NO_EXT_P_RST_BMSK                                         0x1000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_NO_EXT_P_RST_SHFT                                            0xc
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_FULL_PIPE_BMSK                                             0x800
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_FULL_PIPE_SHFT                                               0xb
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_ADML_SYNC_BRIDGE_BMSK                                        0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_ADML_SYNC_BRIDGE_SHFT                                        0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_PIPE_CNFG_BMSK                                               0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_PIPE_CNFG_SHFT                                               0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_ADML_DEEP_CONS_FIFO_BMSK                                     0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_ADML_DEEP_CONS_FIFO_SHFT                                     0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_ADML_INCR4_EN_N_BMSK                                         0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_CNFG_BITS_BAM_ADML_INCR4_EN_N_SHFT                                         0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_EEn_ADDR(n)                                                (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00004800 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_EEn_PHYS(n)                                                (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00004800 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_EEn_OFFS(n)                                                (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00004800 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_EEn_RMSK                                                   0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_EEn_MAXn                                                            7
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_EEn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_EEn_ADDR(n), HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_EEn_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_EEn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_EEn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_EEn_BAM_IRQ_BMSK                                           0x80000000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_EEn_BAM_IRQ_SHFT                                                 0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_EEn_P_IRQ_BMSK                                             0x7fffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_EEn_P_IRQ_SHFT                                                    0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_EEn_ADDR(n)                                            (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00004804 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_EEn_PHYS(n)                                            (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00004804 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_EEn_OFFS(n)                                            (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00004804 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_EEn_RMSK                                               0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_EEn_MAXn                                                        7
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_EEn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_EEn_ADDR(n), HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_EEn_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_EEn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_EEn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_EEn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_EEn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_EEn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_EEn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_EEn_INI(n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_EEn_BAM_IRQ_MSK_BMSK                                   0x80000000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_EEn_BAM_IRQ_MSK_SHFT                                         0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_EEn_BAM_IRQ_MSK_DISABLE_BAM_INTERRUPT_FVAL                    0x0
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_EEn_BAM_IRQ_MSK_ENABLE_BAM_INTERRUPT_FVAL                     0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_EEn_P_IRQ_MSK_BMSK                                     0x7fffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_EEn_P_IRQ_MSK_SHFT                                            0x0
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_EEn_P_IRQ_MSK_DISABLE_PIPE_INTERRUPT_FVAL                     0x0
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_MSK_EEn_P_IRQ_MSK_ENABLE_PIPE_INTERRUPT_FVAL                      0x1

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_ADDR(n)                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00004808 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_PHYS(n)                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00004808 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_OFFS(n)                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00004808 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_RMSK                                          0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_MAXn                                                   7
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_ADDR(n), HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_BAM_IRQ_UNMASKED_BMSK                         0x80000000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_BAM_IRQ_UNMASKED_SHFT                               0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_P_IRQ_UNMASKED_BMSK                           0x7fffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_P_IRQ_UNMASKED_SHFT                                  0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CTRLn_ADDR(n)                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00005000 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CTRLn_PHYS(n)                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00005000 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CTRLn_OFFS(n)                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00005000 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CTRLn_RMSK                                                          0x1f0ffa
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CTRLn_MAXn                                                                 5
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CTRLn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CTRLn_ADDR(n), HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CTRLn_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CTRLn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CTRLn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CTRLn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CTRLn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CTRLn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CTRLn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CTRLn_INI(n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CTRLn_P_LOCK_GROUP_BMSK                                             0x1f0000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CTRLn_P_LOCK_GROUP_SHFT                                                 0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CTRLn_P_WRITE_NWD_BMSK                                                 0x800
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CTRLn_P_WRITE_NWD_SHFT                                                   0xb
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CTRLn_P_PREFETCH_LIMIT_BMSK                                            0x600
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CTRLn_P_PREFETCH_LIMIT_SHFT                                              0x9
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CTRLn_P_AUTO_EOB_SEL_BMSK                                              0x180
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CTRLn_P_AUTO_EOB_SEL_SHFT                                                0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CTRLn_P_AUTO_EOB_BMSK                                                   0x40
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CTRLn_P_AUTO_EOB_SHFT                                                    0x6
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CTRLn_P_SYS_MODE_BMSK                                                   0x20
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CTRLn_P_SYS_MODE_SHFT                                                    0x5
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CTRLn_P_SYS_STRM_BMSK                                                   0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CTRLn_P_SYS_STRM_SHFT                                                    0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CTRLn_P_DIRECTION_BMSK                                                   0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CTRLn_P_DIRECTION_SHFT                                                   0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CTRLn_P_EN_BMSK                                                          0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CTRLn_P_EN_SHFT                                                          0x1

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_RSTn_ADDR(n)                                                      (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00005004 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_RSTn_PHYS(n)                                                      (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00005004 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_RSTn_OFFS(n)                                                      (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00005004 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_RSTn_RMSK                                                                0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_RSTn_MAXn                                                                  5
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_RSTn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_RSTn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_RSTn_P_SW_RST_BMSK                                                       0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_RSTn_P_SW_RST_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_HALTn_ADDR(n)                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00005008 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_HALTn_PHYS(n)                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00005008 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_HALTn_OFFS(n)                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00005008 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_HALTn_RMSK                                                               0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_HALTn_MAXn                                                                 5
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_HALTn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_HALTn_ADDR(n), HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_HALTn_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_HALTn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_HALTn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_HALTn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_HALTn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_HALTn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_HALTn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_HALTn_INI(n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_HALTn_P_PROD_HALTED_BMSK                                                 0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_HALTn_P_PROD_HALTED_SHFT                                                 0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_HALTn_P_HALT_BMSK                                                        0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_HALTn_P_HALT_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TRUST_REGn_ADDR(n)                                                (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00005030 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TRUST_REGn_PHYS(n)                                                (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00005030 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TRUST_REGn_OFFS(n)                                                (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00005030 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TRUST_REGn_RMSK                                                       0x1f07
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TRUST_REGn_MAXn                                                            5
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TRUST_REGn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TRUST_REGn_ADDR(n), HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TRUST_REGn_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TRUST_REGn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TRUST_REGn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TRUST_REGn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TRUST_REGn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TRUST_REGn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TRUST_REGn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TRUST_REGn_INI(n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TRUST_REGn_BAM_P_VMID_BMSK                                            0x1f00
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TRUST_REGn_BAM_P_VMID_SHFT                                               0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TRUST_REGn_BAM_P_EE_BMSK                                                 0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TRUST_REGn_BAM_P_EE_SHFT                                                 0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_STTSn_ADDR(n)                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00005010 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_STTSn_PHYS(n)                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00005010 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_STTSn_OFFS(n)                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00005010 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_STTSn_RMSK                                                          0x3f
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_STTSn_MAXn                                                             5
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_STTSn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_STTSn_ADDR(n), HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_STTSn_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_STTSn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_STTSn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_STTSn_P_TRNSFR_END_IRQ_BMSK                                         0x20
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_STTSn_P_TRNSFR_END_IRQ_SHFT                                          0x5
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_STTSn_P_ERR_IRQ_BMSK                                                0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_STTSn_P_ERR_IRQ_SHFT                                                 0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_STTSn_P_OUT_OF_DESC_IRQ_BMSK                                         0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_STTSn_P_OUT_OF_DESC_IRQ_SHFT                                         0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_STTSn_P_WAKE_IRQ_BMSK                                                0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_STTSn_P_WAKE_IRQ_SHFT                                                0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_STTSn_P_TIMER_IRQ_BMSK                                               0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_STTSn_P_TIMER_IRQ_SHFT                                               0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_STTSn_P_PRCSD_DESC_IRQ_BMSK                                          0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_STTSn_P_PRCSD_DESC_IRQ_SHFT                                          0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_CLRn_ADDR(n)                                                  (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00005014 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_CLRn_PHYS(n)                                                  (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00005014 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_CLRn_OFFS(n)                                                  (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00005014 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_CLRn_RMSK                                                           0x3f
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_CLRn_MAXn                                                              5
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_CLRn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_CLRn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_CLRn_P_TRNSFR_END_CLR_BMSK                                          0x20
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_CLRn_P_TRNSFR_END_CLR_SHFT                                           0x5
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_CLRn_P_ERR_CLR_BMSK                                                 0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_CLRn_P_ERR_CLR_SHFT                                                  0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_CLRn_P_OUT_OF_DESC_CLR_BMSK                                          0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_CLRn_P_OUT_OF_DESC_CLR_SHFT                                          0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_CLRn_P_WAKE_CLR_BMSK                                                 0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_CLRn_P_WAKE_CLR_SHFT                                                 0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_CLRn_P_TIMER_CLR_BMSK                                                0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_CLRn_P_TIMER_CLR_SHFT                                                0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_CLRn_P_PRCSD_DESC_CLR_BMSK                                           0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_CLRn_P_PRCSD_DESC_CLR_SHFT                                           0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_ENn_ADDR(n)                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00005018 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_ENn_PHYS(n)                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00005018 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_ENn_OFFS(n)                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00005018 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_ENn_RMSK                                                            0x3f
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_ENn_MAXn                                                               5
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_ENn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_ENn_ADDR(n), HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_ENn_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_ENn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_ENn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_ENn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_ENn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_ENn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_ENn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_ENn_INI(n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_ENn_P_TRNSFR_END_EN_BMSK                                            0x20
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_ENn_P_TRNSFR_END_EN_SHFT                                             0x5
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_ENn_P_ERR_EN_BMSK                                                   0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_ENn_P_ERR_EN_SHFT                                                    0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_ENn_P_OUT_OF_DESC_EN_BMSK                                            0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_ENn_P_OUT_OF_DESC_EN_SHFT                                            0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_ENn_P_WAKE_EN_BMSK                                                   0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_ENn_P_WAKE_EN_SHFT                                                   0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_ENn_P_TIMER_EN_BMSK                                                  0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_ENn_P_TIMER_EN_SHFT                                                  0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_ENn_P_PRCSD_DESC_EN_BMSK                                             0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_IRQ_ENn_P_PRCSD_DESC_EN_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TIMERn_ADDR(n)                                                    (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x0000501c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TIMERn_PHYS(n)                                                    (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x0000501c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TIMERn_OFFS(n)                                                    (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x0000501c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TIMERn_RMSK                                                           0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TIMERn_MAXn                                                                5
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TIMERn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TIMERn_ADDR(n), HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TIMERn_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TIMERn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TIMERn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TIMERn_P_TIMER_BMSK                                                   0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TIMERn_P_TIMER_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TIMER_CTRLn_ADDR(n)                                               (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00005020 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TIMER_CTRLn_PHYS(n)                                               (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00005020 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TIMER_CTRLn_OFFS(n)                                               (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00005020 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TIMER_CTRLn_RMSK                                                  0xe000ffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TIMER_CTRLn_MAXn                                                           5
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TIMER_CTRLn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TIMER_CTRLn_ADDR(n), HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TIMER_CTRLn_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TIMER_CTRLn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TIMER_CTRLn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TIMER_CTRLn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TIMER_CTRLn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TIMER_CTRLn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TIMER_CTRLn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TIMER_CTRLn_INI(n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TIMER_CTRLn_P_TIMER_RST_BMSK                                      0x80000000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TIMER_CTRLn_P_TIMER_RST_SHFT                                            0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TIMER_CTRLn_P_TIMER_RUN_BMSK                                      0x40000000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TIMER_CTRLn_P_TIMER_RUN_SHFT                                            0x1e
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TIMER_CTRLn_P_TIMER_MODE_BMSK                                     0x20000000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TIMER_CTRLn_P_TIMER_MODE_SHFT                                           0x1d
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TIMER_CTRLn_P_TIMER_TRSHLD_BMSK                                       0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_TIMER_CTRLn_P_TIMER_TRSHLD_SHFT                                          0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PRDCR_SDBNDn_ADDR(n)                                              (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00005024 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PRDCR_SDBNDn_PHYS(n)                                              (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00005024 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PRDCR_SDBNDn_OFFS(n)                                              (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00005024 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PRDCR_SDBNDn_RMSK                                                  0x11fffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PRDCR_SDBNDn_MAXn                                                          5
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PRDCR_SDBNDn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PRDCR_SDBNDn_ADDR(n), HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PRDCR_SDBNDn_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PRDCR_SDBNDn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PRDCR_SDBNDn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PRDCR_SDBNDn_BAM_P_SB_UPDATED_BMSK                                 0x1000000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PRDCR_SDBNDn_BAM_P_SB_UPDATED_SHFT                                      0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PRDCR_SDBNDn_BAM_P_TOGGLE_BMSK                                      0x100000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PRDCR_SDBNDn_BAM_P_TOGGLE_SHFT                                          0x14
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PRDCR_SDBNDn_BAM_P_CTRL_BMSK                                         0xf0000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PRDCR_SDBNDn_BAM_P_CTRL_SHFT                                            0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PRDCR_SDBNDn_BAM_P_BYTES_FREE_BMSK                                    0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PRDCR_SDBNDn_BAM_P_BYTES_FREE_SHFT                                       0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CNSMR_SDBNDn_ADDR(n)                                              (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00005028 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CNSMR_SDBNDn_PHYS(n)                                              (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00005028 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CNSMR_SDBNDn_OFFS(n)                                              (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00005028 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CNSMR_SDBNDn_RMSK                                                  0x1ffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CNSMR_SDBNDn_MAXn                                                          5
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CNSMR_SDBNDn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CNSMR_SDBNDn_ADDR(n), HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CNSMR_SDBNDn_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CNSMR_SDBNDn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CNSMR_SDBNDn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_SB_UPDATED_BMSK                                 0x1000000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_SB_UPDATED_SHFT                                      0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_WAIT_4_ACK_BMSK                                  0x800000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_WAIT_4_ACK_SHFT                                      0x17
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_ACK_TOGGLE_BMSK                                  0x400000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_ACK_TOGGLE_SHFT                                      0x16
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_ACK_TOGGLE_R_BMSK                                0x200000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_ACK_TOGGLE_R_SHFT                                    0x15
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_TOGGLE_BMSK                                      0x100000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_TOGGLE_SHFT                                          0x14
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_CTRL_BMSK                                         0xf0000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_CTRL_SHFT                                            0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_BYTES_AVAIL_BMSK                                   0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_BYTES_AVAIL_SHFT                                      0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_DEST_ADDRn_ADDR(n)                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x0000582c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_DEST_ADDRn_PHYS(n)                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x0000582c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_DEST_ADDRn_OFFS(n)                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x0000582c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_DEST_ADDRn_RMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_DEST_ADDRn_MAXn                                                       5
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_DEST_ADDRn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_DEST_ADDRn_ADDR(n), HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_DEST_ADDRn_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_DEST_ADDRn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_DEST_ADDRn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_DEST_ADDRn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_DEST_ADDRn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_DEST_ADDRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_DEST_ADDRn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_DEST_ADDRn_INI(n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_DEST_ADDRn_P_EVNT_DEST_ADDR_BMSK                             0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_DEST_ADDRn_P_EVNT_DEST_ADDR_SHFT                                    0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_REGn_ADDR(n)                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00005818 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_REGn_PHYS(n)                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00005818 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_REGn_OFFS(n)                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00005818 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_REGn_RMSK                                                    0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_REGn_MAXn                                                             5
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_REGn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_REGn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_REGn_P_BYTES_CONSUMED_BMSK                                   0xffff0000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_REGn_P_BYTES_CONSUMED_SHFT                                         0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_REGn_P_DESC_FIFO_PEER_OFST_BMSK                                  0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_REGn_P_DESC_FIFO_PEER_OFST_SHFT                                     0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_SW_OFSTSn_ADDR(n)                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00005800 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_SW_OFSTSn_PHYS(n)                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00005800 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_SW_OFSTSn_OFFS(n)                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00005800 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_SW_OFSTSn_RMSK                                                    0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_SW_OFSTSn_MAXn                                                             5
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_SW_OFSTSn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_SW_OFSTSn_ADDR(n), HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_SW_OFSTSn_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_SW_OFSTSn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_SW_OFSTSn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_SW_OFSTSn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_SW_OFSTSn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_SW_OFSTSn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_SW_OFSTSn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_SW_OFSTSn_INI(n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_SW_OFSTSn_SW_OFST_IN_DESC_BMSK                                    0xffff0000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_SW_OFSTSn_SW_OFST_IN_DESC_SHFT                                          0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_SW_OFSTSn_SW_DESC_OFST_BMSK                                           0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_SW_OFSTSn_SW_DESC_OFST_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DATA_FIFO_ADDRn_ADDR(n)                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00005824 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DATA_FIFO_ADDRn_PHYS(n)                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00005824 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DATA_FIFO_ADDRn_OFFS(n)                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00005824 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DATA_FIFO_ADDRn_RMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DATA_FIFO_ADDRn_MAXn                                                       5
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DATA_FIFO_ADDRn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DATA_FIFO_ADDRn_ADDR(n), HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DATA_FIFO_ADDRn_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DATA_FIFO_ADDRn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DATA_FIFO_ADDRn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DATA_FIFO_ADDRn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DATA_FIFO_ADDRn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DATA_FIFO_ADDRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DATA_FIFO_ADDRn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DATA_FIFO_ADDRn_INI(n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DATA_FIFO_ADDRn_P_DATA_FIFO_ADDR_BMSK                             0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DATA_FIFO_ADDRn_P_DATA_FIFO_ADDR_SHFT                                    0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DESC_FIFO_ADDRn_ADDR(n)                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x0000581c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DESC_FIFO_ADDRn_PHYS(n)                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x0000581c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DESC_FIFO_ADDRn_OFFS(n)                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x0000581c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DESC_FIFO_ADDRn_RMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DESC_FIFO_ADDRn_MAXn                                                       5
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DESC_FIFO_ADDRn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DESC_FIFO_ADDRn_ADDR(n), HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DESC_FIFO_ADDRn_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DESC_FIFO_ADDRn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DESC_FIFO_ADDRn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DESC_FIFO_ADDRn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DESC_FIFO_ADDRn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DESC_FIFO_ADDRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DESC_FIFO_ADDRn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DESC_FIFO_ADDRn_INI(n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DESC_FIFO_ADDRn_P_DESC_FIFO_ADDR_BMSK                             0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DESC_FIFO_ADDRn_P_DESC_FIFO_ADDR_SHFT                                    0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_GEN_TRSHLDn_ADDR(n)                                          (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00005828 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_GEN_TRSHLDn_PHYS(n)                                          (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00005828 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_GEN_TRSHLDn_OFFS(n)                                          (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00005828 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_GEN_TRSHLDn_RMSK                                                 0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_GEN_TRSHLDn_MAXn                                                      5
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_GEN_TRSHLDn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_GEN_TRSHLDn_ADDR(n), HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_GEN_TRSHLDn_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_GEN_TRSHLDn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_GEN_TRSHLDn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_GEN_TRSHLDn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_GEN_TRSHLDn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_GEN_TRSHLDn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_GEN_TRSHLDn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_GEN_TRSHLDn_INI(n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_GEN_TRSHLDn_P_TRSHLD_BMSK                                        0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_EVNT_GEN_TRSHLDn_P_TRSHLD_SHFT                                           0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_FIFO_SIZESn_ADDR(n)                                               (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00005820 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_FIFO_SIZESn_PHYS(n)                                               (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00005820 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_FIFO_SIZESn_OFFS(n)                                               (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00005820 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_FIFO_SIZESn_RMSK                                                  0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_FIFO_SIZESn_MAXn                                                           5
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_FIFO_SIZESn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_FIFO_SIZESn_ADDR(n), HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_FIFO_SIZESn_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_FIFO_SIZESn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_FIFO_SIZESn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_FIFO_SIZESn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_FIFO_SIZESn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_FIFO_SIZESn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_FIFO_SIZESn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_FIFO_SIZESn_INI(n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_FIFO_SIZESn_P_DATA_FIFO_SIZE_BMSK                                 0xffff0000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_FIFO_SIZESn_P_DATA_FIFO_SIZE_SHFT                                       0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_FIFO_SIZESn_P_DESC_FIFO_SIZE_BMSK                                     0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_FIFO_SIZESn_P_DESC_FIFO_SIZE_SHFT                                        0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_RETR_CNTXT_n_ADDR(n)                                              (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00005834 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_RETR_CNTXT_n_PHYS(n)                                              (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00005834 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_RETR_CNTXT_n_OFFS(n)                                              (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00005834 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_RETR_CNTXT_n_RMSK                                                 0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_RETR_CNTXT_n_MAXn                                                          5
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_RETR_CNTXT_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_RETR_CNTXT_n_ADDR(n), HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_RETR_CNTXT_n_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_RETR_CNTXT_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_RETR_CNTXT_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_RETR_CNTXT_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_RETR_CNTXT_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_RETR_CNTXT_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_RETR_CNTXT_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_RETR_CNTXT_n_INI(n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_RETR_CNTXT_n_RETR_DESC_OFST_BMSK                                  0xffff0000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_RETR_CNTXT_n_RETR_DESC_OFST_SHFT                                        0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_RETR_CNTXT_n_RETR_OFST_IN_DESC_BMSK                                   0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_RETR_CNTXT_n_RETR_OFST_IN_DESC_SHFT                                      0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_SI_CNTXT_n_ADDR(n)                                                (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00005838 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_SI_CNTXT_n_PHYS(n)                                                (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00005838 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_SI_CNTXT_n_OFFS(n)                                                (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00005838 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_SI_CNTXT_n_RMSK                                                       0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_SI_CNTXT_n_MAXn                                                            5
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_SI_CNTXT_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_SI_CNTXT_n_ADDR(n), HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_SI_CNTXT_n_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_SI_CNTXT_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_SI_CNTXT_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_SI_CNTXT_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_SI_CNTXT_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_SI_CNTXT_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_SI_CNTXT_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_SI_CNTXT_n_INI(n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_SI_CNTXT_n_SI_DESC_OFST_BMSK                                          0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_SI_CNTXT_n_SI_DESC_OFST_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DF_CNTXT_n_ADDR(n)                                                (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00005830 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DF_CNTXT_n_PHYS(n)                                                (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00005830 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DF_CNTXT_n_OFFS(n)                                                (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00005830 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DF_CNTXT_n_RMSK                                                   0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DF_CNTXT_n_MAXn                                                            5
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DF_CNTXT_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DF_CNTXT_n_ADDR(n), HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DF_CNTXT_n_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DF_CNTXT_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DF_CNTXT_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DF_CNTXT_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DF_CNTXT_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DF_CNTXT_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DF_CNTXT_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DF_CNTXT_n_INI(n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DF_CNTXT_n_WB_ACCUMULATED_BMSK                                    0xffff0000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DF_CNTXT_n_WB_ACCUMULATED_SHFT                                          0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DF_CNTXT_n_DF_DESC_OFST_BMSK                                          0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_DF_CNTXT_n_DF_DESC_OFST_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_AU_PSM_CNTXT_1_n_ADDR(n)                                          (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00005804 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_AU_PSM_CNTXT_1_n_PHYS(n)                                          (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00005804 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_AU_PSM_CNTXT_1_n_OFFS(n)                                          (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00005804 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_AU_PSM_CNTXT_1_n_RMSK                                             0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_AU_PSM_CNTXT_1_n_MAXn                                                      5
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_AU_PSM_CNTXT_1_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_AU_PSM_CNTXT_1_n_ADDR(n), HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_AU_PSM_CNTXT_1_n_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_AU_PSM_CNTXT_1_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_AU_PSM_CNTXT_1_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_AU_PSM_CNTXT_1_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_AU_PSM_CNTXT_1_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_AU_PSM_CNTXT_1_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_AU_PSM_CNTXT_1_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_AU_PSM_CNTXT_1_n_INI(n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_AU_PSM_CNTXT_1_n_AU_PSM_ACCUMED_BMSK                              0xffff0000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_AU_PSM_CNTXT_1_n_AU_PSM_ACCUMED_SHFT                                    0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_AU_PSM_CNTXT_1_n_AU_ACKED_BMSK                                        0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_AU_PSM_CNTXT_1_n_AU_ACKED_SHFT                                           0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_2_n_ADDR(n)                                             (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00005808 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_2_n_PHYS(n)                                             (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00005808 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_2_n_OFFS(n)                                             (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00005808 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_2_n_RMSK                                                0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_2_n_MAXn                                                         5
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_2_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_2_n_ADDR(n), HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_2_n_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_2_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_2_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_2_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_2_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_2_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_2_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_2_n_INI(n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_DESC_VALID_BMSK                                 0x80000000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_DESC_VALID_SHFT                                       0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_DESC_IRQ_BMSK                                   0x40000000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_DESC_IRQ_SHFT                                         0x1e
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_DESC_IRQ_DONE_BMSK                              0x20000000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_DESC_IRQ_DONE_SHFT                                    0x1d
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_GENERAL_BITS_BMSK                               0x1e000000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_GENERAL_BITS_SHFT                                     0x19
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_CONS_STATE_BMSK                                  0x1c00000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_CONS_STATE_SHFT                                       0x16
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_PROD_SYS_STATE_BMSK                               0x380000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_PROD_SYS_STATE_SHFT                                   0x13
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_PROD_B2B_STATE_BMSK                                0x70000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_PROD_B2B_STATE_SHFT                                   0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_DESC_SIZE_BMSK                                      0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_DESC_SIZE_SHFT                                         0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_3_n_ADDR(n)                                             (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x0000580c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_3_n_PHYS(n)                                             (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x0000580c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_3_n_OFFS(n)                                             (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x0000580c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_3_n_RMSK                                                0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_3_n_MAXn                                                         5
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_3_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_3_n_ADDR(n), HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_3_n_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_3_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_3_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_3_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_3_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_3_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_3_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_3_n_INI(n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_3_n_PSM_DESC_ADDR_BMSK                                  0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_3_n_PSM_DESC_ADDR_SHFT                                         0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_4_n_ADDR(n)                                             (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00005810 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_4_n_PHYS(n)                                             (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00005810 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_4_n_OFFS(n)                                             (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00005810 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_4_n_RMSK                                                0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_4_n_MAXn                                                         5
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_4_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_4_n_ADDR(n), HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_4_n_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_4_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_4_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_4_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_4_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_4_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_4_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_4_n_INI(n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_4_n_PSM_DESC_OFST_BMSK                                  0xffff0000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_4_n_PSM_DESC_OFST_SHFT                                        0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_4_n_PSM_SAVED_ACCUMED_SIZE_BMSK                             0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_4_n_PSM_SAVED_ACCUMED_SIZE_SHFT                                0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_5_n_ADDR(n)                                             (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00005814 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_5_n_PHYS(n)                                             (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00005814 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_5_n_OFFS(n)                                             (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00005814 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_5_n_RMSK                                                0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_5_n_MAXn                                                         5
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_5_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_5_n_ADDR(n), HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_5_n_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_5_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_5_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_5_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_5_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_5_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_5_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_5_n_INI(n))
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_5_n_PSM_BLOCK_BYTE_CNT_BMSK                             0xffff0000
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_5_n_PSM_BLOCK_BYTE_CNT_SHFT                                   0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_5_n_PSM_OFST_IN_DESC_BMSK                                   0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_BAM_P_PSM_CNTXT_5_n_PSM_OFST_IN_DESC_SHFT                                      0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SCR_ADDR                                                            (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00002000)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SCR_PHYS                                                            (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00002000)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SCR_OFFS                                                            (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00002000)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SCR_RMSK                                                                 0x17f
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SCR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_SCR_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_XPU_SCR_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SCR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_SCR_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SCR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_XPU_SCR_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_XPU_SCR_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_XPU_SCR_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SCR_DYNAMIC_CLK_EN_BMSK                                                  0x100
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SCR_DYNAMIC_CLK_EN_SHFT                                                    0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SCR_NSRGCLEE_BMSK                                                         0x40
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SCR_NSRGCLEE_SHFT                                                          0x6
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SCR_NSCFGE_BMSK                                                           0x20
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SCR_NSCFGE_SHFT                                                            0x5
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SCR_SDCDEE_BMSK                                                           0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SCR_SDCDEE_SHFT                                                            0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SCR_SEIE_BMSK                                                              0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SCR_SEIE_SHFT                                                              0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SCR_SCLERE_BMSK                                                            0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SCR_SCLERE_SHFT                                                            0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SCR_SCFGERE_BMSK                                                           0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SCR_SCFGERE_SHFT                                                           0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SCR_XPUNSE_BMSK                                                            0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SCR_XPUNSE_SHFT                                                            0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SWDR_ADDR                                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00002004)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SWDR_PHYS                                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00002004)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SWDR_OFFS                                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00002004)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SWDR_RMSK                                                                  0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SWDR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_SWDR_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_XPU_SWDR_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SWDR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_SWDR_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SWDR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_XPU_SWDR_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SWDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_XPU_SWDR_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_XPU_SWDR_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SWDR_SCFGWD_BMSK                                                           0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SWDR_SCFGWD_SHFT                                                           0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SEAR0_ADDR                                                          (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00002040)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SEAR0_PHYS                                                          (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00002040)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SEAR0_OFFS                                                          (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00002040)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SEAR0_RMSK                                                          0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SEAR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_SEAR0_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_XPU_SEAR0_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SEAR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_SEAR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SEAR0_PA_BMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SEAR0_PA_SHFT                                                              0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESR_ADDR                                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00002048)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESR_PHYS                                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00002048)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESR_OFFS                                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00002048)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESR_RMSK                                                           0x80000003
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESR_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESR_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESR_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESR_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESR_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESR_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESR_MULTI_BMSK                                                     0x80000000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESR_MULTI_SHFT                                                           0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESR_CLIENT_BMSK                                                           0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESR_CLIENT_SHFT                                                           0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESR_CFG_BMSK                                                              0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESR_CFG_SHFT                                                              0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESRRESTORE_ADDR                                                    (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x0000204c)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESRRESTORE_PHYS                                                    (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x0000204c)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESRRESTORE_OFFS                                                    (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x0000204c)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESRRESTORE_RMSK                                                    0x80000003
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESRRESTORE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESRRESTORE_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESRRESTORE_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESRRESTORE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESRRESTORE_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESRRESTORE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESRRESTORE_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESRRESTORE_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESRRESTORE_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESRRESTORE_MULTI_BMSK                                              0x80000000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESRRESTORE_MULTI_SHFT                                                    0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESRRESTORE_CLIENT_BMSK                                                    0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESRRESTORE_CLIENT_SHFT                                                    0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESRRESTORE_CFG_BMSK                                                       0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESRRESTORE_CFG_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR0_ADDR                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00002050)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR0_PHYS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00002050)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR0_OFFS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00002050)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR0_RMSK                                                        0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR0_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR0_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR0_ATID_BMSK                                                   0xff000000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR0_ATID_SHFT                                                         0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR0_AVMID_BMSK                                                    0xff0000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR0_AVMID_SHFT                                                        0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR0_ABID_BMSK                                                       0xe000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR0_ABID_SHFT                                                          0xd
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR0_APID_BMSK                                                       0x1f00
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR0_APID_SHFT                                                          0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR0_AMID_BMSK                                                         0xff
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR0_AMID_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_ADDR                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00002054)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_PHYS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00002054)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_OFFS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00002054)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_RMSK                                                        0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_DCD_BMSK                                                    0x80000000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_DCD_SHFT                                                          0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_AC_BMSK                                                     0x40000000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_AC_SHFT                                                           0x1e
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_BURSTLEN_BMSK                                               0x20000000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_BURSTLEN_SHFT                                                     0x1d
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_ARDALLOCATE_BMSK                                            0x10000000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_ARDALLOCATE_SHFT                                                  0x1c
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_ABURST_BMSK                                                  0x8000000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_ABURST_SHFT                                                       0x1b
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_AEXCLUSIVE_BMSK                                              0x4000000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_AEXCLUSIVE_SHFT                                                   0x1a
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_AWRITE_BMSK                                                  0x2000000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_AWRITE_SHFT                                                       0x19
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_AFULL_BMSK                                                   0x1000000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_AFULL_SHFT                                                        0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_ARDBEADNDXEN_BMSK                                             0x800000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_ARDBEADNDXEN_SHFT                                                 0x17
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_AOOO_BMSK                                                     0x400000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_AOOO_SHFT                                                         0x16
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_APREQPRIORITY_BMSK                                            0x380000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_APREQPRIORITY_SHFT                                                0x13
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_ASIZE_BMSK                                                     0x70000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_ASIZE_SHFT                                                        0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_AMSSSELFAUTH_BMSK                                               0x8000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_AMSSSELFAUTH_SHFT                                                  0xf
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_ALEN_BMSK                                                       0x7f00
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_ALEN_SHFT                                                          0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_AINST_BMSK                                                        0x80
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_AINST_SHFT                                                         0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_APROTNS_BMSK                                                      0x40
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_APROTNS_SHFT                                                       0x6
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_APRIV_BMSK                                                        0x20
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_APRIV_SHFT                                                         0x5
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_AINNERSHARED_BMSK                                                 0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_AINNERSHARED_SHFT                                                  0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_ASHARED_BMSK                                                       0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_ASHARED_SHFT                                                       0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_AMEMTYPE_BMSK                                                      0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR1_AMEMTYPE_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR2_ADDR                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00002058)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR2_PHYS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00002058)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR2_OFFS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00002058)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR2_RMSK                                                               0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR2_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR2_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR2_MODEM_PRT_HIT_BMSK                                                 0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR2_MODEM_PRT_HIT_SHFT                                                 0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR2_SECURE_PRT_HIT_BMSK                                                0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR2_SECURE_PRT_HIT_SHFT                                                0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR2_NONSECURE_PRT_HIT_BMSK                                             0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_SESYNR2_NONSECURE_PRT_HIT_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MCR_ADDR                                                            (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00002100)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MCR_PHYS                                                            (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00002100)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MCR_OFFS                                                            (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00002100)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MCR_RMSK                                                                 0x11f
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MCR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_MCR_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_XPU_MCR_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MCR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_MCR_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MCR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_XPU_MCR_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_XPU_MCR_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_XPU_MCR_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MCR_DYNAMIC_CLK_EN_BMSK                                                  0x100
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MCR_DYNAMIC_CLK_EN_SHFT                                                    0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MCR_DCDEE_BMSK                                                            0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MCR_DCDEE_SHFT                                                             0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MCR_EIE_BMSK                                                               0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MCR_EIE_SHFT                                                               0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MCR_CLERE_BMSK                                                             0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MCR_CLERE_SHFT                                                             0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MCR_CFGERE_BMSK                                                            0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MCR_CFGERE_SHFT                                                            0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MCR_XPUMSAE_BMSK                                                           0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MCR_XPUMSAE_SHFT                                                           0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MEAR0_ADDR                                                          (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00002140)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MEAR0_PHYS                                                          (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00002140)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MEAR0_OFFS                                                          (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00002140)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MEAR0_RMSK                                                          0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MEAR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_MEAR0_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_XPU_MEAR0_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MEAR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_MEAR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MEAR0_PA_BMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MEAR0_PA_SHFT                                                              0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESR_ADDR                                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00002148)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESR_PHYS                                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00002148)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESR_OFFS                                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00002148)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESR_RMSK                                                           0x80000003
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESR_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESR_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESR_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESR_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESR_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESR_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESR_MULTI_BMSK                                                     0x80000000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESR_MULTI_SHFT                                                           0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESR_CLIENT_BMSK                                                           0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESR_CLIENT_SHFT                                                           0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESR_CFG_BMSK                                                              0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESR_CFG_SHFT                                                              0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESRRESTORE_ADDR                                                    (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x0000214c)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESRRESTORE_PHYS                                                    (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x0000214c)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESRRESTORE_OFFS                                                    (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x0000214c)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESRRESTORE_RMSK                                                    0x80000003
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESRRESTORE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESRRESTORE_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESRRESTORE_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESRRESTORE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESRRESTORE_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESRRESTORE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESRRESTORE_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESRRESTORE_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESRRESTORE_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESRRESTORE_MULTI_BMSK                                              0x80000000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESRRESTORE_MULTI_SHFT                                                    0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESRRESTORE_CLIENT_BMSK                                                    0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESRRESTORE_CLIENT_SHFT                                                    0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESRRESTORE_CFG_BMSK                                                       0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESRRESTORE_CFG_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR0_ADDR                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00002150)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR0_PHYS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00002150)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR0_OFFS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00002150)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR0_RMSK                                                        0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR0_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR0_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR0_ATID_BMSK                                                   0xff000000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR0_ATID_SHFT                                                         0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR0_AVMID_BMSK                                                    0xff0000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR0_AVMID_SHFT                                                        0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR0_ABID_BMSK                                                       0xe000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR0_ABID_SHFT                                                          0xd
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR0_APID_BMSK                                                       0x1f00
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR0_APID_SHFT                                                          0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR0_AMID_BMSK                                                         0xff
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR0_AMID_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_ADDR                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00002154)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_PHYS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00002154)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_OFFS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00002154)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_RMSK                                                        0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_DCD_BMSK                                                    0x80000000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_DCD_SHFT                                                          0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_AC_BMSK                                                     0x40000000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_AC_SHFT                                                           0x1e
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_BURSTLEN_BMSK                                               0x20000000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_BURSTLEN_SHFT                                                     0x1d
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_ARDALLOCATE_BMSK                                            0x10000000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_ARDALLOCATE_SHFT                                                  0x1c
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_ABURST_BMSK                                                  0x8000000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_ABURST_SHFT                                                       0x1b
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_AEXCLUSIVE_BMSK                                              0x4000000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_AEXCLUSIVE_SHFT                                                   0x1a
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_AWRITE_BMSK                                                  0x2000000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_AWRITE_SHFT                                                       0x19
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_AFULL_BMSK                                                   0x1000000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_AFULL_SHFT                                                        0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_ARDBEADNDXEN_BMSK                                             0x800000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_ARDBEADNDXEN_SHFT                                                 0x17
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_AOOO_BMSK                                                     0x400000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_AOOO_SHFT                                                         0x16
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_APREQPRIORITY_BMSK                                            0x380000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_APREQPRIORITY_SHFT                                                0x13
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_ASIZE_BMSK                                                     0x70000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_ASIZE_SHFT                                                        0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_AMSSSELFAUTH_BMSK                                               0x8000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_AMSSSELFAUTH_SHFT                                                  0xf
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_ALEN_BMSK                                                       0x7f00
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_ALEN_SHFT                                                          0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_AINST_BMSK                                                        0x80
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_AINST_SHFT                                                         0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_APROTNS_BMSK                                                      0x40
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_APROTNS_SHFT                                                       0x6
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_APRIV_BMSK                                                        0x20
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_APRIV_SHFT                                                         0x5
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_AINNERSHARED_BMSK                                                 0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_AINNERSHARED_SHFT                                                  0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_ASHARED_BMSK                                                       0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_ASHARED_SHFT                                                       0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_AMEMTYPE_BMSK                                                      0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR1_AMEMTYPE_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR2_ADDR                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00002158)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR2_PHYS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00002158)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR2_OFFS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00002158)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR2_RMSK                                                               0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR2_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR2_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR2_MODEM_PRT_HIT_BMSK                                                 0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR2_MODEM_PRT_HIT_SHFT                                                 0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR2_SECURE_PRT_HIT_BMSK                                                0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR2_SECURE_PRT_HIT_SHFT                                                0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR2_NONSECURE_PRT_HIT_BMSK                                             0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_MESYNR2_NONSECURE_PRT_HIT_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_CR_ADDR                                                             (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00002080)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_CR_PHYS                                                             (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00002080)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_CR_OFFS                                                             (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00002080)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_CR_RMSK                                                                  0x11f
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_CR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_CR_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_XPU_CR_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_CR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_CR_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_CR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_XPU_CR_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_CR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_XPU_CR_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_XPU_CR_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_CR_DYNAMIC_CLK_EN_BMSK                                                   0x100
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_CR_DYNAMIC_CLK_EN_SHFT                                                     0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_CR_DCDEE_BMSK                                                             0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_CR_DCDEE_SHFT                                                              0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_CR_EIE_BMSK                                                                0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_CR_EIE_SHFT                                                                0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_CR_CLERE_BMSK                                                              0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_CR_CLERE_SHFT                                                              0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_CR_CFGERE_BMSK                                                             0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_CR_CFGERE_SHFT                                                             0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_CR_XPUVMIDE_BMSK                                                           0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_CR_XPUVMIDE_SHFT                                                           0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RPU_ACRn_ADDR(n)                                                    (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x000020a0 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RPU_ACRn_PHYS(n)                                                    (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x000020a0 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RPU_ACRn_OFFS(n)                                                    (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x000020a0 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RPU_ACRn_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RPU_ACRn_MAXn                                                                0
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RPU_ACRn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_RPU_ACRn_ADDR(n), HWIO_PERIPH_SS_SDC3_SDCC_XPU_RPU_ACRn_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RPU_ACRn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_RPU_ACRn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RPU_ACRn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_XPU_RPU_ACRn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RPU_ACRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_XPU_RPU_ACRn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC3_SDCC_XPU_RPU_ACRn_INI(n))
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RPU_ACRn_RWE_BMSK                                                   0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RPU_ACRn_RWE_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_EAR0_ADDR                                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x000020c0)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_EAR0_PHYS                                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x000020c0)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_EAR0_OFFS                                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x000020c0)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_EAR0_RMSK                                                           0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_EAR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_EAR0_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_XPU_EAR0_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_EAR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_EAR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_EAR0_PA_BMSK                                                        0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_EAR0_PA_SHFT                                                               0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESR_ADDR                                                            (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x000020c8)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESR_PHYS                                                            (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x000020c8)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESR_OFFS                                                            (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x000020c8)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESR_RMSK                                                            0x80000003
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESR_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESR_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESR_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESR_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESR_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESR_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESR_MULTI_BMSK                                                      0x80000000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESR_MULTI_SHFT                                                            0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESR_CLIENT_BMSK                                                            0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESR_CLIENT_SHFT                                                            0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESR_CFG_BMSK                                                               0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESR_CFG_SHFT                                                               0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESRRESTORE_ADDR                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x000020cc)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESRRESTORE_PHYS                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x000020cc)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESRRESTORE_OFFS                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x000020cc)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESRRESTORE_RMSK                                                     0x80000003
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESRRESTORE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESRRESTORE_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESRRESTORE_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESRRESTORE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESRRESTORE_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESRRESTORE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESRRESTORE_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESRRESTORE_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESRRESTORE_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESRRESTORE_MULTI_BMSK                                               0x80000000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESRRESTORE_MULTI_SHFT                                                     0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESRRESTORE_CLIENT_BMSK                                                     0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESRRESTORE_CLIENT_SHFT                                                     0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESRRESTORE_CFG_BMSK                                                        0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESRRESTORE_CFG_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR0_ADDR                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x000020d0)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR0_PHYS                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x000020d0)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR0_OFFS                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x000020d0)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR0_RMSK                                                         0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR0_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR0_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR0_ATID_BMSK                                                    0xff000000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR0_ATID_SHFT                                                          0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR0_AVMID_BMSK                                                     0xff0000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR0_AVMID_SHFT                                                         0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR0_ABID_BMSK                                                        0xe000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR0_ABID_SHFT                                                           0xd
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR0_APID_BMSK                                                        0x1f00
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR0_APID_SHFT                                                           0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR0_AMID_BMSK                                                          0xff
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR0_AMID_SHFT                                                           0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_ADDR                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x000020d4)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_PHYS                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x000020d4)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_OFFS                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x000020d4)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_RMSK                                                         0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_DCD_BMSK                                                     0x80000000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_DCD_SHFT                                                           0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_AC_BMSK                                                      0x40000000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_AC_SHFT                                                            0x1e
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_BURSTLEN_BMSK                                                0x20000000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_BURSTLEN_SHFT                                                      0x1d
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_ARDALLOCATE_BMSK                                             0x10000000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_ARDALLOCATE_SHFT                                                   0x1c
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_ABURST_BMSK                                                   0x8000000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_ABURST_SHFT                                                        0x1b
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_AEXCLUSIVE_BMSK                                               0x4000000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_AEXCLUSIVE_SHFT                                                    0x1a
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_AWRITE_BMSK                                                   0x2000000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_AWRITE_SHFT                                                        0x19
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_AFULL_BMSK                                                    0x1000000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_AFULL_SHFT                                                         0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_ARDBEADNDXEN_BMSK                                              0x800000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_ARDBEADNDXEN_SHFT                                                  0x17
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_AOOO_BMSK                                                      0x400000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_AOOO_SHFT                                                          0x16
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_APREQPRIORITY_BMSK                                             0x380000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_APREQPRIORITY_SHFT                                                 0x13
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_ASIZE_BMSK                                                      0x70000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_ASIZE_SHFT                                                         0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_AMSSSELFAUTH_BMSK                                                0x8000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_AMSSSELFAUTH_SHFT                                                   0xf
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_ALEN_BMSK                                                        0x7f00
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_ALEN_SHFT                                                           0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_AINST_BMSK                                                         0x80
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_AINST_SHFT                                                          0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_APROTNS_BMSK                                                       0x40
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_APROTNS_SHFT                                                        0x6
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_APRIV_BMSK                                                         0x20
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_APRIV_SHFT                                                          0x5
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_AINNERSHARED_BMSK                                                  0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_AINNERSHARED_SHFT                                                   0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_ASHARED_BMSK                                                        0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_ASHARED_SHFT                                                        0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_AMEMTYPE_BMSK                                                       0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR1_AMEMTYPE_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR2_ADDR                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x000020d8)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR2_PHYS                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x000020d8)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR2_OFFS                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x000020d8)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR2_RMSK                                                                0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR2_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR2_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR2_MODEM_PRT_HIT_BMSK                                                  0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR2_MODEM_PRT_HIT_SHFT                                                  0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR2_SECURE_PRT_HIT_BMSK                                                 0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR2_SECURE_PRT_HIT_SHFT                                                 0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR2_NONSECURE_PRT_HIT_BMSK                                              0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_ESYNR2_NONSECURE_PRT_HIT_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR0_ADDR                                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00002074)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR0_PHYS                                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00002074)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR0_OFFS                                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00002074)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR0_RMSK                                                           0xc000bfff
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR0_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR0_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR0_CLIENTREQ_HALT_ACK_HW_EN_BMSK                                  0x80000000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR0_CLIENTREQ_HALT_ACK_HW_EN_SHFT                                        0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR0_SAVERESTORE_HW_EN_BMSK                                         0x40000000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR0_SAVERESTORE_HW_EN_SHFT                                               0x1e
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR0_BLED_BMSK                                                          0x8000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR0_BLED_SHFT                                                             0xf
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR0_XPUT_BMSK                                                          0x3000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR0_XPUT_SHFT                                                             0xc
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR0_PT_BMSK                                                             0x800
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR0_PT_SHFT                                                               0xb
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR0_MV_BMSK                                                             0x400
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR0_MV_SHFT                                                               0xa
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR0_NRG_BMSK                                                            0x3ff
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR0_NRG_SHFT                                                              0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR1_ADDR                                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00002078)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR1_PHYS                                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00002078)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR1_OFFS                                                           (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00002078)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR1_RMSK                                                           0x7f3ffeff
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR1_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR1_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR1_AMT_HW_ENABLE_BMSK                                             0x40000000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR1_AMT_HW_ENABLE_SHFT                                                   0x1e
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR1_CLIENT_ADDR_WIDTH_BMSK                                         0x3f000000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR1_CLIENT_ADDR_WIDTH_SHFT                                               0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR1_CONFIG_ADDR_WIDTH_BMSK                                           0x3f0000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR1_CONFIG_ADDR_WIDTH_SHFT                                               0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR1_QRIB_EN_BMSK                                                       0x8000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR1_QRIB_EN_SHFT                                                          0xf
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR1_ASYNC_MODE_BMSK                                                    0x4000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR1_ASYNC_MODE_SHFT                                                       0xe
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR1_CONFIG_TYPE_BMSK                                                   0x2000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR1_CONFIG_TYPE_SHFT                                                      0xd
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR1_CLIENT_PIPELINE_ENABLED_BMSK                                       0x1000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR1_CLIENT_PIPELINE_ENABLED_SHFT                                          0xc
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR1_MSA_CHECK_HW_ENABLE_BMSK                                            0x800
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR1_MSA_CHECK_HW_ENABLE_SHFT                                              0xb
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR1_XPU_SYND_REG_ABSENT_BMSK                                            0x400
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR1_XPU_SYND_REG_ABSENT_SHFT                                              0xa
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR1_TZXPU_BMSK                                                          0x200
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR1_TZXPU_SHFT                                                            0x9
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR1_NVMID_BMSK                                                           0xff
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_IDR1_NVMID_SHFT                                                            0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_REV_ADDR                                                            (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x0000207c)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_REV_PHYS                                                            (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x0000207c)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_REV_OFFS                                                            (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x0000207c)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_REV_RMSK                                                            0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_REV_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_REV_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_XPU_REV_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_REV_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_REV_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_REV_MAJOR_BMSK                                                      0xf0000000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_REV_MAJOR_SHFT                                                            0x1c
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_REV_MINOR_BMSK                                                       0xfff0000
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_REV_MINOR_SHFT                                                            0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_REV_STEP_BMSK                                                           0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_REV_STEP_SHFT                                                              0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_RACRm_ADDR(n,m)                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00002200 + 0x80 * (n)+0x4 * (m))
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_RACRm_PHYS(n,m)                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00002200 + 0x80 * (n)+0x4 * (m))
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_RACRm_OFFS(n,m)                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00002200 + 0x80 * (n)+0x4 * (m))
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_RACRm_RMSK                                                      0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_RACRm_MAXn                                                              10
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_RACRm_MAXm                                                               0
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_RACRm_INI2(n,m)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_RACRm_ADDR(n,m), HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_RACRm_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_RACRm_INMI2(n,m,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_RACRm_ADDR(n,m), mask)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_RACRm_OUTI2(n,m,val)    \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_RACRm_ADDR(n,m),val)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_RACRm_OUTMI2(n,m,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_RACRm_ADDR(n,m),mask,val,HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_RACRm_INI2(n,m))
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_RACRm_RWE_BMSK                                                  0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_RACRm_RWE_SHFT                                                         0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_SCR_ADDR(n)                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00002250 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_SCR_PHYS(n)                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00002250 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_SCR_OFFS(n)                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00002250 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_SCR_RMSK                                                               0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_SCR_MAXn                                                                10
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_SCR_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_SCR_ADDR(n), HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_SCR_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_SCR_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_SCR_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_SCR_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_SCR_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_SCR_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_SCR_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_SCR_INI(n))
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_SCR_NS_BMSK                                                            0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_SCR_NS_SHFT                                                            0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_MCR_ADDR(n)                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00002254 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_MCR_PHYS(n)                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00002254 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_MCR_OFFS(n)                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00002254 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_MCR_RMSK                                                               0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_MCR_MAXn                                                                10
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_MCR_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_MCR_ADDR(n), HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_MCR_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_MCR_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_MCR_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_MCR_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_MCR_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_MCR_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_MCR_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_MCR_INI(n))
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_MCR_VMIDCLE_BMSK                                                       0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_MCR_VMIDCLE_SHFT                                                       0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_MCR_SCLE_BMSK                                                          0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_MCR_SCLE_SHFT                                                          0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_MCR_MSAE_BMSK                                                          0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_XPU_RGn_MCR_MSAE_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_ADDR                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000000)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_PHYS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000000)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_OFFS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000000)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_RMSK                                                        0x3ff707f5
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_NSCFG_BMSK                                                  0x30000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_NSCFG_SHFT                                                        0x1c
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_WACFG_BMSK                                                   0xc000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_WACFG_SHFT                                                        0x1a
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_RACFG_BMSK                                                   0x3000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_RACFG_SHFT                                                        0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_SHCFG_BMSK                                                    0xc00000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_SHCFG_SHFT                                                        0x16
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_SMCFCFG_BMSK                                                  0x200000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_SMCFCFG_SHFT                                                      0x15
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_MTCFG_BMSK                                                    0x100000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_MTCFG_SHFT                                                        0x14
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_MEMATTR_BMSK                                                   0x70000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_MEMATTR_SHFT                                                      0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_USFCFG_BMSK                                                      0x400
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_USFCFG_SHFT                                                        0xa
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_GSE_BMSK                                                         0x200
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_GSE_SHFT                                                           0x9
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_STALLD_BMSK                                                      0x100
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_STALLD_SHFT                                                        0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_TRANSIENTCFG_BMSK                                                 0xc0
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_TRANSIENTCFG_SHFT                                                  0x6
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_GCFGFIE_BMSK                                                      0x20
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_GCFGFIE_SHFT                                                       0x5
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_GCFGERE_BMSK                                                      0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_GCFGERE_SHFT                                                       0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_GFIE_BMSK                                                          0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_GFIE_SHFT                                                          0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_CLIENTPD_BMSK                                                      0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR0_CLIENTPD_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR1_ADDR                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000004)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR1_PHYS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000004)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR1_OFFS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000004)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR1_RMSK                                                         0x1000700
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR1_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR1_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR1_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR1_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR1_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR1_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR1_GASRAE_BMSK                                                  0x1000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR1_GASRAE_SHFT                                                       0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR1_NSNUMSMRGO_BMSK                                                  0x700
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR1_NSNUMSMRGO_SHFT                                                    0x8

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR2_ADDR                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000008)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR2_PHYS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000008)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR2_OFFS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000008)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR2_RMSK                                                              0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR2_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR2_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR2_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR2_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR2_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR2_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR2_BPVMID_BMSK                                                       0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SCR2_BPVMID_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SACR_ADDR                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000010)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SACR_PHYS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000010)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SACR_OFFS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000010)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SACR_RMSK                                                        0x70000013
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SACR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SACR_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SACR_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SACR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SACR_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SACR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SACR_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SACR_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SACR_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SACR_BPRCNSH_BMSK                                                0x40000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SACR_BPRCNSH_SHFT                                                      0x1e
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SACR_BPRCISH_BMSK                                                0x20000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SACR_BPRCISH_SHFT                                                      0x1d
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SACR_BPRCOSH_BMSK                                                0x10000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SACR_BPRCOSH_SHFT                                                      0x1c
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SACR_BPREQPRIORITYCFG_BMSK                                             0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SACR_BPREQPRIORITYCFG_SHFT                                              0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SACR_BPREQPRIORITY_BMSK                                                 0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SACR_BPREQPRIORITY_SHFT                                                 0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR0_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000020)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR0_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000020)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR0_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000020)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR0_RMSK                                                       0x88001eff
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR0_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR0_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR0_SES_BMSK                                                   0x80000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR0_SES_SHFT                                                         0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR0_SMS_BMSK                                                    0x8000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR0_SMS_SHFT                                                         0x1b
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR0_NUMSIDB_BMSK                                                   0x1e00
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR0_NUMSIDB_SHFT                                                      0x9
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR0_NUMSMRG_BMSK                                                     0xff
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR0_NUMSMRG_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR1_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000024)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR1_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000024)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR1_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000024)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR1_RMSK                                                           0x9f00
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR1_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR1_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR1_SMCD_BMSK                                                      0x8000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR1_SMCD_SHFT                                                         0xf
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR1_SSDTP_BMSK                                                     0x1000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR1_SSDTP_SHFT                                                        0xc
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR1_NUMSSDNDX_BMSK                                                  0xf00
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR1_NUMSSDNDX_SHFT                                                    0x8

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR2_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000028)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR2_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000028)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR2_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000028)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR2_RMSK                                                             0xff
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR2_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR2_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR2_OAS_BMSK                                                         0xf0
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR2_OAS_SHFT                                                          0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR2_IAS_BMSK                                                          0xf
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR2_IAS_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR4_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000030)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR4_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000030)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR4_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000030)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR4_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR4_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR4_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR4_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR4_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR4_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR4_MAJOR_BMSK                                                 0xf0000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR4_MAJOR_SHFT                                                       0x1c
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR4_MINOR_BMSK                                                  0xfff0000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR4_MINOR_SHFT                                                       0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR4_STEP_BMSK                                                      0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR4_STEP_SHFT                                                         0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR5_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000034)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR5_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000034)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR5_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000034)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR5_RMSK                                                         0xff03ff
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR5_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR5_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR5_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR5_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR5_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR5_NUMMSDRB_BMSK                                                0xff0000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR5_NUMMSDRB_SHFT                                                    0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR5_MSAE_BMSK                                                       0x200
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR5_MSAE_SHFT                                                         0x9
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR5_QRIBE_BMSK                                                      0x100
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR5_QRIBE_SHFT                                                        0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR5_NVMID_BMSK                                                       0xff
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR5_NVMID_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR7_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x0000003c)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR7_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x0000003c)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR7_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x0000003c)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR7_RMSK                                                             0xff
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR7_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR7_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR7_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR7_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR7_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR7_MAJOR_BMSK                                                       0xf0
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR7_MAJOR_SHFT                                                        0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR7_MINOR_BMSK                                                        0xf
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SIDR7_MINOR_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFAR0_ADDR                                                      (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000040)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFAR0_PHYS                                                      (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000040)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFAR0_OFFS                                                      (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000040)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFAR0_RMSK                                                      0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFAR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFAR0_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFAR0_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFAR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFAR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFAR0_SGFEA0_BMSK                                               0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFAR0_SGFEA0_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSR_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000048)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSR_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000048)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSR_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000048)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSR_RMSK                                                       0xc0000026
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSR_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSR_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSR_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSR_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSR_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSR_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSR_MULTI_CLIENT_BMSK                                          0x80000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSR_MULTI_CLIENT_SHFT                                                0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSR_MULTI_CFG_BMSK                                             0x40000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSR_MULTI_CFG_SHFT                                                   0x1e
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSR_CAF_BMSK                                                         0x20
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSR_CAF_SHFT                                                          0x5
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSR_SMCF_BMSK                                                         0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSR_SMCF_SHFT                                                         0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSR_USF_BMSK                                                          0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSR_USF_SHFT                                                          0x1

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSRRESTORE_ADDR                                                (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x0000004c)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSRRESTORE_PHYS                                                (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x0000004c)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSRRESTORE_OFFS                                                (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x0000004c)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSRRESTORE_RMSK                                                0xc0000026
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSRRESTORE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSRRESTORE_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSRRESTORE_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSRRESTORE_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSRRESTORE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSRRESTORE_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSRRESTORE_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSRRESTORE_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSRRESTORE_MULTI_CLIENT_BMSK                                   0x80000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSRRESTORE_MULTI_CLIENT_SHFT                                         0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSRRESTORE_MULTI_CFG_BMSK                                      0x40000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSRRESTORE_MULTI_CFG_SHFT                                            0x1e
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSRRESTORE_CAF_BMSK                                                  0x20
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSRRESTORE_CAF_SHFT                                                   0x5
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSRRESTORE_SMCF_BMSK                                                  0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSRRESTORE_SMCF_SHFT                                                  0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSRRESTORE_USF_BMSK                                                   0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSRRESTORE_USF_SHFT                                                   0x1

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR0_ADDR                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000050)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR0_PHYS                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000050)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR0_OFFS                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000050)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR0_RMSK                                                        0x132
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR0_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR0_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR0_MSSSELFAUTH_BMSK                                            0x100
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR0_MSSSELFAUTH_SHFT                                              0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR0_NSATTR_BMSK                                                  0x20
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR0_NSATTR_SHFT                                                   0x5
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR0_NSSTATE_BMSK                                                 0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR0_NSSTATE_SHFT                                                  0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR0_WNR_BMSK                                                      0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR0_WNR_SHFT                                                      0x1

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR1_ADDR                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000054)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR1_PHYS                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000054)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR1_OFFS                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000054)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR1_RMSK                                                    0x7070007
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR1_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR1_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR1_MSDINDEX_BMSK                                           0x7000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR1_MSDINDEX_SHFT                                                0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR1_SSDINDEX_BMSK                                             0x70000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR1_SSDINDEX_SHFT                                                0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR1_STREAMINDEX_BMSK                                              0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR1_STREAMINDEX_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR2_ADDR                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000058)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR2_PHYS                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000058)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR2_OFFS                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000058)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR2_RMSK                                                   0x3f1fffff
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR2_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR2_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR2_ATID_BMSK                                              0x3f000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR2_ATID_SHFT                                                    0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR2_AVMID_BMSK                                               0x1f0000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR2_AVMID_SHFT                                                   0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR2_ABID_BMSK                                                  0xe000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR2_ABID_SHFT                                                     0xd
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR2_APID_BMSK                                                  0x1f00
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR2_APID_SHFT                                                     0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR2_AMID_BMSK                                                    0xff
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SGFSYNDR2_AMID_SHFT                                                     0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTSCR0_ADDR                                                  (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000090)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTSCR0_PHYS                                                  (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000090)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTSCR0_OFFS                                                  (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000090)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTSCR0_RMSK                                                         0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTSCR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTSCR0_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTSCR0_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTSCR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTSCR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTSCR0_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTSCR0_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTSCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTSCR0_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTSCR0_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTSCR0_CLKONOFFE_BMSK                                               0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTSCR0_CLKONOFFE_SHFT                                               0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_ADDR                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000000)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_PHYS                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000000)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_OFFS                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000000)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_RMSK                                                          0xff70ff5
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_WACFG_BMSK                                                    0xc000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_WACFG_SHFT                                                         0x1a
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_RACFG_BMSK                                                    0x3000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_RACFG_SHFT                                                         0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_SHCFG_BMSK                                                     0xc00000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_SHCFG_SHFT                                                         0x16
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_SMCFCFG_BMSK                                                   0x200000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_SMCFCFG_SHFT                                                       0x15
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_MTCFG_BMSK                                                     0x100000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_MTCFG_SHFT                                                         0x14
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_MEMATTR_BMSK                                                    0x70000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_MEMATTR_SHFT                                                       0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_VMIDPNE_BMSK                                                      0x800
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_VMIDPNE_SHFT                                                        0xb
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_USFCFG_BMSK                                                       0x400
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_USFCFG_SHFT                                                         0xa
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_GSE_BMSK                                                          0x200
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_GSE_SHFT                                                            0x9
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_STALLD_BMSK                                                       0x100
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_STALLD_SHFT                                                         0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_TRANSIENTCFG_BMSK                                                  0xc0
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_TRANSIENTCFG_SHFT                                                   0x6
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_GCFGFIE_BMSK                                                       0x20
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_GCFGFIE_SHFT                                                        0x5
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_GCFGERE_BMSK                                                       0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_GCFGERE_SHFT                                                        0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_GFIE_BMSK                                                           0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_GFIE_SHFT                                                           0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_CLIENTPD_BMSK                                                       0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR0_CLIENTPD_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR2_ADDR                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000008)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR2_PHYS                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000008)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR2_OFFS                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000008)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR2_RMSK                                                               0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR2_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR2_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR2_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR2_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR2_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR2_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR2_BPVMID_BMSK                                                        0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_CR2_BPVMID_SHFT                                                         0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_ACR_ADDR                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000010)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_ACR_PHYS                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000010)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_ACR_OFFS                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000010)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_ACR_RMSK                                                         0x70000013
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_ACR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_ACR_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_ACR_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_ACR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_ACR_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_ACR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_ACR_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_ACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_ACR_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_ACR_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_ACR_BPRCNSH_BMSK                                                 0x40000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_ACR_BPRCNSH_SHFT                                                       0x1e
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_ACR_BPRCISH_BMSK                                                 0x20000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_ACR_BPRCISH_SHFT                                                       0x1d
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_ACR_BPRCOSH_BMSK                                                 0x10000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_ACR_BPRCOSH_SHFT                                                       0x1c
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_ACR_BPREQPRIORITYCFG_BMSK                                              0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_ACR_BPREQPRIORITYCFG_SHFT                                               0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_ACR_BPREQPRIORITY_BMSK                                                  0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_ACR_BPREQPRIORITY_SHFT                                                  0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR0_ADDR                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000020)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR0_PHYS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000020)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR0_OFFS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000020)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR0_RMSK                                                         0x8001eff
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR0_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR0_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR0_SMS_BMSK                                                     0x8000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR0_SMS_SHFT                                                          0x1b
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR0_NUMSIDB_BMSK                                                    0x1e00
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR0_NUMSIDB_SHFT                                                       0x9
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR0_NUMSMRG_BMSK                                                      0xff
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR0_NUMSMRG_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR1_ADDR                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000024)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR1_PHYS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000024)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR1_OFFS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000024)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR1_RMSK                                                            0x9f00
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR1_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR1_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR1_SMCD_BMSK                                                       0x8000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR1_SMCD_SHFT                                                          0xf
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR1_SSDTP_BMSK                                                      0x1000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR1_SSDTP_SHFT                                                         0xc
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR1_NUMSSDNDX_BMSK                                                   0xf00
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR1_NUMSSDNDX_SHFT                                                     0x8

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR2_ADDR                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000028)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR2_PHYS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000028)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR2_OFFS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000028)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR2_RMSK                                                              0xff
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR2_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR2_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR2_OAS_BMSK                                                          0xf0
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR2_OAS_SHFT                                                           0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR2_IAS_BMSK                                                           0xf
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR2_IAS_SHFT                                                           0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR4_ADDR                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000030)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR4_PHYS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000030)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR4_OFFS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000030)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR4_RMSK                                                        0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR4_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR4_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR4_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR4_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR4_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR4_MAJOR_BMSK                                                  0xf0000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR4_MAJOR_SHFT                                                        0x1c
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR4_MINOR_BMSK                                                   0xfff0000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR4_MINOR_SHFT                                                        0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR4_STEP_BMSK                                                       0xffff
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR4_STEP_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR5_ADDR                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000034)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR5_PHYS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000034)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR5_OFFS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000034)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR5_RMSK                                                          0xff03ff
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR5_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR5_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR5_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR5_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR5_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR5_NUMMSDRB_BMSK                                                 0xff0000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR5_NUMMSDRB_SHFT                                                     0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR5_MSAE_BMSK                                                        0x200
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR5_MSAE_SHFT                                                          0x9
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR5_QRIBE_BMSK                                                       0x100
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR5_QRIBE_SHFT                                                         0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR5_NVMID_BMSK                                                        0xff
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR5_NVMID_SHFT                                                         0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR7_ADDR                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x0000003c)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR7_PHYS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x0000003c)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR7_OFFS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x0000003c)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR7_RMSK                                                              0xff
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR7_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR7_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR7_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR7_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR7_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR7_MAJOR_BMSK                                                        0xf0
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR7_MAJOR_SHFT                                                         0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR7_MINOR_BMSK                                                         0xf
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_IDR7_MINOR_SHFT                                                         0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFAR0_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000040)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFAR0_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000040)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFAR0_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000040)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFAR0_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFAR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFAR0_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFAR0_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFAR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFAR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFAR0_GFEA0_BMSK                                                 0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFAR0_GFEA0_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSR_ADDR                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000048)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSR_PHYS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000048)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSR_OFFS                                                        (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000048)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSR_RMSK                                                        0xc00000a6
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSR_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSR_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSR_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSR_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSR_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSR_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSR_MULTI_CLIENT_BMSK                                           0x80000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSR_MULTI_CLIENT_SHFT                                                 0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSR_MULTI_CFG_BMSK                                              0x40000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSR_MULTI_CFG_SHFT                                                    0x1e
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSR_PF_BMSK                                                           0x80
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSR_PF_SHFT                                                            0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSR_CAF_BMSK                                                          0x20
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSR_CAF_SHFT                                                           0x5
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSR_SMCF_BMSK                                                          0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSR_SMCF_SHFT                                                          0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSR_USF_BMSK                                                           0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSR_USF_SHFT                                                           0x1

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSRRESTORE_ADDR                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x0000004c)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSRRESTORE_PHYS                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x0000004c)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSRRESTORE_OFFS                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x0000004c)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSRRESTORE_RMSK                                                 0xc00000a6
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSRRESTORE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSRRESTORE_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSRRESTORE_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSRRESTORE_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSRRESTORE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSRRESTORE_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSRRESTORE_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSRRESTORE_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSRRESTORE_MULTI_CLIENT_BMSK                                    0x80000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSRRESTORE_MULTI_CLIENT_SHFT                                          0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSRRESTORE_MULTI_CFG_BMSK                                       0x40000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSRRESTORE_MULTI_CFG_SHFT                                             0x1e
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSRRESTORE_PF_BMSK                                                    0x80
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSRRESTORE_PF_SHFT                                                     0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSRRESTORE_CAF_BMSK                                                   0x20
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSRRESTORE_CAF_SHFT                                                    0x5
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSRRESTORE_SMCF_BMSK                                                   0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSRRESTORE_SMCF_SHFT                                                   0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSRRESTORE_USF_BMSK                                                    0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSRRESTORE_USF_SHFT                                                    0x1

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR0_ADDR                                                    (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000050)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR0_PHYS                                                    (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000050)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR0_OFFS                                                    (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000050)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR0_RMSK                                                         0x132
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR0_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR0_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR0_MSSSELFAUTH_BMSK                                             0x100
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR0_MSSSELFAUTH_SHFT                                               0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR0_NSATTR_BMSK                                                   0x20
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR0_NSATTR_SHFT                                                    0x5
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR0_NSSTATE_BMSK                                                  0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR0_NSSTATE_SHFT                                                   0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR0_WNR_BMSK                                                       0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR0_WNR_SHFT                                                       0x1

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR1_ADDR                                                    (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000054)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR1_PHYS                                                    (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000054)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR1_OFFS                                                    (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000054)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR1_RMSK                                                     0x7070007
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR1_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR1_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR1_MSDINDEX_BMSK                                            0x7000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR1_MSDINDEX_SHFT                                                 0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR1_SSDINDEX_BMSK                                              0x70000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR1_SSDINDEX_SHFT                                                 0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR1_STREAMINDEX_BMSK                                               0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR1_STREAMINDEX_SHFT                                               0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR2_ADDR                                                    (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000058)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR2_PHYS                                                    (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000058)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR2_OFFS                                                    (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000058)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR2_RMSK                                                    0x3f1fffff
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR2_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR2_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR2_ATID_BMSK                                               0x3f000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR2_ATID_SHFT                                                     0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR2_AVMID_BMSK                                                0x1f0000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR2_AVMID_SHFT                                                    0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR2_ABID_BMSK                                                   0xe000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR2_ABID_SHFT                                                      0xd
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR2_APID_BMSK                                                   0x1f00
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR2_APID_SHFT                                                      0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR2_AMID_BMSK                                                     0xff
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_GFSYNDR2_AMID_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTCR0_ADDR                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000090)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTCR0_PHYS                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000090)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTCR0_OFFS                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000090)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTCR0_RMSK                                                          0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTCR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTCR0_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTCR0_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTCR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTCR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTCR0_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTCR0_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTCR0_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTCR0_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTCR0_CLKONOFFE_BMSK                                                0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTCR0_CLKONOFFE_SHFT                                                0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTACR_ADDR                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x0000009c)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTACR_PHYS                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x0000009c)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTACR_OFFS                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x0000009c)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTACR_RMSK                                                   0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTACR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTACR_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTACR_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTACR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTACR_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTACR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTACR_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTACR_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTACR_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTACR_RWE_BMSK                                               0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_VMIDMTACR_RWE_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000400)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000400)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000400)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_RMSK                                                        0xff70ff5
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_WACFG_BMSK                                                  0xc000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_WACFG_SHFT                                                       0x1a
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_RACFG_BMSK                                                  0x3000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_RACFG_SHFT                                                       0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_SHCFG_BMSK                                                   0xc00000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_SHCFG_SHFT                                                       0x16
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_SMCFCFG_BMSK                                                 0x200000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_SMCFCFG_SHFT                                                     0x15
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_MTCFG_BMSK                                                   0x100000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_MTCFG_SHFT                                                       0x14
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_MEMATTR_BMSK                                                  0x70000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_MEMATTR_SHFT                                                     0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_VMIDPNE_BMSK                                                    0x800
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_VMIDPNE_SHFT                                                      0xb
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_USFCFG_BMSK                                                     0x400
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_USFCFG_SHFT                                                       0xa
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_GSE_BMSK                                                        0x200
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_GSE_SHFT                                                          0x9
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_STALLD_BMSK                                                     0x100
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_STALLD_SHFT                                                       0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_TRANSIENTCFG_BMSK                                                0xc0
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_TRANSIENTCFG_SHFT                                                 0x6
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_GCFGFIE_BMSK                                                     0x20
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_GCFGFIE_SHFT                                                      0x5
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_GCFGERE_BMSK                                                     0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_GCFGERE_SHFT                                                      0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_GFIE_BMSK                                                         0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_GFIE_SHFT                                                         0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_CLIENTPD_BMSK                                                     0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR0_CLIENTPD_SHFT                                                     0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR2_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000408)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR2_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000408)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR2_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000408)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR2_RMSK                                                             0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR2_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR2_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR2_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR2_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR2_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR2_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR2_BPVMID_BMSK                                                      0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSCR2_BPVMID_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSACR_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000410)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSACR_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000410)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSACR_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000410)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSACR_RMSK                                                       0x70000013
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSACR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSACR_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSACR_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSACR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSACR_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSACR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSACR_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSACR_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSACR_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSACR_BPRCNSH_BMSK                                               0x40000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSACR_BPRCNSH_SHFT                                                     0x1e
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSACR_BPRCISH_BMSK                                               0x20000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSACR_BPRCISH_SHFT                                                     0x1d
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSACR_BPRCOSH_BMSK                                               0x10000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSACR_BPRCOSH_SHFT                                                     0x1c
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSACR_BPREQPRIORITYCFG_BMSK                                            0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSACR_BPREQPRIORITYCFG_SHFT                                             0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSACR_BPREQPRIORITY_BMSK                                                0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSACR_BPREQPRIORITY_SHFT                                                0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFAR0_ADDR                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000440)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFAR0_PHYS                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000440)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFAR0_OFFS                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000440)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFAR0_RMSK                                                     0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFAR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFAR0_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFAR0_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFAR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFAR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFAR0_GFEA0_BMSK                                               0xffffffff
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFAR0_GFEA0_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSR_ADDR                                                      (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000448)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSR_PHYS                                                      (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000448)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSR_OFFS                                                      (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000448)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSR_RMSK                                                      0xc00000a6
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSR_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSR_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSR_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSR_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSR_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSR_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSR_MULTI_CLIENT_BMSK                                         0x80000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSR_MULTI_CLIENT_SHFT                                               0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSR_MULTI_CFG_BMSK                                            0x40000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSR_MULTI_CFG_SHFT                                                  0x1e
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSR_PF_BMSK                                                         0x80
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSR_PF_SHFT                                                          0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSR_CAF_BMSK                                                        0x20
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSR_CAF_SHFT                                                         0x5
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSR_SMCF_BMSK                                                        0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSR_SMCF_SHFT                                                        0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSR_USF_BMSK                                                         0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSR_USF_SHFT                                                         0x1

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSRRESTORE_ADDR                                               (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x0000044c)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSRRESTORE_PHYS                                               (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x0000044c)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSRRESTORE_OFFS                                               (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x0000044c)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSRRESTORE_RMSK                                               0xc00000a6
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSRRESTORE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSRRESTORE_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSRRESTORE_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSRRESTORE_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSRRESTORE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSRRESTORE_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSRRESTORE_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSRRESTORE_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSRRESTORE_MULTI_CLIENT_BMSK                                  0x80000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSRRESTORE_MULTI_CLIENT_SHFT                                        0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSRRESTORE_MULTI_CFG_BMSK                                     0x40000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSRRESTORE_MULTI_CFG_SHFT                                           0x1e
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSRRESTORE_PF_BMSK                                                  0x80
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSRRESTORE_PF_SHFT                                                   0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSRRESTORE_CAF_BMSK                                                 0x20
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSRRESTORE_CAF_SHFT                                                  0x5
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSRRESTORE_SMCF_BMSK                                                 0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSRRESTORE_SMCF_SHFT                                                 0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSRRESTORE_USF_BMSK                                                  0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSRRESTORE_USF_SHFT                                                  0x1

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR0_ADDR                                                  (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000450)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR0_PHYS                                                  (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000450)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR0_OFFS                                                  (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000450)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR0_RMSK                                                       0x132
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR0_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR0_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR0_MSSSELFAUTH_BMSK                                           0x100
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR0_MSSSELFAUTH_SHFT                                             0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR0_NSATTR_BMSK                                                 0x20
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR0_NSATTR_SHFT                                                  0x5
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR0_NSSTATE_BMSK                                                0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR0_NSSTATE_SHFT                                                 0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR0_WNR_BMSK                                                     0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR0_WNR_SHFT                                                     0x1

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR1_ADDR                                                  (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000454)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR1_PHYS                                                  (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000454)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR1_OFFS                                                  (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000454)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR1_RMSK                                                   0x7070007
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR1_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR1_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR1_MSDINDEX_BMSK                                          0x7000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR1_MSDINDEX_SHFT                                               0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR1_SSDINDEX_BMSK                                            0x70000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR1_SSDINDEX_SHFT                                               0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR1_STREAMINDEX_BMSK                                             0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR1_STREAMINDEX_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR2_ADDR                                                  (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000458)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR2_PHYS                                                  (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000458)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR2_OFFS                                                  (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000458)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR2_RMSK                                                  0x3f1fffff
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR2_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR2_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR2_ATID_BMSK                                             0x3f000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR2_ATID_SHFT                                                   0x18
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR2_AVMID_BMSK                                              0x1f0000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR2_AVMID_SHFT                                                  0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR2_ABID_BMSK                                                 0xe000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR2_ABID_SHFT                                                    0xd
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR2_APID_BMSK                                                 0x1f00
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR2_APID_SHFT                                                    0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR2_AMID_BMSK                                                   0xff
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSGFSYNDR2_AMID_SHFT                                                    0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSVMIDMTCR0_ADDR                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000490)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSVMIDMTCR0_PHYS                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000490)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSVMIDMTCR0_OFFS                                                 (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000490)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSVMIDMTCR0_RMSK                                                        0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSVMIDMTCR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSVMIDMTCR0_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSVMIDMTCR0_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSVMIDMTCR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSVMIDMTCR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSVMIDMTCR0_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSVMIDMTCR0_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSVMIDMTCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSVMIDMTCR0_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSVMIDMTCR0_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSVMIDMTCR0_CLKONOFFE_BMSK                                              0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_NSVMIDMTCR0_CLKONOFFE_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SSDR0_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000080)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SSDR0_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000080)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SSDR0_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000080)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SSDR0_RMSK                                                             0xff
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SSDR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SSDR0_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SSDR0_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SSDR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SSDR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SSDR0_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SSDR0_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SSDR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SSDR0_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SSDR0_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SSDR0_RWE_BMSK                                                         0xff
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SSDR0_RWE_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_MSDR0_ADDR                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000480)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_MSDR0_PHYS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000480)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_MSDR0_OFFS                                                       (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000480)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_MSDR0_RMSK                                                             0x7f
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_MSDR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_MSDR0_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_MSDR0_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_MSDR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_MSDR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_MSDR0_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_MSDR0_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_MSDR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_MSDR0_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_MSDR0_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_MSDR0_RWE_BMSK                                                         0x7f
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_MSDR0_RWE_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_MCR_ADDR                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000494)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_MCR_PHYS                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000494)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_MCR_OFFS                                                         (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000494)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_MCR_RMSK                                                                0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_MCR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_MCR_ADDR, HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_MCR_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_MCR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_MCR_ADDR, m)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_MCR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_MCR_ADDR,v)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_MCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_MCR_ADDR,m,v,HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_MCR_IN)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_MCR_CLKONOFFE_BMSK                                                      0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_MCR_CLKONOFFE_SHFT                                                      0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_MCR_BPMSACFG_BMSK                                                       0x2
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_MCR_BPMSACFG_SHFT                                                       0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_MCR_BPSMSACFG_BMSK                                                      0x1
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_MCR_BPSMSACFG_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_S2VRn_ADDR(n)                                                    (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000c00 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_S2VRn_PHYS(n)                                                    (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000c00 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_S2VRn_OFFS(n)                                                    (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000c00 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_S2VRn_RMSK                                                       0x30ff7b1f
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_S2VRn_MAXn                                                                6
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_S2VRn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_S2VRn_ADDR(n), HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_S2VRn_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_S2VRn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_S2VRn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_S2VRn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_S2VRn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_S2VRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_S2VRn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_S2VRn_INI(n))
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_S2VRn_TRANSIENTCFG_BMSK                                          0x30000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_S2VRn_TRANSIENTCFG_SHFT                                                0x1c
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_S2VRn_WACFG_BMSK                                                   0xc00000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_S2VRn_WACFG_SHFT                                                       0x16
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_S2VRn_RACFG_BMSK                                                   0x300000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_S2VRn_RACFG_SHFT                                                       0x14
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_S2VRn_NSCFG_BMSK                                                    0xc0000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_S2VRn_NSCFG_SHFT                                                       0x12
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_S2VRn_TYPE_BMSK                                                     0x30000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_S2VRn_TYPE_SHFT                                                        0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_S2VRn_MEMATTR_BMSK                                                   0x7000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_S2VRn_MEMATTR_SHFT                                                      0xc
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_S2VRn_MTCFG_BMSK                                                      0x800
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_S2VRn_MTCFG_SHFT                                                        0xb
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_S2VRn_SHCFG_BMSK                                                      0x300
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_S2VRn_SHCFG_SHFT                                                        0x8
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_S2VRn_VMID_BMSK                                                        0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_S2VRn_VMID_SHFT                                                         0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_AS2VRn_ADDR(n)                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000e00 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_AS2VRn_PHYS(n)                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000e00 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_AS2VRn_OFFS(n)                                                   (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000e00 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_AS2VRn_RMSK                                                      0x70000013
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_AS2VRn_MAXn                                                               6
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_AS2VRn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_AS2VRn_ADDR(n), HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_AS2VRn_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_AS2VRn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_AS2VRn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_AS2VRn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_AS2VRn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_AS2VRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_AS2VRn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_AS2VRn_INI(n))
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_AS2VRn_RCNSH_BMSK                                                0x40000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_AS2VRn_RCNSH_SHFT                                                      0x1e
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_AS2VRn_RCISH_BMSK                                                0x20000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_AS2VRn_RCISH_SHFT                                                      0x1d
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_AS2VRn_RCOSH_BMSK                                                0x10000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_AS2VRn_RCOSH_SHFT                                                      0x1c
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_AS2VRn_REQPRIORITYCFG_BMSK                                             0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_AS2VRn_REQPRIORITYCFG_SHFT                                              0x4
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_AS2VRn_REQPRIORITY_BMSK                                                 0x3
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_AS2VRn_REQPRIORITY_SHFT                                                 0x0

#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SMRn_ADDR(n)                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE      + 0x00000800 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SMRn_PHYS(n)                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_PHYS + 0x00000800 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SMRn_OFFS(n)                                                     (PERIPH_SS_SDC3_SDCC4_TOP_REG_BASE_OFFS + 0x00000800 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SMRn_RMSK                                                        0x80070007
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SMRn_MAXn                                                                 6
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SMRn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SMRn_ADDR(n), HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SMRn_RMSK)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SMRn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SMRn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SMRn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SMRn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SMRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SMRn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SMRn_INI(n))
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SMRn_VALID_BMSK                                                  0x80000000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SMRn_VALID_SHFT                                                        0x1f
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SMRn_MASK_BMSK                                                      0x70000
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SMRn_MASK_SHFT                                                         0x10
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SMRn_ID_BMSK                                                            0x7
#define HWIO_PERIPH_SS_SDC3_SDCC_VMIDMT_SMRn_ID_SHFT                                                            0x0

/*----------------------------------------------------------------------------
 * MODULE: PERIPH_SS_SDC4_SDCC4_TOP
 *--------------------------------------------------------------------------*/

#define PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE                                                                (PERIPH_SS_BASE      + 0x000c0000)
#define PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS                                                           (PERIPH_SS_BASE_PHYS + 0x000c0000)
#define PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS                                                           0x000c0000

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_POWER_ADDR                                                          (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024000)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_POWER_PHYS                                                          (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024000)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_POWER_OFFS                                                          (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024000)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_POWER_RMSK                                                               0x1c1
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_POWER_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_POWER_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_MCI_POWER_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_POWER_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_POWER_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_POWER_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_MCI_POWER_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_POWER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_MCI_POWER_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_MCI_POWER_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_POWER_SW_RST_CONFIG_BMSK                                                 0x100
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_POWER_SW_RST_CONFIG_SHFT                                                   0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_POWER_SW_RST_BMSK                                                         0x80
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_POWER_SW_RST_SHFT                                                          0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_POWER_OPEN_DRAIN_BMSK                                                     0x40
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_POWER_OPEN_DRAIN_SHFT                                                      0x6
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_POWER_CONTROL_BMSK                                                         0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_POWER_CONTROL_SHFT                                                         0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_ADDR                                                            (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024004)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_PHYS                                                            (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024004)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_OFFS                                                            (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024004)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_RMSK                                                             0xfffff00
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_INT_MCLK_ON_BMSK                                                 0x8000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_INT_MCLK_ON_SHFT                                                      0x1b
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_SDCC_CLK_EXT_EN_BMSK                                             0x4000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_SDCC_CLK_EXT_EN_SHFT                                                  0x1a
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_RX_FLOW_TIMING_BMSK                                              0x2000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_RX_FLOW_TIMING_SHFT                                                   0x19
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_SDC4_MCLK_SEL_BMSK                                               0x1800000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_SDC4_MCLK_SEL_SHFT                                                    0x17
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_CLK_INV_BMSK                                                      0x400000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_CLK_INV_SHFT                                                          0x16
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_IO_PAD_PWR_SWITCH_BMSK                                            0x200000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_IO_PAD_PWR_SWITCH_SHFT                                                0x15
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_CLK_FB_DLY_SEL_BMSK                                               0x100000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_CLK_FB_DLY_SEL_SHFT                                                   0x14
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_SD_DEV_SEL_BMSK                                                    0xc0000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_SD_DEV_SEL_SHFT                                                       0x12
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_HCLKON_SW_EN_BMSK                                                  0x20000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_HCLKON_SW_EN_SHFT                                                     0x11
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_SELECT_IN_BMSK                                                     0x1c000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_SELECT_IN_SHFT                                                         0xe
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_INVERT_OUT_BMSK                                                     0x2000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_INVERT_OUT_SHFT                                                        0xd
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_FLOW_ENA_BMSK                                                       0x1000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_FLOW_ENA_SHFT                                                          0xc
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_WIDEBUS_BMSK                                                         0xc00
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_WIDEBUS_SHFT                                                           0xa
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_PWRSAVE_BMSK                                                         0x200
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_PWRSAVE_SHFT                                                           0x9
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_ENABLE_BMSK                                                          0x100
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLK_ENABLE_SHFT                                                            0x8

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_ARGUMENT_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024008)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_ARGUMENT_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024008)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_ARGUMENT_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024008)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_ARGUMENT_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_ARGUMENT_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_ARGUMENT_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_MCI_ARGUMENT_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_ARGUMENT_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_ARGUMENT_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_ARGUMENT_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_MCI_ARGUMENT_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_ARGUMENT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_MCI_ARGUMENT_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_MCI_ARGUMENT_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_ARGUMENT_CMD_ARG_BMSK                                               0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_ARGUMENT_CMD_ARG_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_ADDR                                                            (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x0002400c)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_PHYS                                                            (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x0002400c)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_OFFS                                                            (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x0002400c)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_RMSK                                                               0x3ffff
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_AUTO_CMD21_BMSK                                                    0x20000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_AUTO_CMD21_SHFT                                                       0x11
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_AUTO_CMD19_BMSK                                                    0x10000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_AUTO_CMD19_SHFT                                                       0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_CCS_DISABLE_BMSK                                                    0x8000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_CCS_DISABLE_SHFT                                                       0xf
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_CCS_ENABLE_BMSK                                                     0x4000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_CCS_ENABLE_SHFT                                                        0xe
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_MCIABORT_BMSK                                                       0x2000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_MCIABORT_SHFT                                                          0xd
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_DAT_CMD_BMSK                                                        0x1000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_DAT_CMD_SHFT                                                           0xc
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_PROG_ENA_BMSK                                                        0x800
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_PROG_ENA_SHFT                                                          0xb
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_ENABLE_BMSK                                                          0x400
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_ENABLE_SHFT                                                            0xa
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_PENDING_BMSK                                                         0x200
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_PENDING_SHFT                                                           0x9
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_INTERRUPT_BMSK                                                       0x100
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_INTERRUPT_SHFT                                                         0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_LONGRSP_BMSK                                                          0x80
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_LONGRSP_SHFT                                                           0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_RESPONSE_BMSK                                                         0x40
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_RESPONSE_SHFT                                                          0x6
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_CMD_INDEX_BMSK                                                        0x3f
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CMD_CMD_INDEX_SHFT                                                         0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESP_CMD_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024010)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESP_CMD_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024010)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESP_CMD_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024010)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESP_CMD_RMSK                                                             0x3f
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESP_CMD_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESP_CMD_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESP_CMD_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESP_CMD_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESP_CMD_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESP_CMD_RESPCMD_BMSK                                                     0x3f
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESP_CMD_RESPCMD_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESPn_ADDR(n)                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024014 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESPn_PHYS(n)                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024014 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESPn_OFFS(n)                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024014 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESPn_RMSK                                                          0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESPn_MAXn                                                                   3
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESPn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESPn_ADDR(n), HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESPn_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESPn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESPn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESPn_STATUS_BMSK                                                   0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESPn_STATUS_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_TIMER_ADDR                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024024)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_TIMER_PHYS                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024024)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_TIMER_OFFS                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024024)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_TIMER_RMSK                                                     0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_TIMER_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_TIMER_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_TIMER_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_TIMER_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_TIMER_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_TIMER_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_TIMER_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_TIMER_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_TIMER_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_TIMER_DATA_TIME_BMSK                                           0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_TIMER_DATA_TIME_SHFT                                                  0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_LENGTH_ADDR                                                    (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024028)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_LENGTH_PHYS                                                    (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024028)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_LENGTH_OFFS                                                    (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024028)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_LENGTH_RMSK                                                     0x1ffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_LENGTH_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_LENGTH_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_LENGTH_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_LENGTH_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_LENGTH_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_LENGTH_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_LENGTH_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_LENGTH_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_LENGTH_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_LENGTH_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_LENGTH_DATALENGTH_BMSK                                          0x1ffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_LENGTH_DATALENGTH_SHFT                                                0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_CTL_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x0002402c)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_CTL_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x0002402c)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_CTL_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x0002402c)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_CTL_RMSK                                                         0x3fffff
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_CTL_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_CTL_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_CTL_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_CTL_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_CTL_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_CTL_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_CTL_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_CTL_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_CTL_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_CTL_SW_SDC4_CMD19_BMSK                                           0x200000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_CTL_SW_SDC4_CMD19_SHFT                                               0x15
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_CTL_RX_DATA_PEND_BMSK                                            0x100000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_CTL_RX_DATA_PEND_SHFT                                                0x14
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_CTL_AUTO_PROG_DONE_BMSK                                           0x80000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_CTL_AUTO_PROG_DONE_SHFT                                              0x13
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_CTL_INFINITE_TRANSFER_BMSK                                        0x40000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_CTL_INFINITE_TRANSFER_SHFT                                           0x12
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_CTL_DATA_PEND_BMSK                                                0x20000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_CTL_DATA_PEND_SHFT                                                   0x11
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_CTL_BLOCKSIZE_BMSK                                                0x1fff0
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_CTL_BLOCKSIZE_SHFT                                                    0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_CTL_DM_ENABLE_BMSK                                                    0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_CTL_DM_ENABLE_SHFT                                                    0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_CTL_MODE_BMSK                                                         0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_CTL_MODE_SHFT                                                         0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_CTL_DIRECTION_BMSK                                                    0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_CTL_DIRECTION_SHFT                                                    0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_CTL_ENABLE_BMSK                                                       0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_CTL_ENABLE_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_COUNT_ADDR                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024030)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_COUNT_PHYS                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024030)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_COUNT_OFFS                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024030)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_COUNT_RMSK                                                      0x1ffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_COUNT_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_COUNT_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_COUNT_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_COUNT_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_COUNT_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_COUNT_DATACOUNT_BMSK                                            0x1ffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DATA_COUNT_DATACOUNT_SHFT                                                  0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_ADDR                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024034)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_PHYS                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024034)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_OFFS                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024034)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_RMSK                                                         0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_STATUS2_INT_BMSK                                             0x80000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_STATUS2_INT_SHFT                                                   0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_AUTO_CMD19_TIMEOUT_BMSK                                      0x40000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_AUTO_CMD19_TIMEOUT_SHFT                                            0x1e
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_BOOT_TIMEOUT_BMSK                                            0x20000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_BOOT_TIMEOUT_SHFT                                                  0x1d
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_BOOT_ACK_ERR_BMSK                                            0x10000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_BOOT_ACK_ERR_SHFT                                                  0x1c
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_BOOT_ACK_REC_BMSK                                             0x8000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_BOOT_ACK_REC_SHFT                                                  0x1b
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_CCS_TIMEOUT_BMSK                                              0x4000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_CCS_TIMEOUT_SHFT                                                   0x1a
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_SDIO_INTR_OPER_BMSK                                           0x2000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_SDIO_INTR_OPER_SHFT                                                0x19
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_ATA_CMD_COMPL_BMSK                                            0x1000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_ATA_CMD_COMPL_SHFT                                                 0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_PROG_DONE_BMSK                                                 0x800000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_PROG_DONE_SHFT                                                     0x17
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_SDIO_INTR_BMSK                                                 0x400000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_SDIO_INTR_SHFT                                                     0x16
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_RXDATA_AVLBL_BMSK                                              0x200000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_RXDATA_AVLBL_SHFT                                                  0x15
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_TXDATA_AVLBL_BMSK                                              0x100000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_TXDATA_AVLBL_SHFT                                                  0x14
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_RXFIFO_EMPTY_BMSK                                               0x80000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_RXFIFO_EMPTY_SHFT                                                  0x13
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_TXFIFO_EMPTY_BMSK                                               0x40000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_TXFIFO_EMPTY_SHFT                                                  0x12
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_RXFIFO_FULL_BMSK                                                0x20000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_RXFIFO_FULL_SHFT                                                   0x11
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_TXFIFO_FULL_BMSK                                                0x10000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_TXFIFO_FULL_SHFT                                                   0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_RXFIFO_HALF_FULL_BMSK                                            0x8000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_RXFIFO_HALF_FULL_SHFT                                               0xf
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_TXFIFO_HALF_FULL_BMSK                                            0x4000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_TXFIFO_HALF_FULL_SHFT                                               0xe
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_RXACTIVE_BMSK                                                    0x2000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_RXACTIVE_SHFT                                                       0xd
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_TXACTIVE_BMSK                                                    0x1000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_TXACTIVE_SHFT                                                       0xc
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_CMD_ACTIVE_BMSK                                                   0x800
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_CMD_ACTIVE_SHFT                                                     0xb
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_DATA_BLK_END_BMSK                                                 0x400
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_DATA_BLK_END_SHFT                                                   0xa
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_START_BIT_ERR_BMSK                                                0x200
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_START_BIT_ERR_SHFT                                                  0x9
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_DATAEND_BMSK                                                      0x100
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_DATAEND_SHFT                                                        0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_CMD_SENT_BMSK                                                      0x80
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_CMD_SENT_SHFT                                                       0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_CMD_RESPONSE_END_BMSK                                              0x40
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_CMD_RESPONSE_END_SHFT                                               0x6
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_RX_OVERRUN_BMSK                                                    0x20
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_RX_OVERRUN_SHFT                                                     0x5
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_TX_UNDERRUN_BMSK                                                   0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_TX_UNDERRUN_SHFT                                                    0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_DATA_TIMEOUT_BMSK                                                   0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_DATA_TIMEOUT_SHFT                                                   0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_CMD_TIMEOUT_BMSK                                                    0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_CMD_TIMEOUT_SHFT                                                    0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_DATA_CRC_FAIL_BMSK                                                  0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_DATA_CRC_FAIL_SHFT                                                  0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_CMD_CRC_FAIL_BMSK                                                   0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS_CMD_CRC_FAIL_SHFT                                                   0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_ADDR                                                          (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024038)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_PHYS                                                          (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024038)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_OFFS                                                          (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024038)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_RMSK                                                          0x7dc007ff
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_AUTO_CMD19_TIMEOUT_CLR_BMSK                                   0x40000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_AUTO_CMD19_TIMEOUT_CLR_SHFT                                         0x1e
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_BOOT_TIMEOUT_CLR_BMSK                                         0x20000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_BOOT_TIMEOUT_CLR_SHFT                                               0x1d
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_BOOT_ACK_ERR_CLR_BMSK                                         0x10000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_BOOT_ACK_ERR_CLR_SHFT                                               0x1c
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_BOOT_ACK_REC_CLR_BMSK                                          0x8000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_BOOT_ACK_REC_CLR_SHFT                                               0x1b
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_CCS_TIMEOUT_CLR_BMSK                                           0x4000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_CCS_TIMEOUT_CLR_SHFT                                                0x1a
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_ATA_CMD_COMPL_CLR_BMSK                                         0x1000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_ATA_CMD_COMPL_CLR_SHFT                                              0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_PROG_DONE_CLR_BMSK                                              0x800000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_PROG_DONE_CLR_SHFT                                                  0x17
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_SDIO_INTR_CLR_BMSK                                              0x400000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_SDIO_INTR_CLR_SHFT                                                  0x16
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_DATA_BLK_END_CLR_BMSK                                              0x400
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_DATA_BLK_END_CLR_SHFT                                                0xa
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_START_BIT_ERR_CLR_BMSK                                             0x200
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_START_BIT_ERR_CLR_SHFT                                               0x9
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_DATA_END_CLR_BMSK                                                  0x100
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_DATA_END_CLR_SHFT                                                    0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_CMD_SENT_CLR_BMSK                                                   0x80
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_CMD_SENT_CLR_SHFT                                                    0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_CMD_RESP_END_CLT_BMSK                                               0x40
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_CMD_RESP_END_CLT_SHFT                                                0x6
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_RX_OVERRUN_CLR_BMSK                                                 0x20
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_RX_OVERRUN_CLR_SHFT                                                  0x5
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_TX_UNDERRUN_CLR_BMSK                                                0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_TX_UNDERRUN_CLR_SHFT                                                 0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_DATA_TIMEOUT_CLR_BMSK                                                0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_DATA_TIMEOUT_CLR_SHFT                                                0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_CMD_TIMOUT_CLR_BMSK                                                  0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_CMD_TIMOUT_CLR_SHFT                                                  0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_DATA_CRC_FAIL_CLR_BMSK                                               0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_DATA_CRC_FAIL_CLR_SHFT                                               0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_CMD_CRC_FAIL_CLR_BMSK                                                0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR_CMD_CRC_FAIL_CLR_SHFT                                                0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_ADDR(n)                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x0002403c + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_PHYS(n)                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x0002403c + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_OFFS(n)                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x0002403c + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_RMSK                                                      0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MAXn                                                               1
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_ADDR(n), HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_INI(n))
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK31_BMSK                                               0x80000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK31_SHFT                                                     0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK30_BMSK                                               0x40000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK30_SHFT                                                     0x1e
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK29_BMSK                                               0x20000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK29_SHFT                                                     0x1d
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK28_BMSK                                               0x10000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK28_SHFT                                                     0x1c
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK27_BMSK                                                0x8000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK27_SHFT                                                     0x1b
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK26_BMSK                                                0x4000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK26_SHFT                                                     0x1a
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK25_BMSK                                                0x2000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK25_SHFT                                                     0x19
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK24_BMSK                                                0x1000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK24_SHFT                                                     0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK23_BMSK                                                 0x800000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK23_SHFT                                                     0x17
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK22_BMSK                                                 0x400000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK22_SHFT                                                     0x16
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK21_BMSK                                                 0x200000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK21_SHFT                                                     0x15
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK20_BMSK                                                 0x100000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK20_SHFT                                                     0x14
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK19_BMSK                                                  0x80000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK19_SHFT                                                     0x13
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK18_BMSK                                                  0x40000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK18_SHFT                                                     0x12
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK17_BMSK                                                  0x20000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK17_SHFT                                                     0x11
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK16_BMSK                                                  0x10000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK16_SHFT                                                     0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK15_BMSK                                                   0x8000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK15_SHFT                                                      0xf
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK14_BMSK                                                   0x4000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK14_SHFT                                                      0xe
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK13_BMSK                                                   0x2000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK13_SHFT                                                      0xd
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK12_BMSK                                                   0x1000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK12_SHFT                                                      0xc
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK11_BMSK                                                    0x800
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK11_SHFT                                                      0xb
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK10_BMSK                                                    0x400
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK10_SHFT                                                      0xa
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK9_BMSK                                                     0x200
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK9_SHFT                                                       0x9
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK8_BMSK                                                     0x100
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK8_SHFT                                                       0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK7_BMSK                                                      0x80
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK7_SHFT                                                       0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK6_BMSK                                                      0x40
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK6_SHFT                                                       0x6
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK5_BMSK                                                      0x20
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK5_SHFT                                                       0x5
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK4_BMSK                                                      0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK4_SHFT                                                       0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK3_BMSK                                                       0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK3_SHFT                                                       0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK2_BMSK                                                       0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK2_SHFT                                                       0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK1_BMSK                                                       0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK1_SHFT                                                       0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK0_BMSK                                                       0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKn_MASK0_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_COUNT_ADDR                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024044)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_COUNT_PHYS                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024044)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_COUNT_OFFS                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024044)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_COUNT_RMSK                                                       0xffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_COUNT_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_COUNT_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_COUNT_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_COUNT_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_COUNT_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_COUNT_DATA_COUNT_BMSK                                            0xffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_COUNT_DATA_COUNT_SHFT                                                 0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_BOOT_ADDR                                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024048)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_BOOT_PHYS                                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024048)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_BOOT_OFFS                                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024048)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_BOOT_RMSK                                                                  0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_BOOT_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_BOOT_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_MCI_BOOT_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_BOOT_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_BOOT_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_BOOT_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_MCI_BOOT_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_BOOT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_MCI_BOOT_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_MCI_BOOT_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_BOOT_BOOT_ACK_EN_BMSK                                                      0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_BOOT_BOOT_ACK_EN_SHFT                                                      0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_BOOT_BOOT_EN_BMSK                                                          0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_BOOT_BOOT_EN_SHFT                                                          0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_BOOT_BOOT_MODE_BMSK                                                        0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_BOOT_BOOT_MODE_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_BOOT_ACK_TIMER_ADDR                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x0002404c)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_BOOT_ACK_TIMER_PHYS                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x0002404c)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_BOOT_ACK_TIMER_OFFS                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x0002404c)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_BOOT_ACK_TIMER_RMSK                                                 0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_BOOT_ACK_TIMER_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_BOOT_ACK_TIMER_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_MCI_BOOT_ACK_TIMER_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_BOOT_ACK_TIMER_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_BOOT_ACK_TIMER_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_BOOT_ACK_TIMER_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_MCI_BOOT_ACK_TIMER_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_BOOT_ACK_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_MCI_BOOT_ACK_TIMER_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_MCI_BOOT_ACK_TIMER_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_BOOT_ACK_TIMER_BOOT_ACK_TIMER_BMSK                                  0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_BOOT_ACK_TIMER_BOOT_ACK_TIMER_SHFT                                         0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_VERSION_ADDR                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024050)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_VERSION_PHYS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024050)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_VERSION_OFFS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024050)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_VERSION_RMSK                                                        0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_VERSION_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_VERSION_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_MCI_VERSION_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_VERSION_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_VERSION_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_VERSION_MCI_VERSION_BMSK                                            0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_VERSION_MCI_VERSION_SHFT                                                   0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_EMULATION_DLY_LINE_ADDR                                             (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024054)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_EMULATION_DLY_LINE_PHYS                                             (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024054)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_EMULATION_DLY_LINE_OFFS                                             (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024054)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_EMULATION_DLY_LINE_RMSK                                             0xf00000ff
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_EMULATION_DLY_LINE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_EMULATION_DLY_LINE_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_MCI_EMULATION_DLY_LINE_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_EMULATION_DLY_LINE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_EMULATION_DLY_LINE_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_EMULATION_DLY_LINE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_MCI_EMULATION_DLY_LINE_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_EMULATION_DLY_LINE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_MCI_EMULATION_DLY_LINE_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_MCI_EMULATION_DLY_LINE_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_EMULATION_DLY_LINE_DCM_DONE_BMSK                                    0x80000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_EMULATION_DLY_LINE_DCM_DONE_SHFT                                          0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_EMULATION_DLY_LINE_DCM_START_BMSK                                   0x40000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_EMULATION_DLY_LINE_DCM_START_SHFT                                         0x1e
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_EMULATION_DLY_LINE_DCM_LOCKED_BMSK                                  0x20000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_EMULATION_DLY_LINE_DCM_LOCKED_SHFT                                        0x1d
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_EMULATION_DLY_LINE_DCM_RESET_BMSK                                   0x10000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_EMULATION_DLY_LINE_DCM_RESET_SHFT                                         0x1c
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_EMULATION_DLY_LINE_SD_CLK_DLY_CTRL_BMSK                                   0xff
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_EMULATION_DLY_LINE_SD_CLK_DLY_CTRL_SHFT                                    0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CCS_TIMER_ADDR                                                      (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024058)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CCS_TIMER_PHYS                                                      (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024058)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CCS_TIMER_OFFS                                                      (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024058)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CCS_TIMER_RMSK                                                      0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CCS_TIMER_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_CCS_TIMER_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_MCI_CCS_TIMER_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CCS_TIMER_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_CCS_TIMER_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CCS_TIMER_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_MCI_CCS_TIMER_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CCS_TIMER_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_MCI_CCS_TIMER_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_MCI_CCS_TIMER_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CCS_TIMER_CCS_TIMER_BMSK                                            0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CCS_TIMER_CCS_TIMER_SHFT                                                   0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESPONSE_MASK_ADDR                                                  (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x0002405c)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESPONSE_MASK_PHYS                                                  (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x0002405c)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESPONSE_MASK_OFFS                                                  (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x0002405c)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESPONSE_MASK_RMSK                                                  0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESPONSE_MASK_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESPONSE_MASK_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESPONSE_MASK_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESPONSE_MASK_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESPONSE_MASK_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESPONSE_MASK_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESPONSE_MASK_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESPONSE_MASK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESPONSE_MASK_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESPONSE_MASK_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESPONSE_MASK_RESPONSE_MASK_BMSK                                    0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_RESPONSE_MASK_RESPONSE_MASK_SHFT                                           0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_ADDR                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024060)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_PHYS                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024060)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_OFFS                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024060)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_RMSK                                                     0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_SDC4_DIS_DOUT_BMSK                                       0x80000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_SDC4_DIS_DOUT_SHFT                                             0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_DLL_RST_BMSK                                             0x40000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_DLL_RST_SHFT                                                   0x1e
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_PDN_BMSK                                                 0x20000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_PDN_SHFT                                                       0x1d
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_CK_INTP_SEL_BMSK                                         0x10000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_CK_INTP_SEL_SHFT                                               0x1c
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_CK_INTP_EN_BMSK                                           0x8000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_CK_INTP_EN_SHFT                                                0x1b
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_MCLK_FREQ_BMSK                                            0x7000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_MCLK_FREQ_SHFT                                                 0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_CDR_SELEXT_BMSK                                            0xf00000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_CDR_SELEXT_SHFT                                                0x14
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_CDR_EXT_EN_BMSK                                             0x80000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_CDR_EXT_EN_SHFT                                                0x13
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_CK_OUT_EN_BMSK                                              0x40000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_CK_OUT_EN_SHFT                                                 0x12
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_CDR_EN_BMSK                                                 0x20000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_CDR_EN_SHFT                                                    0x11
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_DLL_EN_BMSK                                                 0x10000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_DLL_EN_SHFT                                                    0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_CDR_UPD_RATE_BMSK                                            0xc000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_CDR_UPD_RATE_SHFT                                               0xe
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_DLL_UPD_RATE_BMSK                                            0x3000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_DLL_UPD_RATE_SHFT                                               0xc
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_DLL_PHASE_DET_BMSK                                            0xc00
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_DLL_PHASE_DET_SHFT                                              0xa
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_CDR_ALGORITHM_SEL_BMSK                                        0x300
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_CDR_ALGORITHM_SEL_SHFT                                          0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_CMUX0_SHIFT_PHASE_BMSK                                         0xc0
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_CMUX0_SHIFT_PHASE_SHFT                                          0x6
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_CMUX1_SHIFT_PHASE_BMSK                                         0x30
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_CMUX1_SHIFT_PHASE_SHFT                                          0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_CMUX2_SHIFT_PHASE_BMSK                                          0xc
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_CMUX2_SHIFT_PHASE_SHFT                                          0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_CMUX3_SHIFT_PHASE_BMSK                                          0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_CONFIG_CMUX3_SHIFT_PHASE_SHFT                                          0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_ADDR                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024064)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_PHYS                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024064)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_OFFS                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024064)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_RMSK                                                   0xffffffe0
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_VTH_CTRL_BMSK                                          0xfc000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_VTH_CTRL_SHFT                                                0x1a
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_DELTA_VGS_CTRL_BMSK                                     0x3c00000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_DELTA_VGS_CTRL_SHFT                                          0x16
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_DLL_BIAS_EXT_EN_BMSK                                     0x200000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_DLL_BIAS_EXT_EN_SHFT                                         0x15
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_CDR_TEST_CTRL_BMSK                                       0x180000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_CDR_TEST_CTRL_SHFT                                           0x13
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_EXT_UP_DN_BMSK                                            0x40000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_EXT_UP_DN_SHFT                                               0x12
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_ATEST_CTRL_BMSK                                           0x20000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_ATEST_CTRL_SHFT                                              0x11
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_ATEST_OUT_MUX_CTRL_BMSK                                   0x1c000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_ATEST_OUT_MUX_CTRL_SHFT                                       0xe
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_DTEST_CTRL_BMSK                                            0x2000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_DTEST_CTRL_SHFT                                               0xd
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_DTEST_OUT_MUX_CTRL_BMSK                                    0x1c00
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_DTEST_OUT_MUX_CTRL_SHFT                                       0xa
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_DLL_TAP_CTRL_BMSK                                           0x200
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_DLL_TAP_CTRL_SHFT                                             0x9
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_DLL_CUR_CTRL_BMSK                                           0x180
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_DLL_CUR_CTRL_SHFT                                             0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_INT_REF_CLK_BMSK                                             0x40
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_INT_REF_CLK_SHFT                                              0x6
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_FEEDBACK_CLK_EN_BMSK                                         0x20
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_TEST_CTL_FEEDBACK_CLK_EN_SHFT                                          0x5

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_STATUS_ADDR                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024068)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_STATUS_PHYS                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024068)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_STATUS_OFFS                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024068)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_STATUS_RMSK                                                           0xfc
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_STATUS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_STATUS_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_STATUS_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_STATUS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_STATUS_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_STATUS_DLL_LOCK_BMSK                                                  0x80
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_STATUS_DLL_LOCK_SHFT                                                   0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_STATUS_CDR_PHASE_BMSK                                                 0x78
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_STATUS_CDR_PHASE_SHFT                                                  0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_STATUS_DDLL_COARSE_CAL_BMSK                                            0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_DLL_STATUS_DDLL_COARSE_CAL_SHFT                                            0x2

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS2_ADDR                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x0002406c)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS2_PHYS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x0002406c)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS2_OFFS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x0002406c)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS2_RMSK                                                              0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS2_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS2_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS2_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS2_DATA_END_BIT_ERROR_BMSK                                           0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS2_DATA_END_BIT_ERROR_SHFT                                            0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS2_CMD_END_BIT_ERROR_BMSK                                             0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS2_CMD_END_BIT_ERROR_SHFT                                             0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS2_FIFO_EMPTY_ERROR_BMSK                                              0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS2_FIFO_EMPTY_ERROR_SHFT                                              0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS2_FIFO_FULL_ERROR_BMSK                                               0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS2_FIFO_FULL_ERROR_SHFT                                               0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS2_MCLK_REG_WR_ACTIVE_BMSK                                            0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_STATUS2_MCLK_REG_WR_ACTIVE_SHFT                                            0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_GENERICS_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024070)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_GENERICS_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024070)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_GENERICS_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024070)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_GENERICS_RMSK                                                       0x3fffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_GENERICS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_GENERICS_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_MCI_GENERICS_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_GENERICS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_GENERICS_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_GENERICS_SWITCHABLE_SIGNALING_VOLTAGE_BMSK                          0x20000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_GENERICS_SWITCHABLE_SIGNALING_VOLTAGE_SHFT                                0x1d
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_GENERICS_BUS_18V_SUPPORT_BMSK                                       0x10000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_GENERICS_BUS_18V_SUPPORT_SHFT                                             0x1c
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_GENERICS_BUS_30V_SUPPORT_BMSK                                        0x8000000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_GENERICS_BUS_30V_SUPPORT_SHFT                                             0x1b
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_GENERICS_SD_DATA_WIDTH_BMSK                                          0x7800000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_GENERICS_SD_DATA_WIDTH_SHFT                                               0x17
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_GENERICS_RAM_SIZE_BMSK                                                0x7ffc00
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_GENERICS_RAM_SIZE_SHFT                                                     0xa
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_GENERICS_USE_SPS_BMSK                                                    0x200
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_GENERICS_USE_SPS_SHFT                                                      0x9
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_GENERICS_NUM_OF_DEV_BMSK                                                 0x1c0
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_GENERICS_NUM_OF_DEV_SHFT                                                   0x6
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_GENERICS_MAX_PIPES_BMSK                                                   0x3e
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_GENERICS_MAX_PIPES_SHFT                                                    0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_GENERICS_USE_DLL_SDC4_BMSK                                                 0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_GENERICS_USE_DLL_SDC4_SHFT                                                 0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_STATUS_ADDR                                                    (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024074)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_STATUS_PHYS                                                    (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024074)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_STATUS_OFFS                                                    (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024074)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_STATUS_RMSK                                                       0x7ffff
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_STATUS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_STATUS_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_STATUS_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_STATUS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_STATUS_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_STATUS_RX_FIFO_512_BMSK                                           0x40000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_STATUS_RX_FIFO_512_SHFT                                              0x12
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_STATUS_RX_FIFO_256_BMSK                                           0x20000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_STATUS_RX_FIFO_256_SHFT                                              0x11
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_STATUS_RX_FIFO_128_BMSK                                           0x10000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_STATUS_RX_FIFO_128_SHFT                                              0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_STATUS_RX_FIFO_64_BMSK                                             0x8000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_STATUS_RX_FIFO_64_SHFT                                                0xf
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_STATUS_TX_FIFO_512_BMSK                                            0x4000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_STATUS_TX_FIFO_512_SHFT                                               0xe
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_STATUS_TX_FIFO_256_BMSK                                            0x2000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_STATUS_TX_FIFO_256_SHFT                                               0xd
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_STATUS_TX_FIFO_128_BMSK                                            0x1000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_STATUS_TX_FIFO_128_SHFT                                               0xc
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_STATUS_TX_FIFO_64_BMSK                                              0x800
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_STATUS_TX_FIFO_64_SHFT                                                0xb
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_STATUS_FIFO_FILL_LEVEL_BMSK                                         0x7ff
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_STATUS_FIFO_FILL_LEVEL_SHFT                                           0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_HC_MODE_ADDR                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024078)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_HC_MODE_PHYS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024078)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_HC_MODE_OFFS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024078)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_HC_MODE_RMSK                                                               0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_HC_MODE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_HC_MODE_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_MCI_HC_MODE_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_HC_MODE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_HC_MODE_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_HC_MODE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_MCI_HC_MODE_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_HC_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_MCI_HC_MODE_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_MCI_HC_MODE_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_HC_MODE_WAIT_DLL_LOCK_BMSK                                                 0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_HC_MODE_WAIT_DLL_LOCK_SHFT                                                 0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_HC_MODE_CYCLES_AFTER_EOB_DIS_BMSK                                          0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_HC_MODE_CYCLES_AFTER_EOB_DIS_SHFT                                          0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_HC_MODE_HC_MODE_EN_BMSK                                                    0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_HC_MODE_HC_MODE_EN_SHFT                                                    0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFOn_ADDR(n)                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024080 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFOn_PHYS(n)                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024080 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFOn_OFFS(n)                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024080 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFOn_RMSK                                                          0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFOn_MAXn                                                                  15
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFOn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFOn_ADDR(n), HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFOn_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFOn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFOn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFOn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFOn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFOn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFOn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFOn_INI(n))
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFOn_DATA_BMSK                                                     0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFOn_DATA_SHFT                                                            0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TESTBUS_CONFIG_ADDR                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x000240cc)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TESTBUS_CONFIG_PHYS                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x000240cc)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TESTBUS_CONFIG_OFFS                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x000240cc)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TESTBUS_CONFIG_RMSK                                                      0x3ff
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TESTBUS_CONFIG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_TESTBUS_CONFIG_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_MCI_TESTBUS_CONFIG_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TESTBUS_CONFIG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_TESTBUS_CONFIG_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TESTBUS_CONFIG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_MCI_TESTBUS_CONFIG_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TESTBUS_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_MCI_TESTBUS_CONFIG_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_MCI_TESTBUS_CONFIG_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TESTBUS_CONFIG_HW_EVENTS_EN_BMSK                                         0x200
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TESTBUS_CONFIG_HW_EVENTS_EN_SHFT                                           0x9
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TESTBUS_CONFIG_SW_EVENTS_EN_BMSK                                         0x100
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TESTBUS_CONFIG_SW_EVENTS_EN_SHFT                                           0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TESTBUS_CONFIG_TESTBUS_SEL2_BMSK                                          0xf0
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TESTBUS_CONFIG_TESTBUS_SEL2_SHFT                                           0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TESTBUS_CONFIG_TESTBUS_ENA_BMSK                                            0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TESTBUS_CONFIG_TESTBUS_ENA_SHFT                                            0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TESTBUS_CONFIG_TESTBUS_ENA_DISABLE_FVAL                                    0x0
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TESTBUS_CONFIG_TESTBUS_ENA_ENABLE_FVAL                                     0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TESTBUS_CONFIG_TESTBUS_SEL_BMSK                                            0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TESTBUS_CONFIG_TESTBUS_SEL_SHFT                                            0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_CTL_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x000240d0)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_CTL_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x000240d0)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_CTL_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x000240d0)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_CTL_RMSK                                                              0x9
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_CTL_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_CTL_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_CTL_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_CTL_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_CTL_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_CTL_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_CTL_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_CTL_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_CTL_REGTEST_BMSK                                                      0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_CTL_REGTEST_SHFT                                                      0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_CTL_ITEN_BMSK                                                         0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_CTL_ITEN_SHFT                                                         0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_INPUT_ADDR                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x000240d4)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_INPUT_PHYS                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x000240d4)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_INPUT_OFFS                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x000240d4)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_INPUT_RMSK                                                          0x3fe
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_INPUT_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_INPUT_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_INPUT_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_INPUT_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_INPUT_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_INPUT_MCIDATIN_7_4_BMSK                                             0x3c0
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_INPUT_MCIDATIN_7_4_SHFT                                               0x6
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_INPUT_MCICMDIN_BMSK                                                  0x20
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_INPUT_MCICMDIN_SHFT                                                   0x5
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_INPUT_MCIDATIN_3_0_BMSK                                              0x1e
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_INPUT_MCIDATIN_3_0_SHFT                                               0x1

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_OUT_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x000240d8)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_OUT_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x000240d8)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_OUT_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x000240d8)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_OUT_RMSK                                                           0xf7c3
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_OUT_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_OUT_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_OUT_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_OUT_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_OUT_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_OUT_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_OUT_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_OUT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_OUT_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_OUT_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_OUT_MCIDATOUT_7_4_BMSK                                             0xf000
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_OUT_MCIDATOUT_7_4_SHFT                                                0xc
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_OUT_MCICMDOUT_BMSK                                                  0x400
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_OUT_MCICMDOUT_SHFT                                                    0xa
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_OUT_MCIDATOUT_3_0_BMSK                                              0x3c0
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_OUT_MCIDATOUT_3_0_SHFT                                                0x6
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_OUT_MCIINTR1_BMSK                                                     0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_OUT_MCIINTR1_SHFT                                                     0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_OUT_MCIINTR0_BMSK                                                     0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_TEST_OUT_MCIINTR0_SHFT                                                     0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_STATUS_REG_ADDR                                              (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x000240dc)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_STATUS_REG_PHYS                                              (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x000240dc)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_STATUS_REG_OFFS                                              (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x000240dc)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_STATUS_REG_RMSK                                                     0xf
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_STATUS_REG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_STATUS_REG_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_STATUS_REG_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_STATUS_REG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_STATUS_REG_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_STATUS_REG_IO_HIGH_V_BMSK                                           0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_STATUS_REG_IO_HIGH_V_SHFT                                           0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_STATUS_REG_IO_LOW_V_BMSK                                            0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_STATUS_REG_IO_LOW_V_SHFT                                            0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_STATUS_REG_BUS_ON_BMSK                                              0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_STATUS_REG_BUS_ON_SHFT                                              0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_STATUS_REG_BUS_OFF_BMSK                                             0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_STATUS_REG_BUS_OFF_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_MASK_REG_ADDR                                                (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x000240e0)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_MASK_REG_PHYS                                                (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x000240e0)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_MASK_REG_OFFS                                                (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x000240e0)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_MASK_REG_RMSK                                                       0xf
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_MASK_REG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_MASK_REG_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_MASK_REG_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_MASK_REG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_MASK_REG_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_MASK_REG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_MASK_REG_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_MASK_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_MASK_REG_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_MASK_REG_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_MASK_REG_IO_HIGH_V_BMSK                                             0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_MASK_REG_IO_HIGH_V_SHFT                                             0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_MASK_REG_IO_LOW_V_BMSK                                              0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_MASK_REG_IO_LOW_V_SHFT                                              0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_MASK_REG_BUS_ON_BMSK                                                0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_MASK_REG_BUS_ON_SHFT                                                0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_MASK_REG_BUS_OFF_BMSK                                               0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_MASK_REG_BUS_OFF_SHFT                                               0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CLEAR_REG_ADDR                                               (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x000240e4)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CLEAR_REG_PHYS                                               (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x000240e4)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CLEAR_REG_OFFS                                               (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x000240e4)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CLEAR_REG_RMSK                                                      0xf
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CLEAR_REG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CLEAR_REG_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CLEAR_REG_IO_HIGH_V_BMSK                                            0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CLEAR_REG_IO_HIGH_V_SHFT                                            0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CLEAR_REG_IO_LOW_V_BMSK                                             0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CLEAR_REG_IO_LOW_V_SHFT                                             0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CLEAR_REG_BUS_ON_BMSK                                               0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CLEAR_REG_BUS_ON_SHFT                                               0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CLEAR_REG_BUS_OFF_BMSK                                              0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CLEAR_REG_BUS_OFF_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CTL_REG_ADDR                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x000240e8)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CTL_REG_PHYS                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x000240e8)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CTL_REG_OFFS                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x000240e8)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CTL_REG_RMSK                                                       0x3f
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CTL_REG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CTL_REG_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CTL_REG_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CTL_REG_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CTL_REG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CTL_REG_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CTL_REG_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CTL_REG_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CTL_REG_CARD_DETECT_PIN_LEVEL_BMSK                                 0x20
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CTL_REG_CARD_DETECT_PIN_LEVEL_SHFT                                  0x5
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CTL_REG_HC_WRITE_PROTECT_BMSK                                      0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CTL_REG_HC_WRITE_PROTECT_SHFT                                       0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CTL_REG_IO_SIG_SWITCH_FAIL_BMSK                                     0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CTL_REG_IO_SIG_SWITCH_FAIL_SHFT                                     0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CTL_REG_IO_SIG_SWITCH_SUCCESS_BMSK                                  0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CTL_REG_IO_SIG_SWITCH_SUCCESS_SHFT                                  0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CTL_REG_BUS_ON_OFF_FAIL_BMSK                                        0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CTL_REG_BUS_ON_OFF_FAIL_SHFT                                        0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CTL_REG_BUS_ON_OFF_SUCCESS_BMSK                                     0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_PWRCTL_CTL_REG_BUS_ON_OFF_SUCCESS_SHFT                                     0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR2_ADDR                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x000240ec)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR2_PHYS                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x000240ec)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR2_OFFS                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x000240ec)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR2_RMSK                                                               0x1e
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR2_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR2_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR2_DATA_END_BIT_ERROR_CLR_BMSK                                        0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR2_DATA_END_BIT_ERROR_CLR_SHFT                                         0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR2_CMD_END_BIT_ERROR_CLR_BMSK                                          0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR2_CMD_END_BIT_ERROR_CLR_SHFT                                          0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR2_FIFO_EMPTY_ERROR_CLR_BMSK                                           0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR2_FIFO_EMPTY_ERROR_CLR_SHFT                                           0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR2_FIFO_FULL_ERROR_CLR_BMSK                                            0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_CLEAR2_FIFO_FULL_ERROR_CLR_SHFT                                            0x1

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKINT2_n_ADDR(n)                                              (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x000240f0 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKINT2_n_PHYS(n)                                              (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x000240f0 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKINT2_n_OFFS(n)                                              (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x000240f0 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKINT2_n_RMSK                                                       0x1e
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKINT2_n_MAXn                                                          1
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKINT2_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKINT2_n_ADDR(n), HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKINT2_n_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKINT2_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKINT2_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKINT2_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKINT2_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKINT2_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKINT2_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKINT2_n_INI(n))
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKINT2_n_MASK4_BMSK                                                 0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKINT2_n_MASK4_SHFT                                                  0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKINT2_n_MASK3_BMSK                                                  0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKINT2_n_MASK3_SHFT                                                  0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKINT2_n_MASK2_BMSK                                                  0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKINT2_n_MASK2_SHFT                                                  0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKINT2_n_MASK1_BMSK                                                  0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_INT_MASKINT2_n_MASK1_SHFT                                                  0x1

#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CFG_ADDR                                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x000240fc)
#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CFG_PHYS                                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x000240fc)
#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CFG_OFFS                                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x000240fc)
#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CFG_RMSK                                                               0xff11
#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CFG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CFG_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CFG_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CFG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CFG_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CFG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CFG_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CFG_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CFG_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CFG_CHAR_MODE_BMSK                                                     0xf000
#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CFG_CHAR_MODE_SHFT                                                        0xc
#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CFG_CHAR_STATUS_BMSK                                                    0xf00
#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CFG_CHAR_STATUS_SHFT                                                      0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CFG_DIRECTION_BMSK                                                       0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CFG_DIRECTION_SHFT                                                        0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CFG_ENABLE_BMSK                                                           0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CFG_ENABLE_SHFT                                                           0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CMD_ADDR                                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024100)
#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CMD_PHYS                                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024100)
#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CMD_OFFS                                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024100)
#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CMD_RMSK                                                               0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CMD_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CMD_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CMD_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CMD_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CMD_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CMD_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CMD_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CMD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CMD_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CMD_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CMD_CMDIN_ACTUAL_BMSK                                                  0xff00
#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CMD_CMDIN_ACTUAL_SHFT                                                     0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CMD_CMDOUT_DATA_DIN_EXP_BMSK                                             0xff
#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_CMD_CMDOUT_DATA_DIN_EXP_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_DATA_n_ADDR(n)                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024104 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_DATA_n_PHYS(n)                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024104 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_DATA_n_OFFS(n)                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024104 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_DATA_n_RMSK                                                            0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_DATA_n_MAXn                                                                 7
#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_DATA_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_CHAR_DATA_n_ADDR(n), HWIO_PERIPH_SS_SDC4_SDCC_CHAR_DATA_n_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_DATA_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_CHAR_DATA_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_DATA_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_CHAR_DATA_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_DATA_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_CHAR_DATA_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC4_SDCC_CHAR_DATA_n_INI(n))
#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_DATA_n_DIN_ACTUAL_BMSK                                                 0xff00
#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_DATA_n_DIN_ACTUAL_SHFT                                                    0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_DATA_n_DOUT_DATA_DIN_EXP_BMSK                                            0xff
#define HWIO_PERIPH_SS_SDC4_SDCC_CHAR_DATA_n_DOUT_DATA_DIN_EXP_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_DEBUG_REG_ADDR                                                          (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024124)
#define HWIO_PERIPH_SS_SDC4_SDCC_DEBUG_REG_PHYS                                                          (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024124)
#define HWIO_PERIPH_SS_SDC4_SDCC_DEBUG_REG_OFFS                                                          (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024124)
#define HWIO_PERIPH_SS_SDC4_SDCC_DEBUG_REG_RMSK                                                          0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_DEBUG_REG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_DEBUG_REG_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_DEBUG_REG_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_DEBUG_REG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_DEBUG_REG_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_DEBUG_REG_TEST_BUS_BMSK                                                 0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_DEBUG_REG_TEST_BUS_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_IP_CATALOG_ADDR                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024128)
#define HWIO_PERIPH_SS_SDC4_SDCC_IP_CATALOG_PHYS                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024128)
#define HWIO_PERIPH_SS_SDC4_SDCC_IP_CATALOG_OFFS                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024128)
#define HWIO_PERIPH_SS_SDC4_SDCC_IP_CATALOG_RMSK                                                         0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_IP_CATALOG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_IP_CATALOG_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_IP_CATALOG_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_IP_CATALOG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_IP_CATALOG_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_IP_CATALOG_MAJOR_BMSK                                                   0xf0000000
#define HWIO_PERIPH_SS_SDC4_SDCC_IP_CATALOG_MAJOR_SHFT                                                         0x1c
#define HWIO_PERIPH_SS_SDC4_SDCC_IP_CATALOG_MINOR_BMSK                                                    0xfff0000
#define HWIO_PERIPH_SS_SDC4_SDCC_IP_CATALOG_MINOR_SHFT                                                         0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_IP_CATALOG_STEP_BMSK                                                        0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_IP_CATALOG_STEP_SHFT                                                           0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_ALTn_ADDR(n)                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024400 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_ALTn_PHYS(n)                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024400 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_ALTn_OFFS(n)                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024400 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_ALTn_RMSK                                                      0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_ALTn_MAXn                                                             255
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_ALTn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_ALTn_ADDR(n), HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_ALTn_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_ALTn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_ALTn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_ALTn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_ALTn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_ALTn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_ALTn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_ALTn_INI(n))
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_ALTn_DATA_BMSK                                                 0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_MCI_FIFO_ALTn_DATA_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONFIG_ADDR                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024800)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONFIG_PHYS                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024800)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONFIG_OFFS                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024800)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONFIG_RMSK                                                            0x7003f
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONFIG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_DML_CONFIG_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_DML_CONFIG_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONFIG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_DML_CONFIG_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONFIG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_DML_CONFIG_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_DML_CONFIG_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_DML_CONFIG_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONFIG_INFINITE_CONS_TRANS_BMSK                                        0x40000
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONFIG_INFINITE_CONS_TRANS_SHFT                                           0x12
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONFIG_DIRECT_MODE_BMSK                                                0x20000
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONFIG_DIRECT_MODE_SHFT                                                   0x11
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONFIG_BYPASS_BMSK                                                     0x10000
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONFIG_BYPASS_SHFT                                                        0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONFIG_PRODUCER_BLOCK_END_HPROT2_BMSK                                     0x20
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONFIG_PRODUCER_BLOCK_END_HPROT2_SHFT                                      0x5
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONFIG_PRODUCER_TRANS_END_EN_BMSK                                         0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONFIG_PRODUCER_TRANS_END_EN_SHFT                                          0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONFIG_CONSUMER_CRCI_SEL_BMSK                                              0xc
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONFIG_CONSUMER_CRCI_SEL_SHFT                                              0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONFIG_PRODUCER_CRCI_SEL_BMSK                                              0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONFIG_PRODUCER_CRCI_SEL_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_DML_STATUS_ADDR                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024804)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_STATUS_PHYS                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024804)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_STATUS_OFFS                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024804)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_STATUS_RMSK                                                            0x10001
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_STATUS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_DML_STATUS_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_DML_STATUS_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_STATUS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_DML_STATUS_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_STATUS_CONSUMER_IDLE_BMSK                                              0x10000
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_STATUS_CONSUMER_IDLE_SHFT                                                 0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_STATUS_CONSUMER_IDLE_CONSUMER_IS_BUSY_FVAL                                 0x0
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_STATUS_CONSUMER_IDLE_CONSUMER_IS_IDLE_FVAL                                 0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_STATUS_PRODUCER_IDLE_BMSK                                                  0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_STATUS_PRODUCER_IDLE_SHFT                                                  0x0
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_STATUS_PRODUCER_IDLE_PRODUCER_IS_BUSY_FVAL                                 0x0
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_STATUS_PRODUCER_IDLE_PRODUCER_IS_IDLE_FVAL                                 0x1

#define HWIO_PERIPH_SS_SDC4_SDCC_DML_SW_RESET_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024808)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_SW_RESET_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024808)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_SW_RESET_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024808)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_SW_RESET_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_SW_RESET_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_DML_SW_RESET_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_SW_RESET_DML_SW_RESET_WO_BMSK                                       0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_SW_RESET_DML_SW_RESET_WO_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_START_ADDR                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x0002480c)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_START_PHYS                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x0002480c)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_START_OFFS                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x0002480c)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_START_RMSK                                                 0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_START_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_START_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_START_DML_PRODUCER_START_WO_BMSK                           0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_START_DML_PRODUCER_START_WO_SHFT                                  0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONSUMER_START_ADDR                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024810)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONSUMER_START_PHYS                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024810)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONSUMER_START_OFFS                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024810)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONSUMER_START_RMSK                                                 0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONSUMER_START_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_DML_CONSUMER_START_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONSUMER_START_DML_CONSUMER_START_WO_BMSK                           0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONSUMER_START_DML_CONSUMER_START_WO_SHFT                                  0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_ADDR                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024814)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_PHYS                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024814)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_OFFS                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024814)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_RMSK                                         0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_PRODUCER_LOGICAL_SIZE_BMSK                   0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_PIPE_LOGICAL_SIZE_PRODUCER_LOGICAL_SIZE_SHFT                      0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_ADDR                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024818)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_PHYS                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024818)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_OFFS                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024818)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_RMSK                                         0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_CONSUMER_LOGICAL_SIZE_BMSK                   0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_CONSUMER_PIPE_LOGICAL_SIZE_CONSUMER_LOGICAL_SIZE_SHFT                      0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PIPE_ID_ADDR                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x0002481c)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PIPE_ID_PHYS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x0002481c)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PIPE_ID_OFFS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x0002481c)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PIPE_ID_RMSK                                                          0x1f001f
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PIPE_ID_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_DML_PIPE_ID_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_DML_PIPE_ID_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PIPE_ID_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_DML_PIPE_ID_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PIPE_ID_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_DML_PIPE_ID_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PIPE_ID_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_DML_PIPE_ID_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_DML_PIPE_ID_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PIPE_ID_CONSUMER_PIPE_ID_BMSK                                         0x1f0000
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PIPE_ID_CONSUMER_PIPE_ID_SHFT                                             0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PIPE_ID_PRODUCER_PIPE_ID_BMSK                                             0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PIPE_ID_PRODUCER_PIPE_ID_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_TRACKERS_ADDR                                              (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024820)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_TRACKERS_PHYS                                              (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024820)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_TRACKERS_OFFS                                              (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024820)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_TRACKERS_RMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_TRACKERS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_TRACKERS_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_TRACKERS_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_TRACKERS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_TRACKERS_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_TRACKERS_PROD_TRANS_CNT_BMSK                               0xffff0000
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_TRACKERS_PROD_TRANS_CNT_SHFT                                     0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_TRACKERS_PROD_BLOCK_CNT_BMSK                                   0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_TRACKERS_PROD_BLOCK_CNT_SHFT                                      0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_ADDR                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024824)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_PHYS                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024824)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_OFFS                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024824)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_RMSK                                            0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_PRODUCER_BLK_SIZE_BMSK                          0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_BAM_BLOCK_SIZE_PRODUCER_BLK_SIZE_SHFT                             0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_ADDR                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024828)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_PHYS                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024828)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_OFFS                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024828)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_RMSK                                        0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_PRODUCER_TRANS_SIZE_BMSK                    0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_PRODUCER_BAM_TRANS_SIZE_PRODUCER_TRANS_SIZE_SHFT                           0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_DML_DIRECT_MODE_BASE_ADDR_ADDR                                          (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x0002482c)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_DIRECT_MODE_BASE_ADDR_PHYS                                          (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x0002482c)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_DIRECT_MODE_BASE_ADDR_OFFS                                          (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x0002482c)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_DIRECT_MODE_BASE_ADDR_RMSK                                          0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_DIRECT_MODE_BASE_ADDR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_DML_DIRECT_MODE_BASE_ADDR_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_DML_DIRECT_MODE_BASE_ADDR_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_DIRECT_MODE_BASE_ADDR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_DML_DIRECT_MODE_BASE_ADDR_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_DIRECT_MODE_BASE_ADDR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_DML_DIRECT_MODE_BASE_ADDR_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_DIRECT_MODE_BASE_ADDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_DML_DIRECT_MODE_BASE_ADDR_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_DML_DIRECT_MODE_BASE_ADDR_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_DIRECT_MODE_BASE_ADDR_CONSUMER_BASE_ADDR_BMSK                       0xffff0000
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_DIRECT_MODE_BASE_ADDR_CONSUMER_BASE_ADDR_SHFT                             0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_DIRECT_MODE_BASE_ADDR_PRODUCER_BASE_ADDR_BMSK                           0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_DIRECT_MODE_BASE_ADDR_PRODUCER_BASE_ADDR_SHFT                              0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_DML_DEBUG_ADDR                                                          (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024830)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_DEBUG_PHYS                                                          (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024830)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_DEBUG_OFFS                                                          (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024830)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_DEBUG_RMSK                                                                 0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_DEBUG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_DML_DEBUG_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_DML_DEBUG_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_DEBUG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_DML_DEBUG_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_DEBUG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_DML_DEBUG_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_DEBUG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_DML_DEBUG_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_DML_DEBUG_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_DEBUG_STATUS_2_SEL_BMSK                                                    0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_DEBUG_STATUS_2_SEL_SHFT                                                    0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_DEBUG_TESTBUS_EN_BMSK                                                      0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_DEBUG_TESTBUS_EN_SHFT                                                      0x0
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_DEBUG_TESTBUS_EN_DISABLE_TEST_BUS_FVAL                                     0x0
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_DEBUG_TESTBUS_EN_ENABLE_TEST_BUS_FVAL                                      0x1

#define HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_1_ADDR                                              (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024834)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_1_PHYS                                              (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024834)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_1_OFFS                                              (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024834)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_1_RMSK                                                0xffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_1_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_1_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_1_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_1_ACK_ON_SUCCESS_TOGGLE_BMSK                          0x800000
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_1_ACK_ON_SUCCESS_TOGGLE_SHFT                              0x17
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_1_ACK_BYTES_AVAIL_TOGGLE_BMSK                         0x400000
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_1_ACK_BYTES_AVAIL_TOGGLE_SHFT                             0x16
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_1_PIPE_BYTES_AVAIL_TOGGLE_BMSK                        0x200000
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_1_PIPE_BYTES_AVAIL_TOGGLE_SHFT                            0x15
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_1_TRANSACTION_END_REC_BMSK                            0x100000
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_1_TRANSACTION_END_REC_SHFT                                0x14
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_1_PIPE_BYTES_FREE_TOGGLE_BMSK                          0x80000
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_1_PIPE_BYTES_FREE_TOGGLE_SHFT                             0x13
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_1_PIPE_BYTES_FREE_BMSK                                 0x7fff8
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_1_PIPE_BYTES_FREE_SHFT                                     0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_1_MESSAGING_ONLY_BMSK                                      0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_1_MESSAGING_ONLY_SHFT                                      0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_1_TRANSACTION_END_BMSK                                     0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_1_TRANSACTION_END_SHFT                                     0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_1_BLOCK_END_BMSK                                           0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_1_BLOCK_END_SHFT                                           0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_2_ADDR                                              (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024838)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_2_PHYS                                              (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024838)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_2_OFFS                                              (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024838)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_2_RMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_2_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_2_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_2_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_2_ACK_ON_SUCCESS_TOGGLE_SIZE_BMSK                   0xffff0000
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_2_ACK_ON_SUCCESS_TOGGLE_SIZE_SHFT                         0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_2_PIPE_BYTES_AVAIL_BMSK                                 0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_BAM_SIDE_STATUS_2_PIPE_BYTES_AVAIL_SHFT                                    0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_1_ADDR                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x0002483c)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_1_PHYS                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x0002483c)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_1_OFFS                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x0002483c)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_1_RMSK                                                    0x1ffff
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_1_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_1_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_1_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_1_PERIPHERAL_ADDR_WIDTH_BMSK                              0x1f800
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_1_PERIPHERAL_ADDR_WIDTH_SHFT                                  0xb
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_1_MAX_PIPES_BMSK                                            0x7c0
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_1_MAX_PIPES_SHFT                                              0x6
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_1_CONSUMER_CRCI_BLK_BMSK                                     0x38
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_1_CONSUMER_CRCI_BLK_SHFT                                      0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_1_CONSUMER_CRCI_BLK_ENUM_16_BYTES_FVAL                        0x0
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_1_CONSUMER_CRCI_BLK_ENUM_32_BYTES_FVAL                        0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_1_CONSUMER_CRCI_BLK_ENUM_64_BYTES_FVAL                        0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_1_CONSUMER_CRCI_BLK_ENUM_128_BYTES_FVAL                       0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_1_CONSUMER_CRCI_BLK_ENUM_192_BYTES_FVAL                       0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_1_PRODUCER_CRCI_BLK_BMSK                                      0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_1_PRODUCER_CRCI_BLK_SHFT                                      0x0
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_1_PRODUCER_CRCI_BLK_ENUM_16_BYTES_FVAL                        0x0
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_1_PRODUCER_CRCI_BLK_ENUM_32_BYTES_FVAL                        0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_1_PRODUCER_CRCI_BLK_ENUM_64_BYTES_FVAL                        0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_1_PRODUCER_CRCI_BLK_ENUM_128_BYTES_FVAL                       0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_1_PRODUCER_CRCI_BLK_ENUM_192_BYTES_FVAL                       0x4

#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_2_ADDR                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024840)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_2_PHYS                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024840)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_2_OFFS                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024840)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_2_RMSK                                                 0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_2_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_2_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_2_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_2_PROD_RD_DMR_ADDR_BMSK                                0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_2_PROD_RD_DMR_ADDR_SHFT                                       0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_3_ADDR                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024844)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_3_PHYS                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024844)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_3_OFFS                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024844)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_3_RMSK                                                 0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_3_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_3_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_3_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_3_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_3_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_3_CONS_WR_DMR_ADDR_BMSK                                0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_RTL_GENERICS_3_CONS_WR_DMR_ADDR_SHFT                                       0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_DML_INTERRUPT_ENABLE_ADDR                                               (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024848)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_INTERRUPT_ENABLE_PHYS                                               (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024848)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_INTERRUPT_ENABLE_OFFS                                               (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024848)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_INTERRUPT_ENABLE_RMSK                                                      0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_INTERRUPT_ENABLE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_DML_INTERRUPT_ENABLE_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_DML_INTERRUPT_ENABLE_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_INTERRUPT_ENABLE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_DML_INTERRUPT_ENABLE_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_INTERRUPT_ENABLE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_DML_INTERRUPT_ENABLE_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_INTERRUPT_ENABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_DML_INTERRUPT_ENABLE_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_DML_INTERRUPT_ENABLE_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_INTERRUPT_ENABLE_PROD_IDLE_START_INTR_EN_BMSK                              0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_INTERRUPT_ENABLE_PROD_IDLE_START_INTR_EN_SHFT                              0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_DML_INTERRUPT_CLEAR_ADDR                                                (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x0002484c)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_INTERRUPT_CLEAR_PHYS                                                (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x0002484c)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_INTERRUPT_CLEAR_OFFS                                                (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x0002484c)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_INTERRUPT_CLEAR_RMSK                                                       0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_INTERRUPT_CLEAR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_DML_INTERRUPT_CLEAR_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_INTERRUPT_CLEAR_PROD_IDLE_START_INTR_CLR_BMSK                              0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_DML_INTERRUPT_CLEAR_PROD_IDLE_START_INTR_CLR_SHFT                              0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_0_2_ADDR                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024900)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_0_2_PHYS                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024900)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_0_2_OFFS                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024900)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_0_2_RMSK                                                         0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_0_2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_0_2_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_0_2_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_0_2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_0_2_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_0_2_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_0_2_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_0_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_0_2_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_0_2_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_0_2_ARG_2_BMSK                                                   0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_0_2_ARG_2_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_4_6_ADDR                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024904)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_4_6_PHYS                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024904)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_4_6_OFFS                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024904)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_4_6_RMSK                                                         0xffff7fff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_4_6_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_4_6_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_4_6_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_4_6_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_4_6_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_4_6_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_4_6_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_4_6_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_4_6_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_4_6_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_4_6_BLK_CNT_FOR_CUR_TRANS_BMSK                                   0xffff0000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_4_6_BLK_CNT_FOR_CUR_TRANS_SHFT                                         0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_4_6_BLK_SIZE_HST_SDMA_BUF_BMSK                                       0x7000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_4_6_BLK_SIZE_HST_SDMA_BUF_SHFT                                          0xc
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_4_6_BLK_SIZE_TRANS_BMSK                                               0xfff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_4_6_BLK_SIZE_TRANS_SHFT                                                 0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_8_A_ADDR                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024908)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_8_A_PHYS                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024908)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_8_A_OFFS                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024908)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_8_A_RMSK                                                         0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_8_A_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_8_A_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_8_A_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_8_A_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_8_A_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_8_A_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_8_A_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_8_A_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_8_A_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_8_A_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_8_A_CMD_ARG_1_BMSK                                               0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_8_A_CMD_ARG_1_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_C_E_ADDR                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x0002490c)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_C_E_PHYS                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x0002490c)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_C_E_OFFS                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x0002490c)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_C_E_RMSK                                                         0x3ffb003f
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_C_E_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_C_E_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_C_E_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_C_E_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_C_E_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_C_E_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_C_E_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_C_E_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_C_E_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_C_E_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_C_E_CMD_INDX_BMSK                                                0x3f000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_C_E_CMD_INDX_SHFT                                                      0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_C_E_CMD_TYPE_BMSK                                                  0xc00000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_C_E_CMD_TYPE_SHFT                                                      0x16
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_C_E_CMD_DATA_PRESENT_SEL_BMSK                                      0x200000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_C_E_CMD_DATA_PRESENT_SEL_SHFT                                          0x15
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_C_E_CMD_INDX_CHECK_EN_BMSK                                         0x100000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_C_E_CMD_INDX_CHECK_EN_SHFT                                             0x14
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_C_E_CMD_CRC_CHECK_EN_BMSK                                           0x80000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_C_E_CMD_CRC_CHECK_EN_SHFT                                              0x13
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_C_E_CMD_RESP_TYPE_SEL_BMSK                                          0x30000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_C_E_CMD_RESP_TYPE_SEL_SHFT                                             0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_C_E_TRANS_MODE_MULTI_SINGLE_BLK_SEL_BMSK                               0x20
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_C_E_TRANS_MODE_MULTI_SINGLE_BLK_SEL_SHFT                                0x5
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_C_E_TRANS_MODE_DATA_DIRECTION_SEL_BMSK                                 0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_C_E_TRANS_MODE_DATA_DIRECTION_SEL_SHFT                                  0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_C_E_TRANS_MODE_AUTO_CMD_EN_BMSK                                         0xc
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_C_E_TRANS_MODE_AUTO_CMD_EN_SHFT                                         0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_C_E_TRANS_MODE_BLK_CNT_EN_BMSK                                          0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_C_E_TRANS_MODE_BLK_CNT_EN_SHFT                                          0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_C_E_TRANS_MODE_DMA_EN_BMSK                                              0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_C_E_TRANS_MODE_DMA_EN_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_10_12_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024910)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_10_12_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024910)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_10_12_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024910)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_10_12_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_10_12_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_10_12_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_10_12_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_10_12_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_10_12_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_10_12_CMD_RESP_BMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_10_12_CMD_RESP_SHFT                                                     0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_14_16_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024914)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_14_16_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024914)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_14_16_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024914)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_14_16_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_14_16_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_14_16_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_14_16_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_14_16_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_14_16_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_14_16_CMD_RESP_BMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_14_16_CMD_RESP_SHFT                                                     0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_18_1A_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024918)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_18_1A_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024918)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_18_1A_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024918)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_18_1A_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_18_1A_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_18_1A_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_18_1A_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_18_1A_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_18_1A_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_18_1A_CMD_RESP_BMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_18_1A_CMD_RESP_SHFT                                                     0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_1C_1E_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x0002491c)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_1C_1E_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x0002491c)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_1C_1E_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x0002491c)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_1C_1E_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_1C_1E_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_1C_1E_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_1C_1E_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_1C_1E_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_1C_1E_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_1C_1E_CMD_RESP_BMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_1C_1E_CMD_RESP_SHFT                                                     0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_20_22_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024920)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_20_22_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024920)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_20_22_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024920)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_20_22_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_20_22_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_20_22_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_20_22_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_20_22_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_20_22_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_20_22_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_20_22_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_20_22_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_20_22_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_20_22_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_20_22_BUF_DATA_PORT_3_BMSK                                       0xff000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_20_22_BUF_DATA_PORT_3_SHFT                                             0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_20_22_BUF_DATA_PORT_2_BMSK                                         0xff0000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_20_22_BUF_DATA_PORT_2_SHFT                                             0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_20_22_BUF_DATA_PORT_1_BMSK                                           0xff00
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_20_22_BUF_DATA_PORT_1_SHFT                                              0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_20_22_BUF_DATA_PORT_0_BMSK                                             0xff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_20_22_BUF_DATA_PORT_0_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024924)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024924)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024924)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_RMSK                                                        0x3ff0f0f
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_SIGANLING_18_SWITCHING_STS_BMSK                             0x2000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_SIGANLING_18_SWITCHING_STS_SHFT                                  0x19
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_PRESENT_STATE_CMD_LINE_SIGNAL_LEVEL_BMSK                    0x1000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_PRESENT_STATE_CMD_LINE_SIGNAL_LEVEL_SHFT                         0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_PRESENT_STATE_DAT_3_0_LINE_SIGNAL_LEVEL_BMSK                 0xf00000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_PRESENT_STATE_DAT_3_0_LINE_SIGNAL_LEVEL_SHFT                     0x14
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_PRESENT_STATE_WR_PROTECT_SWITCH_PIN_LEVEL_BMSK                0x80000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_PRESENT_STATE_WR_PROTECT_SWITCH_PIN_LEVEL_SHFT                   0x13
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_PRESENT_STATE_CARD_DETECT_PIN_LEVEL_BMSK                      0x40000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_PRESENT_STATE_CARD_DETECT_PIN_LEVEL_SHFT                         0x12
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_PRESENT_STATE_CARD_STATE_STABLE_BMSK                          0x20000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_PRESENT_STATE_CARD_STATE_STABLE_SHFT                             0x11
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_PRESENT_STATE_CARD_INSERTED_BMSK                              0x10000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_PRESENT_STATE_CARD_INSERTED_SHFT                                 0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_PRESENT_STATE_BUF_RD_EN_BMSK                                    0x800
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_PRESENT_STATE_BUF_RD_EN_SHFT                                      0xb
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_PRESENT_STATE_BUF_WR_EN_BMSK                                    0x400
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_PRESENT_STATE_BUF_WR_EN_SHFT                                      0xa
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_PRESENT_STATE_RD_TRANS_ACT_BMSK                                 0x200
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_PRESENT_STATE_RD_TRANS_ACT_SHFT                                   0x9
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_PRESENT_STATE_WR_TRANS_ACT_BMSK                                 0x100
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_PRESENT_STATE_WR_TRANS_ACT_SHFT                                   0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_PRESENT_STATE_RETUNING_REQ_BMSK                                   0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_PRESENT_STATE_RETUNING_REQ_SHFT                                   0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_PRESENT_STATE_DAT_LINE_ACT_BMSK                                   0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_PRESENT_STATE_DAT_LINE_ACT_SHFT                                   0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_PRESENT_STATE_CMD_INHIBIT_DAT_BMSK                                0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_PRESENT_STATE_CMD_INHIBIT_DAT_SHFT                                0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_PRESENT_STATE_CMD_INHIBIT_CMD_BMSK                                0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_24_26_PRESENT_STATE_CMD_INHIBIT_CMD_SHFT                                0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024928)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024928)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024928)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_RMSK                                                        0x70f0fff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_REMOVAL_BMSK                       0x4000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_REMOVAL_SHFT                            0x1a
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_INSERTION_BMSK                     0x2000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_INSERTION_SHFT                          0x19
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_INT_BMSK                           0x1000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_WKUP_EVENT_EN_ON_SD_CARD_INT_SHFT                                0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_BLK_GAP_CTL_INT_BMSK                                          0x80000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_BLK_GAP_CTL_INT_SHFT                                             0x13
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_BLK_GAP_CTL_RD_WAIT_BMSK                                      0x40000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_BLK_GAP_CTL_RD_WAIT_SHFT                                         0x12
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_BLK_GAP_CTL_CONTINUE_REQ_BMSK                                 0x20000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_BLK_GAP_CTL_CONTINUE_REQ_SHFT                                    0x11
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_BLK_GAP_CTL_STOP_GAP_REQ_BMSK                                 0x10000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_BLK_GAP_CTL_STOP_GAP_REQ_SHFT                                    0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_PWR_CTL_SD_BUS_VOLTAGE_SEL_BMSK                                 0xe00
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_PWR_CTL_SD_BUS_VOLTAGE_SEL_SHFT                                   0x9
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_PWR_CTL_SD_BUS_PWR_BMSK                                         0x100
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_PWR_CTL_SD_BUS_PWR_SHFT                                           0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_HST_CTL1_CARD_DETECT_SIGNAL_SEL_BMSK                             0x80
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_HST_CTL1_CARD_DETECT_SIGNAL_SEL_SHFT                              0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_HST_CTL1_CARD_DETECT_TEST_LEVEL_BMSK                             0x40
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_HST_CTL1_CARD_DETECT_TEST_LEVEL_SHFT                              0x6
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_HST_CTL1_EXTENDED_DATA_TRANS_WIDTH_BMSK                          0x20
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_HST_CTL1_EXTENDED_DATA_TRANS_WIDTH_SHFT                           0x5
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_HST_CTL1_DMA_SEL_BMSK                                            0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_HST_CTL1_DMA_SEL_SHFT                                             0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_HST_CTL1_HS_EN_BMSK                                               0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_HST_CTL1_HS_EN_SHFT                                               0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_HST_CTL1_DATA_TRANS_WIDTH_BMSK                                    0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_HST_CTL1_DATA_TRANS_WIDTH_SHFT                                    0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_HST_CTL1_LED_CTL_BMSK                                             0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_28_2A_HST_CTL1_LED_CTL_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_2C_2E_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x0002492c)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_2C_2E_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x0002492c)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_2C_2E_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x0002492c)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_2C_2E_RMSK                                                        0x70fffe7
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_2C_2E_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_2C_2E_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_2C_2E_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_2C_2E_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_2C_2E_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_2C_2E_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_2C_2E_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_2C_2E_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_2C_2E_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_2C_2E_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_2C_2E_SW_RST_DAT_LINE_BMSK                                        0x4000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_2C_2E_SW_RST_DAT_LINE_SHFT                                             0x1a
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_2C_2E_SW_RST_CMD_LINE_BMSK                                        0x2000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_2C_2E_SW_RST_CMD_LINE_SHFT                                             0x19
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_2C_2E_SW_RST_FOR_ALL_BMSK                                         0x1000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_2C_2E_SW_RST_FOR_ALL_SHFT                                              0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_2C_2E_DATA_TIMEOUT_COUNTER_BMSK                                     0xf0000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_2C_2E_DATA_TIMEOUT_COUNTER_SHFT                                        0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_2C_2E_CLK_CTL_SDCLK_FREQ_SEL_BMSK                                    0xff00
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_2C_2E_CLK_CTL_SDCLK_FREQ_SEL_SHFT                                       0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_2C_2E_CLK_CTL_SDCLK_FREQ_SEL_MSB_BMSK                                  0xc0
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_2C_2E_CLK_CTL_SDCLK_FREQ_SEL_MSB_SHFT                                   0x6
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_2C_2E_CLK_CTL_GEN_SEL_BMSK                                             0x20
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_2C_2E_CLK_CTL_GEN_SEL_SHFT                                              0x5
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_2C_2E_CLK_CTL_SDCLK_EN_BMSK                                             0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_2C_2E_CLK_CTL_SDCLK_EN_SHFT                                             0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_2C_2E_CLK_CTL_INTERNAL_CLK_STABLE_BMSK                                  0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_2C_2E_CLK_CTL_INTERNAL_CLK_STABLE_SHFT                                  0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_2C_2E_CLK_CTL_INTERNAL_CLK_EN_BMSK                                      0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_2C_2E_CLK_CTL_INTERNAL_CLK_EN_SHFT                                      0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024930)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024930)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024930)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_RMSK                                                       0xf7ff9fff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_ERR_INT_STS_VENDOR_SPECIFIC_BMSK                           0xf0000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_ERR_INT_STS_VENDOR_SPECIFIC_SHFT                                 0x1c
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_ERR_INT_STS_TUNING_ERR_BMSK                                 0x4000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_ERR_INT_STS_TUNING_ERR_SHFT                                      0x1a
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_ERR_INT_STS_ADMA_ERR_BMSK                                   0x2000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_ERR_INT_STS_ADMA_ERR_SHFT                                        0x19
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_ERR_INT_STS_AUTO_CMD_ERR_BMSK                               0x1000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_ERR_INT_STS_AUTO_CMD_ERR_SHFT                                    0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_ERR_INT_STS_CURRENT_LIMIT_ERR_BMSK                           0x800000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_ERR_INT_STS_CURRENT_LIMIT_ERR_SHFT                               0x17
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_ERR_INT_STS_DATA_END_BIT_ERR_BMSK                            0x400000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_ERR_INT_STS_DATA_END_BIT_ERR_SHFT                                0x16
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_ERR_INT_STS_DATA_CRC_ERR_BMSK                                0x200000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_ERR_INT_STS_DATA_CRC_ERR_SHFT                                    0x15
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_ERR_INT_STS_DATA_TIMEOUT_ERR_BMSK                            0x100000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_ERR_INT_STS_DATA_TIMEOUT_ERR_SHFT                                0x14
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_ERR_INT_STS_CMD_INDX_ERR_BMSK                                 0x80000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_ERR_INT_STS_CMD_INDX_ERR_SHFT                                    0x13
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_ERR_INT_STS_CMD_END_BIT_ERR_BMSK                              0x40000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_ERR_INT_STS_CMD_END_BIT_ERR_SHFT                                 0x12
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_ERR_INT_STS_CMD_CRC_ERR_BMSK                                  0x20000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_ERR_INT_STS_CMD_CRC_ERR_SHFT                                     0x11
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_ERR_INT_STS_CMD_TIMEOUT_ERR_BMSK                              0x10000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_ERR_INT_STS_CMD_TIMEOUT_ERR_SHFT                                 0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_NORMAL_INT_STS_ERR_INT_BMSK                                    0x8000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_NORMAL_INT_STS_ERR_INT_SHFT                                       0xf
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_NORMAL_INT_STS_RETUNING_EVENT_BMSK                             0x1000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_NORMAL_INT_STS_RETUNING_EVENT_SHFT                                0xc
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_NORMAL_INT_STS_INT_C_BMSK                                       0x800
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_NORMAL_INT_STS_INT_C_SHFT                                         0xb
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_NORMAL_INT_STS_INT_B_BMSK                                       0x400
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_NORMAL_INT_STS_INT_B_SHFT                                         0xa
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_NORMAL_INT_STS_INT_A_BMSK                                       0x200
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_NORMAL_INT_STS_INT_A_SHFT                                         0x9
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_NORMAL_INT_STS_CARD_INT_BMSK                                    0x100
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_NORMAL_INT_STS_CARD_INT_SHFT                                      0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_NORMAL_INT_STS_CARD_REMOVAL_BMSK                                 0x80
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_NORMAL_INT_STS_CARD_REMOVAL_SHFT                                  0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_NORMAL_INT_STS_CARD_INSERTION_BMSK                               0x40
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_NORMAL_INT_STS_CARD_INSERTION_SHFT                                0x6
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_NORMAL_INT_STS_BUF_RD_READY_BMSK                                 0x20
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_NORMAL_INT_STS_BUF_RD_READY_SHFT                                  0x5
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_NORMAL_INT_STS_BUF_WR_READY_BMSK                                 0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_NORMAL_INT_STS_BUF_WR_READY_SHFT                                  0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_NORMAL_INT_STS_DMA_INT_BMSK                                       0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_NORMAL_INT_STS_DMA_INT_SHFT                                       0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_NORMAL_INT_STS_BLK_GAP_EVENT_BMSK                                 0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_NORMAL_INT_STS_BLK_GAP_EVENT_SHFT                                 0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_NORMAL_INT_STS_TRANS_COMPLETE_BMSK                                0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_NORMAL_INT_STS_TRANS_COMPLETE_SHFT                                0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_NORMAL_INT_STS_CMD_COMPLETE_BMSK                                  0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_30_32_NORMAL_INT_STS_CMD_COMPLETE_SHFT                                  0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024934)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024934)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024934)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_RMSK                                                       0xf7ff1fff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_ERR_INT_STS_EN_VENDOR_SPECIFIC_ERR_BMSK                    0xf0000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_ERR_INT_STS_EN_VENDOR_SPECIFIC_ERR_SHFT                          0x1c
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_ERR_INT_STS_EN_TUNING_ERR_BMSK                              0x4000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_ERR_INT_STS_EN_TUNING_ERR_SHFT                                   0x1a
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_ERR_INT_STS_EN_ADMA_ERR_BMSK                                0x2000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_ERR_INT_STS_EN_ADMA_ERR_SHFT                                     0x19
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_ERR_INT_STS_EN_AUTO_CMD_ERR_BMSK                            0x1000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_ERR_INT_STS_EN_AUTO_CMD_ERR_SHFT                                 0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CURRENT_LIMIT_ERR_BMSK                        0x800000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CURRENT_LIMIT_ERR_SHFT                            0x17
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_ERR_INT_STS_EN_DATA_END_BIT_ERR_BMSK                         0x400000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_ERR_INT_STS_EN_DATA_END_BIT_ERR_SHFT                             0x16
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_ERR_INT_STS_EN_DATA_CRC_ERR_BMSK                             0x200000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_ERR_INT_STS_EN_DATA_CRC_ERR_SHFT                                 0x15
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_ERR_INT_STS_EN_DATA_TIMEOUT_BMSK                             0x100000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_ERR_INT_STS_EN_DATA_TIMEOUT_SHFT                                 0x14
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CMD_INDX_ERR_BMSK                              0x80000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CMD_INDX_ERR_SHFT                                 0x13
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CMD_END_BIT_ERR_BMSK                           0x40000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CMD_END_BIT_ERR_SHFT                              0x12
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CMD_CRC_ERR_BMSK                               0x20000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CMD_CRC_ERR_SHFT                                  0x11
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CMD_TIMEOUT_BMSK                               0x10000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_ERR_INT_STS_EN_CMD_TIMEOUT_SHFT                                  0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_RETUNING_EVENT_BMSK                          0x1000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_RETUNING_EVENT_SHFT                             0xc
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_INT_C_BMSK                                    0x800
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_INT_C_SHFT                                      0xb
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_INT_B_BMSK                                    0x400
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_INT_B_SHFT                                      0xa
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_INT_A_BMSK                                    0x200
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_INT_A_SHFT                                      0x9
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_INT_BMSK                                 0x100
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_INT_SHFT                                   0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_REMOVAL_BMSK                              0x80
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_REMOVAL_SHFT                               0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_INSERTION_BMSK                            0x40
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_CARD_INSERTION_SHFT                             0x6
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_BUF_RD_READY_BMSK                              0x20
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_BUF_RD_READY_SHFT                               0x5
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_BUF_WR_READY_BMSK                              0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_BUF_WR_READY_SHFT                               0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_DMA_INT_BMSK                                    0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_DMA_INT_SHFT                                    0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_BLK_GAP_EVENT_BMSK                              0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_BLK_GAP_EVENT_SHFT                              0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_TRANS_COMPLETE_BMSK                             0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_TRANS_COMPLETE_SHFT                             0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_CMD_COMPLETE_BMSK                               0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_34_36_NORMAL_INT_STS_EN_CMD_COMPLETE_SHFT                               0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024938)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024938)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024938)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_RMSK                                                       0xf7ff9fff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_VENDOR_SPECIFIC_ERR_BMSK                 0xf0000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_VENDOR_SPECIFIC_ERR_SHFT                       0x1c
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_TUNING_ERR_BMSK                           0x4000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_TUNING_ERR_SHFT                                0x1a
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_ADMA_ERR_BMSK                             0x2000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_ADMA_ERR_SHFT                                  0x19
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_AUTO_CMD_ERR_BMSK                         0x1000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_AUTO_CMD_ERR_SHFT                              0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CURRENT_LIMIT_ERR_BMSK                     0x800000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CURRENT_LIMIT_ERR_SHFT                         0x17
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_END_BIT_ERR_BMSK                      0x400000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_END_BIT_ERR_SHFT                          0x16
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_CRC_ERR_BMSK                          0x200000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_CRC_ERR_SHFT                              0x15
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_TIMEOUT_BMSK                          0x100000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_DATA_TIMEOUT_SHFT                              0x14
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_INDX_ERR_BMSK                           0x80000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_INDX_ERR_SHFT                              0x13
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_END_BIT_ERR_BMSK                        0x40000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_END_BIT_ERR_SHFT                           0x12
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_CRC_ERR_BMSK                            0x20000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_CRC_ERR_SHFT                               0x11
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_TIMEOUT_BMSK                            0x10000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_ERR_INT_SIGNAL_EN_CMD_TIMEOUT_SHFT                               0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_ERR_INT_BMSK                              0x8000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_ERR_INT_SHFT                                 0xf
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_RETUNING_EVENT_BMSK                       0x1000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_RETUNING_EVENT_SHFT                          0xc
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_C_BMSK                                 0x800
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_C_SHFT                                   0xb
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_B_BMSK                                 0x400
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_B_SHFT                                   0xa
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_A_BMSK                                 0x200
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_INT_A_SHFT                                   0x9
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_INT_BMSK                              0x100
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_INT_SHFT                                0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_REMOVAL_BMSK                           0x80
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_REMOVAL_SHFT                            0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_INSERTION_BMSK                         0x40
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CARD_INSERTION_SHFT                          0x6
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BUF_RD_READY_BMSK                           0x20
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BUF_RD_READY_SHFT                            0x5
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BUF_WR_READY_BMSK                           0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BUF_WR_READY_SHFT                            0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_DMA_INT_BMSK                                 0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_DMA_INT_SHFT                                 0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BLK_GAP_EVENT_BMSK                           0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_BLK_GAP_EVENT_SHFT                           0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_TRANS_COMPLETE_BMSK                          0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_TRANS_COMPLETE_SHFT                          0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CMD_COMPLETE_BMSK                            0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_38_3A_NORMAL_INT_SIGNAL_EN_CMD_COMPLETE_SHFT                            0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x0002493c)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x0002493c)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x0002493c)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_RMSK                                                       0xc0ff009f
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_HST_CTL2_PRESET_VALUE_EN_BMSK                              0x80000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_HST_CTL2_PRESET_VALUE_EN_SHFT                                    0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_HST_CTL2_ASYNC_INT_EN_BMSK                                 0x40000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_HST_CTL2_ASYNC_INT_EN_SHFT                                       0x1e
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_HST_CTL2_SAMPL_CLK_SEL_BMSK                                  0x800000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_HST_CTL2_SAMPL_CLK_SEL_SHFT                                      0x17
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_HST_CTL2_EXEC_TUNING_BMSK                                    0x400000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_HST_CTL2_EXEC_TUNING_SHFT                                        0x16
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_HST_CTL2_DRIVER_STRENGTH_SEL_BMSK                            0x300000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_HST_CTL2_DRIVER_STRENGTH_SEL_SHFT                                0x14
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_HST_CTL2_SIGNALING_1_8_EN_BMSK                                0x80000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_HST_CTL2_SIGNALING_1_8_EN_SHFT                                   0x13
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_HST_CTL2_UHS_MODE_SEL_BMSK                                    0x70000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_HST_CTL2_UHS_MODE_SEL_SHFT                                       0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_AUTO_CMD_NOT_ISSUED_BY_AUTO_CMD12_BMSK                           0x80
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_AUTO_CMD_NOT_ISSUED_BY_AUTO_CMD12_SHFT                            0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_AUTO_CMD_INDX_ERR_BMSK                                           0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_AUTO_CMD_INDX_ERR_SHFT                                            0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_AUTO_CMD_END_BIT_ERR_BMSK                                         0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_AUTO_CMD_END_BIT_ERR_SHFT                                         0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_AUTO_CMD_CRC_ERR_BMSK                                             0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_AUTO_CMD_CRC_ERR_SHFT                                             0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_AUTO_CMD_TIMEOUT_BMSK                                             0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_AUTO_CMD_TIMEOUT_SHFT                                             0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_AUTO_CMD12_NOT_EXEC_BMSK                                          0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_3C_3E_AUTO_CMD12_NOT_EXEC_SHFT                                          0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024940)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024940)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024940)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_RMSK                                                       0xf7efffbf
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_CAPABILITIES_SLOT_TYPE_BMSK                                0xc0000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_CAPABILITIES_SLOT_TYPE_SHFT                                      0x1e
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_CAPABILITIES_ASYNC_INT_SUPPORT_BMSK                        0x20000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_CAPABILITIES_ASYNC_INT_SUPPORT_SHFT                              0x1d
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_CAPABILITIES_SYS_BUS_SUPPORT_64_BIT_BMSK                   0x10000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_CAPABILITIES_SYS_BUS_SUPPORT_64_BIT_SHFT                         0x1c
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_1_8V_BMSK                      0x4000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_1_8V_SHFT                           0x1a
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_3_0V_BMSK                      0x2000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_3_0V_SHFT                           0x19
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_3_3V_BMSK                      0x1000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_CAPABILITIES_VOLTAGE_SUPPORT_3_3V_SHFT                           0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_CAPABILITIES_SUSPEND_RESUME_SUPPORT_BMSK                     0x800000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_CAPABILITIES_SUSPEND_RESUME_SUPPORT_SHFT                         0x17
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_CAPABILITIES_SDMA_SUPPORT_BMSK                               0x400000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_CAPABILITIES_SDMA_SUPPORT_SHFT                                   0x16
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_CAPABILITIES_HS_SUPPORT_BMSK                                 0x200000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_CAPABILITIES_HS_SUPPORT_SHFT                                     0x15
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_CAPABILITIES_ADMA2_SUPPORT_BMSK                               0x80000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_CAPABILITIES_ADMA2_SUPPORT_SHFT                                  0x13
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_CAPABILITIES_SUPPORT_8_BIT_BMSK                               0x40000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_CAPABILITIES_SUPPORT_8_BIT_SHFT                                  0x12
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_CAPABILITIES_MAX_BLK_LENGTH_BMSK                              0x30000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_CAPABILITIES_MAX_BLK_LENGTH_SHFT                                 0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_CAPABILITIES_BASE_SDCLK_FREQ_BMSK                              0xff00
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_CAPABILITIES_BASE_SDCLK_FREQ_SHFT                                 0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_CAPABILITIES_TIMEOUT_CLK_UNIT_BMSK                               0x80
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_CAPABILITIES_TIMEOUT_CLK_UNIT_SHFT                                0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_CAPABILITIES_TIMEOUT_CLK_FREQ_BMSK                               0x3f
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_40_42_CAPABILITIES_TIMEOUT_CLK_FREQ_SHFT                                0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_44_46_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024944)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_44_46_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024944)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_44_46_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024944)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_44_46_RMSK                                                         0xffef77
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_44_46_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_44_46_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_44_46_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_44_46_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_44_46_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_44_46_CAPABILITIES_CLK_MULTIPLIER_BMSK                             0xff0000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_44_46_CAPABILITIES_CLK_MULTIPLIER_SHFT                                 0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_44_46_CAPABILITIES_RETUNING_MODE_BMSK                                0xc000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_44_46_CAPABILITIES_RETUNING_MODE_SHFT                                   0xe
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_44_46_CAPABILITIES_USE_TUNING_FOR_SDR50_BMSK                         0x2000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_44_46_CAPABILITIES_USE_TUNING_FOR_SDR50_SHFT                            0xd
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_44_46_CAPABILITIES_TIMER_CNT_FOR_RETUNING_BMSK                        0xf00
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_44_46_CAPABILITIES_TIMER_CNT_FOR_RETUNING_SHFT                          0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_D_SUPPORT_BMSK                          0x40
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_D_SUPPORT_SHFT                           0x6
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_C_SUPPORT_BMSK                          0x20
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_C_SUPPORT_SHFT                           0x5
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_A_SUPPORT_BMSK                          0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_44_46_CAPABILITIES_DRIVER_TYPE_A_SUPPORT_SHFT                           0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_44_46_CAPABILITIES_DDR_50_SUPPORT_BMSK                                  0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_44_46_CAPABILITIES_DDR_50_SUPPORT_SHFT                                  0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_44_46_CAPABILITIES_SDR_104_SUPPORT_BMSK                                 0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_44_46_CAPABILITIES_SDR_104_SUPPORT_SHFT                                 0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_44_46_CAPABILITIES_SDR_50_SUPPORT_BMSK                                  0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_44_46_CAPABILITIES_SDR_50_SUPPORT_SHFT                                  0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_48_4A_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024948)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_48_4A_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024948)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_48_4A_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024948)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_48_4A_RMSK                                                         0xffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_48_4A_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_48_4A_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_48_4A_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_48_4A_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_48_4A_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_48_4A_MAX_CURRENT_1_8V_BMSK                                        0xff0000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_48_4A_MAX_CURRENT_1_8V_SHFT                                            0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_48_4A_MAX_CURRENT_3_0V_BMSK                                          0xff00
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_48_4A_MAX_CURRENT_3_0V_SHFT                                             0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_48_4A_MAX_CURRENT_3_3V_BMSK                                            0xff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_48_4A_MAX_CURRENT_3_3V_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024950)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024950)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024950)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_RMSK                                                       0xf3ff009f
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_VENDOR_SPECIFIC_ERR_STS_BMSK           0xf0000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_VENDOR_SPECIFIC_ERR_STS_SHFT                 0x1c
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_ADMA_BMSK                               0x2000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_ADMA_SHFT                                    0x19
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_AUTO_CMD_BMSK                           0x1000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_AUTO_CMD_SHFT                                0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CURRENT_LIMIT_BMSK                       0x800000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CURRENT_LIMIT_SHFT                           0x17
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_END_BIT_BMSK                        0x400000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_END_BIT_SHFT                            0x16
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_CRC_BMSK                            0x200000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_CRC_SHFT                                0x15
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_TIMEOUT_BMSK                        0x100000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_DATA_TIMEOUT_SHFT                            0x14
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_INDX_BMSK                             0x80000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_INDX_SHFT                                0x13
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_END_BIT_BMSK                          0x40000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_END_BIT_SHFT                             0x12
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_CRC_BMSK                              0x20000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_CRC_SHFT                                 0x11
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_TIMEOUT_BMSK                          0x10000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_ERR_CMD_TIMEOUT_SHFT                             0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_CMD_NOT_ISSUED_BY_AUTO_CMD12_BMSK                0x80
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_CMD_NOT_ISSUED_BY_AUTO_CMD12_SHFT                 0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_INDX_ERR_BMSK                           0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_INDX_ERR_SHFT                            0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_END_BIT_ERR_BMSK                         0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_END_BIT_ERR_SHFT                         0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_CRC_ERR_BMSK                             0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_CRC_ERR_SHFT                             0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_TIMEOUT_ERR_BMSK                         0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD_TIMEOUT_ERR_SHFT                         0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD12_NOT_EXEC_BMSK                          0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_50_52_FORCE_EVENT_FOR_AUTO_CMD12_NOT_EXEC_SHFT                          0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_54_56_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024954)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_54_56_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024954)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_54_56_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024954)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_54_56_RMSK                                                              0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_54_56_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_54_56_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_54_56_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_54_56_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_54_56_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_54_56_ADMA_LENGTH_MISMATCH_ERR_BMSK                                     0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_54_56_ADMA_LENGTH_MISMATCH_ERR_SHFT                                     0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_54_56_ADMA_ERR_STATE_BMSK                                               0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_54_56_ADMA_ERR_STATE_SHFT                                               0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_58_5A_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024958)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_58_5A_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024958)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_58_5A_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024958)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_58_5A_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_58_5A_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_58_5A_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_58_5A_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_58_5A_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_58_5A_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_58_5A_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_58_5A_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_58_5A_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_58_5A_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_58_5A_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_58_5A_ADMA_SYS_ADDRESS_BMSK                                      0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_58_5A_ADMA_SYS_ADDRESS_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_5C_5E_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x0002495c)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_5C_5E_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x0002495c)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_5C_5E_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x0002495c)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_5C_5E_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_5C_5E_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_5C_5E_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_5C_5E_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_5C_5E_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_5C_5E_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_5C_5E_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_5C_5E_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_5C_5E_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_5C_5E_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_5C_5E_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_5C_5E_ADMA_SYS_ADDRESS_64_BMSK                                   0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_5C_5E_ADMA_SYS_ADDRESS_64_SHFT                                          0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_60_62_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024960)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_60_62_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024960)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_60_62_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024960)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_60_62_RMSK                                                       0xc7ffc7ff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_60_62_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_60_62_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_60_62_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_60_62_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_60_62_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_60_62_DEFAULT_SPEED_DRIVER_STRENGTH_SEL_BMSK                     0xc0000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_60_62_DEFAULT_SPEED_DRIVER_STRENGTH_SEL_SHFT                           0x1e
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_60_62_DEFAULT_SPEED_CLK_GEN_SEL_BMSK                              0x4000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_60_62_DEFAULT_SPEED_CLK_GEN_SEL_SHFT                                   0x1a
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_60_62_DEFAULT_SPEED_SDCLK_FREQ_SEL_BMSK                           0x3ff0000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_60_62_DEFAULT_SPEED_SDCLK_FREQ_SEL_SHFT                                0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_60_62_INIT_DRIVER_STRENGTH_SEL_BMSK                                  0xc000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_60_62_INIT_DRIVER_STRENGTH_SEL_SHFT                                     0xe
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_60_62_INIT_CLK_GEN_SEL_BMSK                                           0x400
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_60_62_INIT_CLK_GEN_SEL_SHFT                                             0xa
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_60_62_INIT_SDCLK_FREQ_SEL_BMSK                                        0x3ff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_60_62_INIT_SDCLK_FREQ_SEL_SHFT                                          0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_64_66_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024964)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_64_66_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024964)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_64_66_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024964)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_64_66_RMSK                                                       0xc7ffc7ff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_64_66_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_64_66_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_64_66_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_64_66_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_64_66_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_64_66_SDR12_DRIVER_STRENGTH_SEL_BMSK                             0xc0000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_64_66_SDR12_DRIVER_STRENGTH_SEL_SHFT                                   0x1e
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_64_66_SDR12_CLK_GEN_SEL_BMSK                                      0x4000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_64_66_SDR12_CLK_GEN_SEL_SHFT                                           0x1a
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_64_66_SDR12_SDCLK_FREQ_SEL_BMSK                                   0x3ff0000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_64_66_SDR12_SDCLK_FREQ_SEL_SHFT                                        0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_64_66_HS_DRIVER_STRENGTH_SEL_BMSK                                    0xc000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_64_66_HS_DRIVER_STRENGTH_SEL_SHFT                                       0xe
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_64_66_HS_CLK_GEN_SEL_BMSK                                             0x400
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_64_66_HS_CLK_GEN_SEL_SHFT                                               0xa
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_64_66_HS_SDCLK_FREQ_SEL_BMSK                                          0x3ff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_64_66_HS_SDCLK_FREQ_SEL_SHFT                                            0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_68_6A_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024968)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_68_6A_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024968)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_68_6A_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024968)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_68_6A_RMSK                                                       0xc7ffc7ff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_68_6A_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_68_6A_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_68_6A_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_68_6A_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_68_6A_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_68_6A_SDR50_DRIVER_STRENGTH_SEL_BMSK                             0xc0000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_68_6A_SDR50_DRIVER_STRENGTH_SEL_SHFT                                   0x1e
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_68_6A_SDR50_CLK_GEN_SEL_BMSK                                      0x4000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_68_6A_SDR50_CLK_GEN_SEL_SHFT                                           0x1a
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_68_6A_SDR50_SDCLK_FREQ_SEL_BMSK                                   0x3ff0000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_68_6A_SDR50_SDCLK_FREQ_SEL_SHFT                                        0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_68_6A_SDR25_DRIVER_STRENGTH_SEL_BMSK                                 0xc000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_68_6A_SDR25_DRIVER_STRENGTH_SEL_SHFT                                    0xe
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_68_6A_SDR25_CLK_GEN_SEL_BMSK                                          0x400
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_68_6A_SDR25_CLK_GEN_SEL_SHFT                                            0xa
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_68_6A_SDR25_SDCLK_FREQ_SEL_BMSK                                       0x3ff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_68_6A_SDR25_SDCLK_FREQ_SEL_SHFT                                         0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_6C_6E_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x0002496c)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_6C_6E_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x0002496c)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_6C_6E_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x0002496c)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_6C_6E_RMSK                                                       0xc7ffc7ff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_6C_6E_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_6C_6E_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_6C_6E_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_6C_6E_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_6C_6E_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_6C_6E_DDR50_DRIVER_STRENGTH_SEL_BMSK                             0xc0000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_6C_6E_DDR50_DRIVER_STRENGTH_SEL_SHFT                                   0x1e
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_6C_6E_DDR50_CLK_GEN_SEL_BMSK                                      0x4000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_6C_6E_DDR50_CLK_GEN_SEL_SHFT                                           0x1a
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_6C_6E_DDR50_SDCLK_FREQ_SEL_BMSK                                   0x3ff0000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_6C_6E_DDR50_SDCLK_FREQ_SEL_SHFT                                        0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_6C_6E_SDR104_DRIVER_STRENGTH_SEL_BMSK                                0xc000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_6C_6E_SDR104_DRIVER_STRENGTH_SEL_SHFT                                   0xe
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_6C_6E_SDR104_CLK_GEN_SEL_BMSK                                         0x400
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_6C_6E_SDR104_CLK_GEN_SEL_SHFT                                           0xa
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_6C_6E_SDR104_SDCLK_FREQ_SEL_BMSK                                      0x3ff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_6C_6E_SDR104_SDCLK_FREQ_SEL_SHFT                                        0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_E0_E2_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x000249e0)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_E0_E2_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x000249e0)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_E0_E2_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x000249e0)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_E0_E2_RMSK                                                       0x7f077f37
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_E0_E2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_E0_E2_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_E0_E2_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_E0_E2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_E0_E2_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_E0_E2_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_E0_E2_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_E0_E2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_E0_E2_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_E0_E2_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_BACK_END_PWR_BMSK                           0x7f000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_BACK_END_PWR_SHFT                                 0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_CLK_PIN_SEL_BMSK                               0x70000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_CLK_PIN_SEL_SHFT                                  0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_BUS_WIDTH_PRESET_BMSK                           0x7f00
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_BUS_WIDTH_PRESET_SHFT                              0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_NUM_INT_INPUT_PINS_BMSK                           0x30
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_NUM_INT_INPUT_PINS_SHFT                            0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_NUM_CLK_PINS_BMSK                                  0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_E0_E2_SHARED_BUS_CTL_NUM_CLK_PINS_SHFT                                  0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_FC_FE_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x000249fc)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_FC_FE_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x000249fc)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_FC_FE_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x000249fc)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_FC_FE_RMSK                                                       0xffff00ff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_FC_FE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_FC_FE_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_FC_FE_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_FC_FE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_FC_FE_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_FC_FE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_FC_FE_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_FC_FE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_FC_FE_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_FC_FE_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_FC_FE_HC_VENDOR_VERSION_NUM_BMSK                                 0xff000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_FC_FE_HC_VENDOR_VERSION_NUM_SHFT                                       0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_FC_FE_HC_SPEC_VERSION_NUM_BMSK                                     0xff0000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_FC_FE_HC_SPEC_VERSION_NUM_SHFT                                         0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_FC_FE_INT_SIGNAL_FOR_EACH_SLOT_BMSK                                    0xff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_FC_FE_INT_SIGNAL_FOR_EACH_SLOT_SHFT                                     0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_ADDR                                                  (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024a00)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_PHYS                                                  (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024a00)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_OFFS                                                  (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024a00)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_RMSK                                                  0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_SDC4_DIS_DOUT_BMSK                                    0x80000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_SDC4_DIS_DOUT_SHFT                                          0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_DLL_RST_BMSK                                          0x40000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_DLL_RST_SHFT                                                0x1e
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_PDN_BMSK                                              0x20000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_PDN_SHFT                                                    0x1d
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_CK_INTP_SEL_BMSK                                      0x10000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_CK_INTP_SEL_SHFT                                            0x1c
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_CK_INTP_EN_BMSK                                        0x8000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_CK_INTP_EN_SHFT                                             0x1b
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_MCLK_FREQ_BMSK                                         0x7000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_MCLK_FREQ_SHFT                                              0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_CDR_SELEXT_BMSK                                         0xf00000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_CDR_SELEXT_SHFT                                             0x14
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_CDR_EXT_EN_BMSK                                          0x80000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_CDR_EXT_EN_SHFT                                             0x13
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_CK_OUT_EN_BMSK                                           0x40000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_CK_OUT_EN_SHFT                                              0x12
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_CDR_EN_BMSK                                              0x20000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_CDR_EN_SHFT                                                 0x11
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_DLL_EN_BMSK                                              0x10000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_DLL_EN_SHFT                                                 0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_CDR_UPD_RATE_BMSK                                         0xc000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_CDR_UPD_RATE_SHFT                                            0xe
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_DLL_UPD_RATE_BMSK                                         0x3000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_DLL_UPD_RATE_SHFT                                            0xc
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_DLL_PHASE_DET_BMSK                                         0xc00
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_DLL_PHASE_DET_SHFT                                           0xa
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_CDR_ALGORITHM_SEL_BMSK                                     0x300
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_CDR_ALGORITHM_SEL_SHFT                                       0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_CMUX0_SHIFT_PHASE_BMSK                                      0xc0
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_CMUX0_SHIFT_PHASE_SHFT                                       0x6
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_CMUX1_SHIFT_PHASE_BMSK                                      0x30
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_CMUX1_SHIFT_PHASE_SHFT                                       0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_CMUX2_SHIFT_PHASE_BMSK                                       0xc
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_CMUX2_SHIFT_PHASE_SHFT                                       0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_CMUX3_SHIFT_PHASE_BMSK                                       0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_CONFIG_CMUX3_SHIFT_PHASE_SHFT                                       0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_ADDR                                                (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024a04)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_PHYS                                                (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024a04)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_OFFS                                                (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024a04)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_RMSK                                                0xffffffe0
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_VTH_CTRL_BMSK                                       0xfc000000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_VTH_CTRL_SHFT                                             0x1a
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_DELTA_VGS_CTRL_BMSK                                  0x3c00000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_DELTA_VGS_CTRL_SHFT                                       0x16
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_DLL_BIAS_EXT_EN_BMSK                                  0x200000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_DLL_BIAS_EXT_EN_SHFT                                      0x15
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_CDR_TEST_CTRL_BMSK                                    0x180000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_CDR_TEST_CTRL_SHFT                                        0x13
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_EXT_UP_DN_BMSK                                         0x40000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_EXT_UP_DN_SHFT                                            0x12
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_ATEST_CTRL_BMSK                                        0x20000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_ATEST_CTRL_SHFT                                           0x11
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_ATEST_OUT_MUX_CTRL_BMSK                                0x1c000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_ATEST_OUT_MUX_CTRL_SHFT                                    0xe
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_DTEST_CTRL_BMSK                                         0x2000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_DTEST_CTRL_SHFT                                            0xd
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_DTEST_OUT_MUX_CTRL_BMSK                                 0x1c00
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_DTEST_OUT_MUX_CTRL_SHFT                                    0xa
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_DLL_TAP_CTRL_BMSK                                        0x200
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_DLL_TAP_CTRL_SHFT                                          0x9
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_DLL_CUR_CTRL_BMSK                                        0x180
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_DLL_CUR_CTRL_SHFT                                          0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_INT_REF_CLK_BMSK                                          0x40
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_INT_REF_CLK_SHFT                                           0x6
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_FEEDBACK_CLK_EN_BMSK                                      0x20
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_TEST_CTL_FEEDBACK_CLK_EN_SHFT                                       0x5

#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_STATUS_ADDR                                                  (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024a08)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_STATUS_PHYS                                                  (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024a08)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_STATUS_OFFS                                                  (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024a08)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_STATUS_RMSK                                                        0xfc
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_STATUS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_STATUS_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_STATUS_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_STATUS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_STATUS_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_STATUS_DLL_LOCK_BMSK                                               0x80
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_STATUS_DLL_LOCK_SHFT                                                0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_STATUS_CDR_PHASE_BMSK                                              0x78
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_STATUS_CDR_PHASE_SHFT                                               0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_STATUS_DDLL_COARSE_CAL_BMSK                                         0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_REG_DLL_STATUS_DDLL_COARSE_CAL_SHFT                                         0x2

#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_ADDR                                            (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024a0c)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_PHYS                                            (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024a0c)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_OFFS                                            (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024a0c)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_RMSK                                            0xffc1ffff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD_COUNTER_BMSK                        0xffc00000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD_COUNTER_SHFT                              0x16
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_IO_PAD_PWR_SWITCH_BMSK                          0x10000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_IO_PAD_PWR_SWITCH_SHFT                             0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_IO_PAD_PWR_SWITCH_EN_BMSK                        0x8000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_IO_PAD_PWR_SWITCH_EN_SHFT                           0xf
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_IGNORE_CTOUT_BMSK                                0x4000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_IGNORE_CTOUT_SHFT                                   0xe
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_SW_SDC4_CMD19_BMSK                               0x2000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_SW_SDC4_CMD19_SHFT                                  0xd
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_INVERT_OUT_BMSK                                  0x1000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_INVERT_OUT_SHFT                                     0xc
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_INVERT_OUT_EN_BMSK                                0x800
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_INVERT_OUT_EN_SHFT                                  0xb
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_MODE_BMSK                                            0x400
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_MODE_SHFT                                              0xa
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_SDC4_MCLK_SEL_BMSK                                   0x300
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_SDC4_MCLK_SEL_SHFT                                     0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_ADMA_ERR_SIZE_EN_BMSK                                 0x80
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_ADMA_ERR_SIZE_EN_SHFT                                  0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD21_EN_BMSK                                 0x40
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD21_EN_SHFT                                  0x6
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD19_EN_BMSK                                 0x20
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_AUTO_CMD19_EN_SHFT                                  0x5
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_HCLKON_SW_EN_BMSK                                  0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_HC_HCLKON_SW_EN_SHFT                                   0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_ADMA_BUSREQ_EN_BMSK                                    0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_ADMA_BUSREQ_EN_SHFT                                    0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_FLOW_EN_BMSK                                           0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_FLOW_EN_SHFT                                           0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_PWRSAVE_BMSK                                           0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_PWRSAVE_SHFT                                           0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_CLK_INV_BMSK                                           0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_FUNC_CLK_INV_SHFT                                           0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ADDR                                  (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024a14)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_PHYS                                  (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024a14)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_OFFS                                  (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024a14)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_RMSK                                  0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ADDRESS_BMSK                          0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR0_ADDRESS_SHFT                                 0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_ADDR                                  (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00024a18)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_PHYS                                  (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00024a18)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_OFFS                                  (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00024a18)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_RMSK                                    0x3fffff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HTRANS_BMSK                     0x300000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HTRANS_SHFT                         0x14
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_WO_REQ_BMSK                      0x80000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_WO_REQ_SHFT                         0x13
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HBURST_BMSK                      0x70000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HBURST_SHFT                         0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HWRITE_BMSK                       0x8000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HWRITE_SHFT                          0xf
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HSIZE_BMSK                        0x7000
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HSIZE_SHFT                           0xc
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HPROT_BMSK                         0xf00
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_HPROT_SHFT                           0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_CUR_MASTER_BMSK                     0xff
#define HWIO_PERIPH_SS_SDC4_SDCC_HC_VENDOR_SPECIFIC_ADMA_ERR_ADDR1_AHB_MON_CUR_MASTER_SHFT                      0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CTRL_ADDR                                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00004000)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CTRL_PHYS                                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00004000)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CTRL_OFFS                                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00004000)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CTRL_RMSK                                                              0xfeff3
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CTRL_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_CTRL_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_BAM_CTRL_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CTRL_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_CTRL_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CTRL_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_BAM_CTRL_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_BAM_CTRL_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_BAM_CTRL_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CTRL_CACHE_MISS_ERR_RESP_EN_BMSK                                       0x80000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CTRL_CACHE_MISS_ERR_RESP_EN_SHFT                                          0x13
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CTRL_LOCAL_CLK_GATING_BMSK                                             0x60000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CTRL_LOCAL_CLK_GATING_SHFT                                                0x11
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CTRL_IBC_DISABLE_BMSK                                                  0x10000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CTRL_IBC_DISABLE_SHFT                                                     0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CTRL_BAM_CACHED_DESC_STORE_BMSK                                         0x8000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CTRL_BAM_CACHED_DESC_STORE_SHFT                                            0xf
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CTRL_BAM_DESC_CACHE_SEL_BMSK                                            0x6000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CTRL_BAM_DESC_CACHE_SEL_SHFT                                               0xd
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CTRL_BAM_TESTBUS_SEL_BMSK                                                0xfe0
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CTRL_BAM_TESTBUS_SEL_SHFT                                                  0x5
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CTRL_BAM_EN_ACCUM_BMSK                                                    0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CTRL_BAM_EN_ACCUM_SHFT                                                     0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CTRL_BAM_EN_BMSK                                                           0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CTRL_BAM_EN_SHFT                                                           0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CTRL_BAM_SW_RST_BMSK                                                       0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CTRL_BAM_SW_RST_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_REVISION_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00004004)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_REVISION_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00004004)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_REVISION_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00004004)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_REVISION_RMSK                                                       0xffffefff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_REVISION_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_REVISION_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_BAM_REVISION_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_REVISION_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_REVISION_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_REVISION_INACTIV_TMR_BASE_BMSK                                      0xff000000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_REVISION_INACTIV_TMR_BASE_SHFT                                            0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_REVISION_CMD_DESC_EN_BMSK                                             0x800000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_REVISION_CMD_DESC_EN_SHFT                                                 0x17
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_REVISION_DESC_CACHE_DEPTH_BMSK                                        0x600000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_REVISION_DESC_CACHE_DEPTH_SHFT                                            0x15
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_REVISION_NUM_INACTIV_TMRS_BMSK                                        0x100000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_REVISION_NUM_INACTIV_TMRS_SHFT                                            0x14
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_REVISION_INACTIV_TMRS_EXST_BMSK                                        0x80000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_REVISION_INACTIV_TMRS_EXST_SHFT                                           0x13
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_REVISION_HIGH_FREQUENCY_BAM_BMSK                                       0x40000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_REVISION_HIGH_FREQUENCY_BAM_SHFT                                          0x12
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_REVISION_BAM_HAS_NO_BYPASS_BMSK                                        0x20000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_REVISION_BAM_HAS_NO_BYPASS_SHFT                                           0x11
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_REVISION_SECURED_BMSK                                                  0x10000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_REVISION_SECURED_SHFT                                                     0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_REVISION_USE_VMIDMT_BMSK                                                0x8000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_REVISION_USE_VMIDMT_SHFT                                                   0xf
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_REVISION_AXI_ACTIVE_BMSK                                                0x4000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_REVISION_AXI_ACTIVE_SHFT                                                   0xe
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_REVISION_CE_BUFFER_SIZE_BMSK                                            0x2000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_REVISION_CE_BUFFER_SIZE_SHFT                                               0xd
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_REVISION_NUM_EES_BMSK                                                    0xf00
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_REVISION_NUM_EES_SHFT                                                      0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_REVISION_REVISION_BMSK                                                    0xff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_REVISION_REVISION_SHFT                                                     0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_SW_VERSION_ADDR                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00004080)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_SW_VERSION_PHYS                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00004080)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_SW_VERSION_OFFS                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00004080)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_SW_VERSION_RMSK                                                     0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_SW_VERSION_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_SW_VERSION_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_BAM_SW_VERSION_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_SW_VERSION_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_SW_VERSION_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_SW_VERSION_MAJOR_BMSK                                               0xf0000000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_SW_VERSION_MAJOR_SHFT                                                     0x1c
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_SW_VERSION_MINOR_BMSK                                                0xfff0000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_SW_VERSION_MINOR_SHFT                                                     0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_SW_VERSION_STEP_BMSK                                                    0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_SW_VERSION_STEP_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_NUM_PIPES_ADDR                                                      (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x0000403c)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_NUM_PIPES_PHYS                                                      (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x0000403c)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_NUM_PIPES_OFFS                                                      (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x0000403c)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_NUM_PIPES_RMSK                                                      0xffff00ff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_NUM_PIPES_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_NUM_PIPES_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_BAM_NUM_PIPES_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_NUM_PIPES_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_NUM_PIPES_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_NUM_PIPES_BAM_NON_PIPE_GRP_BMSK                                     0xff000000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_NUM_PIPES_BAM_NON_PIPE_GRP_SHFT                                           0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_NUM_PIPES_PERIPH_NON_PIPE_GRP_BMSK                                    0xff0000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_NUM_PIPES_PERIPH_NON_PIPE_GRP_SHFT                                        0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_NUM_PIPES_BAM_NUM_PIPES_BMSK                                              0xff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_NUM_PIPES_BAM_NUM_PIPES_SHFT                                               0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TIMER_ADDR                                                          (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00004040)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TIMER_PHYS                                                          (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00004040)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TIMER_OFFS                                                          (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00004040)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TIMER_RMSK                                                              0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TIMER_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_TIMER_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_BAM_TIMER_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TIMER_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_TIMER_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TIMER_TIMER_BMSK                                                        0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TIMER_TIMER_SHFT                                                           0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TIMER_CTRL_ADDR                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00004044)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TIMER_CTRL_PHYS                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00004044)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TIMER_CTRL_OFFS                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00004044)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TIMER_CTRL_RMSK                                                     0xe000ffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TIMER_CTRL_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_TIMER_CTRL_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_BAM_TIMER_CTRL_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TIMER_CTRL_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_TIMER_CTRL_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TIMER_CTRL_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_BAM_TIMER_CTRL_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TIMER_CTRL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_BAM_TIMER_CTRL_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_BAM_TIMER_CTRL_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TIMER_CTRL_TIMER_RST_BMSK                                           0x80000000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TIMER_CTRL_TIMER_RST_SHFT                                                 0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TIMER_CTRL_TIMER_RUN_BMSK                                           0x40000000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TIMER_CTRL_TIMER_RUN_SHFT                                                 0x1e
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TIMER_CTRL_TIMER_MODE_BMSK                                          0x20000000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TIMER_CTRL_TIMER_MODE_SHFT                                                0x1d
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TIMER_CTRL_TIMER_TRSHLD_BMSK                                            0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TIMER_CTRL_TIMER_TRSHLD_SHFT                                               0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_DESC_CNT_TRSHLD_ADDR                                                (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00004008)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_DESC_CNT_TRSHLD_PHYS                                                (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00004008)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_DESC_CNT_TRSHLD_OFFS                                                (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00004008)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_DESC_CNT_TRSHLD_RMSK                                                    0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_DESC_CNT_TRSHLD_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_DESC_CNT_TRSHLD_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_BAM_DESC_CNT_TRSHLD_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_DESC_CNT_TRSHLD_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_DESC_CNT_TRSHLD_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_DESC_CNT_TRSHLD_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_BAM_DESC_CNT_TRSHLD_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_DESC_CNT_TRSHLD_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_BAM_DESC_CNT_TRSHLD_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_BAM_DESC_CNT_TRSHLD_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_DESC_CNT_TRSHLD_CNT_TRSHLD_BMSK                                         0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_DESC_CNT_TRSHLD_CNT_TRSHLD_SHFT                                            0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x0000400c)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x0000400c)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x0000400c)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_BAM_IRQ_BMSK                                               0x80000000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_BAM_IRQ_SHFT                                                     0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_P_IRQ_BMSK                                                 0x7fffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_P_IRQ_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_ADDR                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00004010)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_PHYS                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00004010)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_OFFS                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00004010)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_RMSK                                                   0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_BAM_IRQ_MSK_BMSK                                       0x80000000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_BAM_IRQ_MSK_SHFT                                             0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_BAM_IRQ_MSK_DISABLE_BAM_INTERRUPT_FVAL                        0x0
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_BAM_IRQ_MSK_ENABLE_BAM_INTERRUPT_FVAL                         0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_P_IRQ_MSK_BMSK                                         0x7fffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_P_IRQ_MSK_SHFT                                                0x0
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_P_IRQ_MSK_DISABLE_PIPE_INTERRUPT_FVAL                         0x0
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_P_IRQ_MSK_ENABLE_PIPE_INTERRUPT_FVAL                          0x1

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_UNMASKED_ADDR                                              (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00004030)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_UNMASKED_PHYS                                              (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00004030)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_UNMASKED_OFFS                                              (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00004030)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_UNMASKED_RMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_UNMASKED_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_UNMASKED_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_UNMASKED_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_UNMASKED_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_UNMASKED_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_UNMASKED_BAM_IRQ_UNMASKED_BMSK                             0x80000000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_UNMASKED_BAM_IRQ_UNMASKED_SHFT                                   0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_UNMASKED_P_IRQ_UNMASKED_BMSK                               0x7fffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_UNMASKED_P_IRQ_UNMASKED_SHFT                                      0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_STTS_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00004014)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_STTS_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00004014)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_STTS_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00004014)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_STTS_RMSK                                                             0x1e
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_STTS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_STTS_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_STTS_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_STTS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_STTS_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_STTS_BAM_TIMER_IRQ_BMSK                                               0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_STTS_BAM_TIMER_IRQ_SHFT                                                0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_STTS_BAM_EMPTY_IRQ_BMSK                                                0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_STTS_BAM_EMPTY_IRQ_SHFT                                                0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_STTS_BAM_ERROR_IRQ_BMSK                                                0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_STTS_BAM_ERROR_IRQ_SHFT                                                0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_STTS_BAM_HRESP_ERR_IRQ_BMSK                                            0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_STTS_BAM_HRESP_ERR_IRQ_SHFT                                            0x1

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_CLR_ADDR                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00004018)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_CLR_PHYS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00004018)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_CLR_OFFS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00004018)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_CLR_RMSK                                                              0x1e
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_CLR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_CLR_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_CLR_BAM_TIMER_CLR_BMSK                                                0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_CLR_BAM_TIMER_CLR_SHFT                                                 0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_CLR_BAM_EMPTY_CLR_BMSK                                                 0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_CLR_BAM_EMPTY_CLR_SHFT                                                 0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_CLR_BAM_ERROR_CLR_BMSK                                                 0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_CLR_BAM_ERROR_CLR_SHFT                                                 0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_CLR_BAM_HRESP_ERR_CLR_BMSK                                             0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_CLR_BAM_HRESP_ERR_CLR_SHFT                                             0x1

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_EN_ADDR                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x0000401c)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_EN_PHYS                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x0000401c)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_EN_OFFS                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x0000401c)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_EN_RMSK                                                               0x1e
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_EN_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_EN_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_EN_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_EN_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_EN_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_EN_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_EN_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_EN_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_EN_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_EN_BAM_TIMER_EN_BMSK                                                  0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_EN_BAM_TIMER_EN_SHFT                                                   0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_EN_BAM_EMPTY_EN_BMSK                                                   0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_EN_BAM_EMPTY_EN_SHFT                                                   0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_EN_BAM_ERROR_EN_BMSK                                                   0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_EN_BAM_ERROR_EN_SHFT                                                   0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_EN_BAM_HRESP_ERR_EN_BMSK                                               0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_EN_BAM_HRESP_ERR_EN_SHFT                                               0x1

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_CTRLS_ADDR                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00004024)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_CTRLS_PHYS                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00004024)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_CTRLS_OFFS                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00004024)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_CTRLS_RMSK                                             0x7fffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_CTRLS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_CTRLS_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_CTRLS_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_CTRLS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_CTRLS_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HVMID_BMSK                               0x7c0000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HVMID_SHFT                                   0x12
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_DIRECT_MODE_BMSK                          0x20000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_DIRECT_MODE_SHFT                             0x11
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HCID_BMSK                                 0x1f000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HCID_SHFT                                     0xc
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HPROT_BMSK                                  0xf00
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HPROT_SHFT                                    0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HBURST_BMSK                                  0xe0
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HBURST_SHFT                                   0x5
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HSIZE_BMSK                                   0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HSIZE_SHFT                                    0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HWRITE_BMSK                                   0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HWRITE_SHFT                                   0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HTRANS_BMSK                                   0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_CTRLS_BAM_ERR_HTRANS_SHFT                                   0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_ADDR_ADDR                                            (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00004028)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_ADDR_PHYS                                            (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00004028)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_ADDR_OFFS                                            (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00004028)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_ADDR_RMSK                                            0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_ADDR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_ADDR_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_ADDR_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_ADDR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_ADDR_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_ADDR_BAM_ERR_ADDR_BMSK                               0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_ADDR_BAM_ERR_ADDR_SHFT                                      0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_DATA_ADDR                                            (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x0000402c)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_DATA_PHYS                                            (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x0000402c)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_DATA_OFFS                                            (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x0000402c)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_DATA_RMSK                                            0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_DATA_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_DATA_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_DATA_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_DATA_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_DATA_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_DATA_BAM_ERR_DATA_BMSK                               0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_AHB_MASTER_ERR_DATA_BAM_ERR_DATA_SHFT                                      0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TRUST_REG_ADDR                                                      (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00004070)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TRUST_REG_PHYS                                                      (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00004070)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TRUST_REG_OFFS                                                      (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00004070)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TRUST_REG_RMSK                                                          0x3f87
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TRUST_REG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_TRUST_REG_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_BAM_TRUST_REG_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TRUST_REG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_TRUST_REG_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TRUST_REG_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_BAM_TRUST_REG_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TRUST_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_BAM_TRUST_REG_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_BAM_TRUST_REG_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TRUST_REG_LOCK_EE_CTRL_BMSK                                             0x2000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TRUST_REG_LOCK_EE_CTRL_SHFT                                                0xd
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TRUST_REG_BAM_VMID_BMSK                                                 0x1f00
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TRUST_REG_BAM_VMID_SHFT                                                    0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TRUST_REG_BAM_RST_BLOCK_BMSK                                              0x80
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TRUST_REG_BAM_RST_BLOCK_SHFT                                               0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TRUST_REG_BAM_EE_BMSK                                                      0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TRUST_REG_BAM_EE_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TEST_BUS_SEL_ADDR                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00004074)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TEST_BUS_SEL_PHYS                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00004074)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TEST_BUS_SEL_OFFS                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00004074)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TEST_BUS_SEL_RMSK                                                     0x3f007f
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TEST_BUS_SEL_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_TEST_BUS_SEL_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_BAM_TEST_BUS_SEL_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TEST_BUS_SEL_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_TEST_BUS_SEL_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TEST_BUS_SEL_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_BAM_TEST_BUS_SEL_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TEST_BUS_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_BAM_TEST_BUS_SEL_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_BAM_TEST_BUS_SEL_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TEST_BUS_SEL_SW_EVENTS_ZERO_BMSK                                      0x200000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TEST_BUS_SEL_SW_EVENTS_ZERO_SHFT                                          0x15
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TEST_BUS_SEL_SW_EVENTS_SEL_BMSK                                       0x180000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TEST_BUS_SEL_SW_EVENTS_SEL_SHFT                                           0x13
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TEST_BUS_SEL_BAM_DATA_ERASE_BMSK                                       0x40000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TEST_BUS_SEL_BAM_DATA_ERASE_SHFT                                          0x12
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TEST_BUS_SEL_BAM_DATA_FLUSH_BMSK                                       0x20000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TEST_BUS_SEL_BAM_DATA_FLUSH_SHFT                                          0x11
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TEST_BUS_SEL_BAM_CLK_ALWAYS_ON_BMSK                                    0x10000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TEST_BUS_SEL_BAM_CLK_ALWAYS_ON_SHFT                                       0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TEST_BUS_SEL_BAM_TESTBUS_SEL_BMSK                                         0x7f
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TEST_BUS_SEL_BAM_TESTBUS_SEL_SHFT                                          0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TEST_BUS_REG_ADDR                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00004078)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TEST_BUS_REG_PHYS                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00004078)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TEST_BUS_REG_OFFS                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00004078)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TEST_BUS_REG_RMSK                                                   0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TEST_BUS_REG_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_TEST_BUS_REG_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_BAM_TEST_BUS_REG_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TEST_BUS_REG_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_TEST_BUS_REG_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TEST_BUS_REG_BAM_TESTBUS_REG_BMSK                                   0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_TEST_BUS_REG_BAM_TESTBUS_REG_SHFT                                          0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_ADDR                                                      (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x0000407c)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_PHYS                                                      (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x0000407c)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_OFFS                                                      (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x0000407c)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_RMSK                                                      0x1ffff80f
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_ZLT_W_CD_SUPPORT_BMSK                                 0x10000000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_ZLT_W_CD_SUPPORT_SHFT                                       0x1c
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_CD_ENABLE_BMSK                                         0x8000000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_CD_ENABLE_SHFT                                              0x1b
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_AU_ACCUMED_BMSK                                        0x4000000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_AU_ACCUMED_SHFT                                             0x1a
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_PSM_P_HD_DATA_BMSK                                     0x2000000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_PSM_P_HD_DATA_SHFT                                          0x19
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_REG_P_EN_BMSK                                          0x1000000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_REG_P_EN_SHFT                                               0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_WB_DSC_AVL_P_RST_BMSK                                   0x800000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_WB_DSC_AVL_P_RST_SHFT                                       0x17
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_WB_RETR_SVPNT_BMSK                                      0x400000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_WB_RETR_SVPNT_SHFT                                          0x16
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_WB_CSW_ACK_IDL_BMSK                                     0x200000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_WB_CSW_ACK_IDL_SHFT                                         0x15
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_WB_BLK_CSW_BMSK                                         0x100000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_WB_BLK_CSW_SHFT                                             0x14
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_WB_P_RES_BMSK                                            0x80000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_WB_P_RES_SHFT                                               0x13
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_SI_P_RES_BMSK                                            0x40000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_SI_P_RES_SHFT                                               0x12
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_AU_P_RES_BMSK                                            0x20000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_AU_P_RES_SHFT                                               0x11
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_PSM_P_RES_BMSK                                           0x10000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_PSM_P_RES_SHFT                                              0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_PSM_CSW_REQ_BMSK                                          0x8000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_PSM_CSW_REQ_SHFT                                             0xf
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_SB_CLK_REQ_BMSK                                           0x4000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_SB_CLK_REQ_SHFT                                              0xe
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_IBC_DISABLE_BMSK                                          0x2000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_IBC_DISABLE_SHFT                                             0xd
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_NO_EXT_P_RST_BMSK                                         0x1000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_NO_EXT_P_RST_SHFT                                            0xc
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_FULL_PIPE_BMSK                                             0x800
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_FULL_PIPE_SHFT                                               0xb
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_ADML_SYNC_BRIDGE_BMSK                                        0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_ADML_SYNC_BRIDGE_SHFT                                        0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_PIPE_CNFG_BMSK                                               0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_PIPE_CNFG_SHFT                                               0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_ADML_DEEP_CONS_FIFO_BMSK                                     0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_ADML_DEEP_CONS_FIFO_SHFT                                     0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_ADML_INCR4_EN_N_BMSK                                         0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_CNFG_BITS_BAM_ADML_INCR4_EN_N_SHFT                                         0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_EEn_ADDR(n)                                                (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00004800 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_EEn_PHYS(n)                                                (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00004800 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_EEn_OFFS(n)                                                (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00004800 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_EEn_RMSK                                                   0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_EEn_MAXn                                                            7
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_EEn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_EEn_ADDR(n), HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_EEn_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_EEn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_EEn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_EEn_BAM_IRQ_BMSK                                           0x80000000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_EEn_BAM_IRQ_SHFT                                                 0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_EEn_P_IRQ_BMSK                                             0x7fffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_EEn_P_IRQ_SHFT                                                    0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_EEn_ADDR(n)                                            (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00004804 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_EEn_PHYS(n)                                            (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00004804 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_EEn_OFFS(n)                                            (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00004804 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_EEn_RMSK                                               0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_EEn_MAXn                                                        7
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_EEn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_EEn_ADDR(n), HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_EEn_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_EEn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_EEn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_EEn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_EEn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_EEn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_EEn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_EEn_INI(n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_EEn_BAM_IRQ_MSK_BMSK                                   0x80000000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_EEn_BAM_IRQ_MSK_SHFT                                         0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_EEn_BAM_IRQ_MSK_DISABLE_BAM_INTERRUPT_FVAL                    0x0
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_EEn_BAM_IRQ_MSK_ENABLE_BAM_INTERRUPT_FVAL                     0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_EEn_P_IRQ_MSK_BMSK                                     0x7fffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_EEn_P_IRQ_MSK_SHFT                                            0x0
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_EEn_P_IRQ_MSK_DISABLE_PIPE_INTERRUPT_FVAL                     0x0
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_MSK_EEn_P_IRQ_MSK_ENABLE_PIPE_INTERRUPT_FVAL                      0x1

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_ADDR(n)                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00004808 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_PHYS(n)                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00004808 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_OFFS(n)                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00004808 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_RMSK                                          0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_MAXn                                                   7
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_ADDR(n), HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_BAM_IRQ_UNMASKED_BMSK                         0x80000000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_BAM_IRQ_UNMASKED_SHFT                               0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_P_IRQ_UNMASKED_BMSK                           0x7fffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_IRQ_SRCS_UNMASKED_EEn_P_IRQ_UNMASKED_SHFT                                  0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CTRLn_ADDR(n)                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00005000 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CTRLn_PHYS(n)                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00005000 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CTRLn_OFFS(n)                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00005000 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CTRLn_RMSK                                                          0x1f0ffa
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CTRLn_MAXn                                                                 5
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CTRLn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CTRLn_ADDR(n), HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CTRLn_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CTRLn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CTRLn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CTRLn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CTRLn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CTRLn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CTRLn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CTRLn_INI(n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CTRLn_P_LOCK_GROUP_BMSK                                             0x1f0000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CTRLn_P_LOCK_GROUP_SHFT                                                 0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CTRLn_P_WRITE_NWD_BMSK                                                 0x800
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CTRLn_P_WRITE_NWD_SHFT                                                   0xb
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CTRLn_P_PREFETCH_LIMIT_BMSK                                            0x600
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CTRLn_P_PREFETCH_LIMIT_SHFT                                              0x9
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CTRLn_P_AUTO_EOB_SEL_BMSK                                              0x180
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CTRLn_P_AUTO_EOB_SEL_SHFT                                                0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CTRLn_P_AUTO_EOB_BMSK                                                   0x40
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CTRLn_P_AUTO_EOB_SHFT                                                    0x6
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CTRLn_P_SYS_MODE_BMSK                                                   0x20
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CTRLn_P_SYS_MODE_SHFT                                                    0x5
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CTRLn_P_SYS_STRM_BMSK                                                   0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CTRLn_P_SYS_STRM_SHFT                                                    0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CTRLn_P_DIRECTION_BMSK                                                   0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CTRLn_P_DIRECTION_SHFT                                                   0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CTRLn_P_EN_BMSK                                                          0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CTRLn_P_EN_SHFT                                                          0x1

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_RSTn_ADDR(n)                                                      (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00005004 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_RSTn_PHYS(n)                                                      (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00005004 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_RSTn_OFFS(n)                                                      (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00005004 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_RSTn_RMSK                                                                0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_RSTn_MAXn                                                                  5
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_RSTn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_RSTn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_RSTn_P_SW_RST_BMSK                                                       0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_RSTn_P_SW_RST_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_HALTn_ADDR(n)                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00005008 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_HALTn_PHYS(n)                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00005008 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_HALTn_OFFS(n)                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00005008 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_HALTn_RMSK                                                               0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_HALTn_MAXn                                                                 5
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_HALTn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_HALTn_ADDR(n), HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_HALTn_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_HALTn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_HALTn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_HALTn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_HALTn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_HALTn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_HALTn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_HALTn_INI(n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_HALTn_P_PROD_HALTED_BMSK                                                 0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_HALTn_P_PROD_HALTED_SHFT                                                 0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_HALTn_P_HALT_BMSK                                                        0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_HALTn_P_HALT_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TRUST_REGn_ADDR(n)                                                (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00005030 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TRUST_REGn_PHYS(n)                                                (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00005030 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TRUST_REGn_OFFS(n)                                                (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00005030 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TRUST_REGn_RMSK                                                       0x1f07
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TRUST_REGn_MAXn                                                            5
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TRUST_REGn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TRUST_REGn_ADDR(n), HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TRUST_REGn_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TRUST_REGn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TRUST_REGn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TRUST_REGn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TRUST_REGn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TRUST_REGn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TRUST_REGn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TRUST_REGn_INI(n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TRUST_REGn_BAM_P_VMID_BMSK                                            0x1f00
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TRUST_REGn_BAM_P_VMID_SHFT                                               0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TRUST_REGn_BAM_P_EE_BMSK                                                 0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TRUST_REGn_BAM_P_EE_SHFT                                                 0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_STTSn_ADDR(n)                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00005010 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_STTSn_PHYS(n)                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00005010 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_STTSn_OFFS(n)                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00005010 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_STTSn_RMSK                                                          0x3f
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_STTSn_MAXn                                                             5
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_STTSn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_STTSn_ADDR(n), HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_STTSn_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_STTSn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_STTSn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_STTSn_P_TRNSFR_END_IRQ_BMSK                                         0x20
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_STTSn_P_TRNSFR_END_IRQ_SHFT                                          0x5
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_STTSn_P_ERR_IRQ_BMSK                                                0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_STTSn_P_ERR_IRQ_SHFT                                                 0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_STTSn_P_OUT_OF_DESC_IRQ_BMSK                                         0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_STTSn_P_OUT_OF_DESC_IRQ_SHFT                                         0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_STTSn_P_WAKE_IRQ_BMSK                                                0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_STTSn_P_WAKE_IRQ_SHFT                                                0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_STTSn_P_TIMER_IRQ_BMSK                                               0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_STTSn_P_TIMER_IRQ_SHFT                                               0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_STTSn_P_PRCSD_DESC_IRQ_BMSK                                          0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_STTSn_P_PRCSD_DESC_IRQ_SHFT                                          0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_CLRn_ADDR(n)                                                  (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00005014 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_CLRn_PHYS(n)                                                  (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00005014 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_CLRn_OFFS(n)                                                  (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00005014 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_CLRn_RMSK                                                           0x3f
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_CLRn_MAXn                                                              5
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_CLRn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_CLRn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_CLRn_P_TRNSFR_END_CLR_BMSK                                          0x20
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_CLRn_P_TRNSFR_END_CLR_SHFT                                           0x5
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_CLRn_P_ERR_CLR_BMSK                                                 0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_CLRn_P_ERR_CLR_SHFT                                                  0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_CLRn_P_OUT_OF_DESC_CLR_BMSK                                          0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_CLRn_P_OUT_OF_DESC_CLR_SHFT                                          0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_CLRn_P_WAKE_CLR_BMSK                                                 0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_CLRn_P_WAKE_CLR_SHFT                                                 0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_CLRn_P_TIMER_CLR_BMSK                                                0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_CLRn_P_TIMER_CLR_SHFT                                                0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_CLRn_P_PRCSD_DESC_CLR_BMSK                                           0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_CLRn_P_PRCSD_DESC_CLR_SHFT                                           0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_ENn_ADDR(n)                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00005018 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_ENn_PHYS(n)                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00005018 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_ENn_OFFS(n)                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00005018 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_ENn_RMSK                                                            0x3f
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_ENn_MAXn                                                               5
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_ENn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_ENn_ADDR(n), HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_ENn_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_ENn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_ENn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_ENn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_ENn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_ENn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_ENn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_ENn_INI(n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_ENn_P_TRNSFR_END_EN_BMSK                                            0x20
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_ENn_P_TRNSFR_END_EN_SHFT                                             0x5
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_ENn_P_ERR_EN_BMSK                                                   0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_ENn_P_ERR_EN_SHFT                                                    0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_ENn_P_OUT_OF_DESC_EN_BMSK                                            0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_ENn_P_OUT_OF_DESC_EN_SHFT                                            0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_ENn_P_WAKE_EN_BMSK                                                   0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_ENn_P_WAKE_EN_SHFT                                                   0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_ENn_P_TIMER_EN_BMSK                                                  0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_ENn_P_TIMER_EN_SHFT                                                  0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_ENn_P_PRCSD_DESC_EN_BMSK                                             0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_IRQ_ENn_P_PRCSD_DESC_EN_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TIMERn_ADDR(n)                                                    (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x0000501c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TIMERn_PHYS(n)                                                    (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x0000501c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TIMERn_OFFS(n)                                                    (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x0000501c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TIMERn_RMSK                                                           0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TIMERn_MAXn                                                                5
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TIMERn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TIMERn_ADDR(n), HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TIMERn_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TIMERn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TIMERn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TIMERn_P_TIMER_BMSK                                                   0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TIMERn_P_TIMER_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TIMER_CTRLn_ADDR(n)                                               (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00005020 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TIMER_CTRLn_PHYS(n)                                               (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00005020 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TIMER_CTRLn_OFFS(n)                                               (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00005020 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TIMER_CTRLn_RMSK                                                  0xe000ffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TIMER_CTRLn_MAXn                                                           5
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TIMER_CTRLn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TIMER_CTRLn_ADDR(n), HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TIMER_CTRLn_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TIMER_CTRLn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TIMER_CTRLn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TIMER_CTRLn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TIMER_CTRLn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TIMER_CTRLn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TIMER_CTRLn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TIMER_CTRLn_INI(n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TIMER_CTRLn_P_TIMER_RST_BMSK                                      0x80000000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TIMER_CTRLn_P_TIMER_RST_SHFT                                            0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TIMER_CTRLn_P_TIMER_RUN_BMSK                                      0x40000000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TIMER_CTRLn_P_TIMER_RUN_SHFT                                            0x1e
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TIMER_CTRLn_P_TIMER_MODE_BMSK                                     0x20000000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TIMER_CTRLn_P_TIMER_MODE_SHFT                                           0x1d
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TIMER_CTRLn_P_TIMER_TRSHLD_BMSK                                       0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_TIMER_CTRLn_P_TIMER_TRSHLD_SHFT                                          0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PRDCR_SDBNDn_ADDR(n)                                              (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00005024 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PRDCR_SDBNDn_PHYS(n)                                              (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00005024 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PRDCR_SDBNDn_OFFS(n)                                              (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00005024 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PRDCR_SDBNDn_RMSK                                                  0x11fffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PRDCR_SDBNDn_MAXn                                                          5
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PRDCR_SDBNDn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PRDCR_SDBNDn_ADDR(n), HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PRDCR_SDBNDn_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PRDCR_SDBNDn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PRDCR_SDBNDn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PRDCR_SDBNDn_BAM_P_SB_UPDATED_BMSK                                 0x1000000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PRDCR_SDBNDn_BAM_P_SB_UPDATED_SHFT                                      0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PRDCR_SDBNDn_BAM_P_TOGGLE_BMSK                                      0x100000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PRDCR_SDBNDn_BAM_P_TOGGLE_SHFT                                          0x14
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PRDCR_SDBNDn_BAM_P_CTRL_BMSK                                         0xf0000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PRDCR_SDBNDn_BAM_P_CTRL_SHFT                                            0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PRDCR_SDBNDn_BAM_P_BYTES_FREE_BMSK                                    0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PRDCR_SDBNDn_BAM_P_BYTES_FREE_SHFT                                       0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CNSMR_SDBNDn_ADDR(n)                                              (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00005028 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CNSMR_SDBNDn_PHYS(n)                                              (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00005028 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CNSMR_SDBNDn_OFFS(n)                                              (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00005028 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CNSMR_SDBNDn_RMSK                                                  0x1ffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CNSMR_SDBNDn_MAXn                                                          5
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CNSMR_SDBNDn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CNSMR_SDBNDn_ADDR(n), HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CNSMR_SDBNDn_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CNSMR_SDBNDn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CNSMR_SDBNDn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_SB_UPDATED_BMSK                                 0x1000000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_SB_UPDATED_SHFT                                      0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_WAIT_4_ACK_BMSK                                  0x800000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_WAIT_4_ACK_SHFT                                      0x17
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_ACK_TOGGLE_BMSK                                  0x400000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_ACK_TOGGLE_SHFT                                      0x16
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_ACK_TOGGLE_R_BMSK                                0x200000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_ACK_TOGGLE_R_SHFT                                    0x15
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_TOGGLE_BMSK                                      0x100000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_TOGGLE_SHFT                                          0x14
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_CTRL_BMSK                                         0xf0000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_CTRL_SHFT                                            0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_BYTES_AVAIL_BMSK                                   0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_CNSMR_SDBNDn_BAM_P_BYTES_AVAIL_SHFT                                      0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_DEST_ADDRn_ADDR(n)                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x0000582c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_DEST_ADDRn_PHYS(n)                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x0000582c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_DEST_ADDRn_OFFS(n)                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x0000582c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_DEST_ADDRn_RMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_DEST_ADDRn_MAXn                                                       5
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_DEST_ADDRn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_DEST_ADDRn_ADDR(n), HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_DEST_ADDRn_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_DEST_ADDRn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_DEST_ADDRn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_DEST_ADDRn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_DEST_ADDRn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_DEST_ADDRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_DEST_ADDRn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_DEST_ADDRn_INI(n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_DEST_ADDRn_P_EVNT_DEST_ADDR_BMSK                             0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_DEST_ADDRn_P_EVNT_DEST_ADDR_SHFT                                    0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_REGn_ADDR(n)                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00005818 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_REGn_PHYS(n)                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00005818 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_REGn_OFFS(n)                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00005818 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_REGn_RMSK                                                    0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_REGn_MAXn                                                             5
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_REGn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_REGn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_REGn_P_BYTES_CONSUMED_BMSK                                   0xffff0000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_REGn_P_BYTES_CONSUMED_SHFT                                         0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_REGn_P_DESC_FIFO_PEER_OFST_BMSK                                  0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_REGn_P_DESC_FIFO_PEER_OFST_SHFT                                     0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_SW_OFSTSn_ADDR(n)                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00005800 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_SW_OFSTSn_PHYS(n)                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00005800 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_SW_OFSTSn_OFFS(n)                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00005800 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_SW_OFSTSn_RMSK                                                    0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_SW_OFSTSn_MAXn                                                             5
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_SW_OFSTSn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_SW_OFSTSn_ADDR(n), HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_SW_OFSTSn_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_SW_OFSTSn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_SW_OFSTSn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_SW_OFSTSn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_SW_OFSTSn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_SW_OFSTSn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_SW_OFSTSn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_SW_OFSTSn_INI(n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_SW_OFSTSn_SW_OFST_IN_DESC_BMSK                                    0xffff0000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_SW_OFSTSn_SW_OFST_IN_DESC_SHFT                                          0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_SW_OFSTSn_SW_DESC_OFST_BMSK                                           0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_SW_OFSTSn_SW_DESC_OFST_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DATA_FIFO_ADDRn_ADDR(n)                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00005824 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DATA_FIFO_ADDRn_PHYS(n)                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00005824 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DATA_FIFO_ADDRn_OFFS(n)                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00005824 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DATA_FIFO_ADDRn_RMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DATA_FIFO_ADDRn_MAXn                                                       5
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DATA_FIFO_ADDRn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DATA_FIFO_ADDRn_ADDR(n), HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DATA_FIFO_ADDRn_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DATA_FIFO_ADDRn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DATA_FIFO_ADDRn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DATA_FIFO_ADDRn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DATA_FIFO_ADDRn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DATA_FIFO_ADDRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DATA_FIFO_ADDRn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DATA_FIFO_ADDRn_INI(n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DATA_FIFO_ADDRn_P_DATA_FIFO_ADDR_BMSK                             0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DATA_FIFO_ADDRn_P_DATA_FIFO_ADDR_SHFT                                    0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DESC_FIFO_ADDRn_ADDR(n)                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x0000581c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DESC_FIFO_ADDRn_PHYS(n)                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x0000581c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DESC_FIFO_ADDRn_OFFS(n)                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x0000581c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DESC_FIFO_ADDRn_RMSK                                              0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DESC_FIFO_ADDRn_MAXn                                                       5
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DESC_FIFO_ADDRn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DESC_FIFO_ADDRn_ADDR(n), HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DESC_FIFO_ADDRn_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DESC_FIFO_ADDRn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DESC_FIFO_ADDRn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DESC_FIFO_ADDRn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DESC_FIFO_ADDRn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DESC_FIFO_ADDRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DESC_FIFO_ADDRn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DESC_FIFO_ADDRn_INI(n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DESC_FIFO_ADDRn_P_DESC_FIFO_ADDR_BMSK                             0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DESC_FIFO_ADDRn_P_DESC_FIFO_ADDR_SHFT                                    0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_GEN_TRSHLDn_ADDR(n)                                          (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00005828 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_GEN_TRSHLDn_PHYS(n)                                          (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00005828 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_GEN_TRSHLDn_OFFS(n)                                          (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00005828 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_GEN_TRSHLDn_RMSK                                                 0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_GEN_TRSHLDn_MAXn                                                      5
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_GEN_TRSHLDn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_GEN_TRSHLDn_ADDR(n), HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_GEN_TRSHLDn_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_GEN_TRSHLDn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_GEN_TRSHLDn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_GEN_TRSHLDn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_GEN_TRSHLDn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_GEN_TRSHLDn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_GEN_TRSHLDn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_GEN_TRSHLDn_INI(n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_GEN_TRSHLDn_P_TRSHLD_BMSK                                        0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_EVNT_GEN_TRSHLDn_P_TRSHLD_SHFT                                           0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_FIFO_SIZESn_ADDR(n)                                               (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00005820 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_FIFO_SIZESn_PHYS(n)                                               (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00005820 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_FIFO_SIZESn_OFFS(n)                                               (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00005820 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_FIFO_SIZESn_RMSK                                                  0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_FIFO_SIZESn_MAXn                                                           5
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_FIFO_SIZESn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_FIFO_SIZESn_ADDR(n), HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_FIFO_SIZESn_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_FIFO_SIZESn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_FIFO_SIZESn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_FIFO_SIZESn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_FIFO_SIZESn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_FIFO_SIZESn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_FIFO_SIZESn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_FIFO_SIZESn_INI(n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_FIFO_SIZESn_P_DATA_FIFO_SIZE_BMSK                                 0xffff0000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_FIFO_SIZESn_P_DATA_FIFO_SIZE_SHFT                                       0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_FIFO_SIZESn_P_DESC_FIFO_SIZE_BMSK                                     0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_FIFO_SIZESn_P_DESC_FIFO_SIZE_SHFT                                        0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_RETR_CNTXT_n_ADDR(n)                                              (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00005834 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_RETR_CNTXT_n_PHYS(n)                                              (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00005834 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_RETR_CNTXT_n_OFFS(n)                                              (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00005834 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_RETR_CNTXT_n_RMSK                                                 0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_RETR_CNTXT_n_MAXn                                                          5
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_RETR_CNTXT_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_RETR_CNTXT_n_ADDR(n), HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_RETR_CNTXT_n_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_RETR_CNTXT_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_RETR_CNTXT_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_RETR_CNTXT_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_RETR_CNTXT_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_RETR_CNTXT_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_RETR_CNTXT_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_RETR_CNTXT_n_INI(n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_RETR_CNTXT_n_RETR_DESC_OFST_BMSK                                  0xffff0000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_RETR_CNTXT_n_RETR_DESC_OFST_SHFT                                        0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_RETR_CNTXT_n_RETR_OFST_IN_DESC_BMSK                                   0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_RETR_CNTXT_n_RETR_OFST_IN_DESC_SHFT                                      0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_SI_CNTXT_n_ADDR(n)                                                (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00005838 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_SI_CNTXT_n_PHYS(n)                                                (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00005838 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_SI_CNTXT_n_OFFS(n)                                                (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00005838 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_SI_CNTXT_n_RMSK                                                       0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_SI_CNTXT_n_MAXn                                                            5
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_SI_CNTXT_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_SI_CNTXT_n_ADDR(n), HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_SI_CNTXT_n_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_SI_CNTXT_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_SI_CNTXT_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_SI_CNTXT_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_SI_CNTXT_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_SI_CNTXT_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_SI_CNTXT_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_SI_CNTXT_n_INI(n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_SI_CNTXT_n_SI_DESC_OFST_BMSK                                          0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_SI_CNTXT_n_SI_DESC_OFST_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DF_CNTXT_n_ADDR(n)                                                (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00005830 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DF_CNTXT_n_PHYS(n)                                                (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00005830 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DF_CNTXT_n_OFFS(n)                                                (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00005830 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DF_CNTXT_n_RMSK                                                   0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DF_CNTXT_n_MAXn                                                            5
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DF_CNTXT_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DF_CNTXT_n_ADDR(n), HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DF_CNTXT_n_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DF_CNTXT_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DF_CNTXT_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DF_CNTXT_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DF_CNTXT_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DF_CNTXT_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DF_CNTXT_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DF_CNTXT_n_INI(n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DF_CNTXT_n_WB_ACCUMULATED_BMSK                                    0xffff0000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DF_CNTXT_n_WB_ACCUMULATED_SHFT                                          0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DF_CNTXT_n_DF_DESC_OFST_BMSK                                          0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_DF_CNTXT_n_DF_DESC_OFST_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_AU_PSM_CNTXT_1_n_ADDR(n)                                          (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00005804 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_AU_PSM_CNTXT_1_n_PHYS(n)                                          (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00005804 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_AU_PSM_CNTXT_1_n_OFFS(n)                                          (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00005804 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_AU_PSM_CNTXT_1_n_RMSK                                             0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_AU_PSM_CNTXT_1_n_MAXn                                                      5
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_AU_PSM_CNTXT_1_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_AU_PSM_CNTXT_1_n_ADDR(n), HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_AU_PSM_CNTXT_1_n_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_AU_PSM_CNTXT_1_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_AU_PSM_CNTXT_1_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_AU_PSM_CNTXT_1_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_AU_PSM_CNTXT_1_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_AU_PSM_CNTXT_1_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_AU_PSM_CNTXT_1_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_AU_PSM_CNTXT_1_n_INI(n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_AU_PSM_CNTXT_1_n_AU_PSM_ACCUMED_BMSK                              0xffff0000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_AU_PSM_CNTXT_1_n_AU_PSM_ACCUMED_SHFT                                    0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_AU_PSM_CNTXT_1_n_AU_ACKED_BMSK                                        0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_AU_PSM_CNTXT_1_n_AU_ACKED_SHFT                                           0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_2_n_ADDR(n)                                             (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00005808 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_2_n_PHYS(n)                                             (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00005808 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_2_n_OFFS(n)                                             (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00005808 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_2_n_RMSK                                                0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_2_n_MAXn                                                         5
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_2_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_2_n_ADDR(n), HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_2_n_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_2_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_2_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_2_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_2_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_2_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_2_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_2_n_INI(n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_DESC_VALID_BMSK                                 0x80000000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_DESC_VALID_SHFT                                       0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_DESC_IRQ_BMSK                                   0x40000000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_DESC_IRQ_SHFT                                         0x1e
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_DESC_IRQ_DONE_BMSK                              0x20000000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_DESC_IRQ_DONE_SHFT                                    0x1d
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_GENERAL_BITS_BMSK                               0x1e000000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_GENERAL_BITS_SHFT                                     0x19
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_CONS_STATE_BMSK                                  0x1c00000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_CONS_STATE_SHFT                                       0x16
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_PROD_SYS_STATE_BMSK                               0x380000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_PROD_SYS_STATE_SHFT                                   0x13
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_PROD_B2B_STATE_BMSK                                0x70000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_PROD_B2B_STATE_SHFT                                   0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_DESC_SIZE_BMSK                                      0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_2_n_PSM_DESC_SIZE_SHFT                                         0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_3_n_ADDR(n)                                             (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x0000580c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_3_n_PHYS(n)                                             (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x0000580c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_3_n_OFFS(n)                                             (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x0000580c + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_3_n_RMSK                                                0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_3_n_MAXn                                                         5
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_3_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_3_n_ADDR(n), HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_3_n_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_3_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_3_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_3_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_3_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_3_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_3_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_3_n_INI(n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_3_n_PSM_DESC_ADDR_BMSK                                  0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_3_n_PSM_DESC_ADDR_SHFT                                         0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_4_n_ADDR(n)                                             (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00005810 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_4_n_PHYS(n)                                             (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00005810 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_4_n_OFFS(n)                                             (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00005810 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_4_n_RMSK                                                0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_4_n_MAXn                                                         5
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_4_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_4_n_ADDR(n), HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_4_n_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_4_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_4_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_4_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_4_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_4_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_4_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_4_n_INI(n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_4_n_PSM_DESC_OFST_BMSK                                  0xffff0000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_4_n_PSM_DESC_OFST_SHFT                                        0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_4_n_PSM_SAVED_ACCUMED_SIZE_BMSK                             0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_4_n_PSM_SAVED_ACCUMED_SIZE_SHFT                                0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_5_n_ADDR(n)                                             (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00005814 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_5_n_PHYS(n)                                             (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00005814 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_5_n_OFFS(n)                                             (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00005814 + 0x1000 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_5_n_RMSK                                                0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_5_n_MAXn                                                         5
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_5_n_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_5_n_ADDR(n), HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_5_n_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_5_n_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_5_n_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_5_n_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_5_n_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_5_n_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_5_n_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_5_n_INI(n))
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_5_n_PSM_BLOCK_BYTE_CNT_BMSK                             0xffff0000
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_5_n_PSM_BLOCK_BYTE_CNT_SHFT                                   0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_5_n_PSM_OFST_IN_DESC_BMSK                                   0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_BAM_P_PSM_CNTXT_5_n_PSM_OFST_IN_DESC_SHFT                                      0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SCR_ADDR                                                            (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00002000)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SCR_PHYS                                                            (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00002000)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SCR_OFFS                                                            (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00002000)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SCR_RMSK                                                                 0x17f
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SCR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_SCR_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_XPU_SCR_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SCR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_SCR_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SCR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_XPU_SCR_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_XPU_SCR_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_XPU_SCR_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SCR_DYNAMIC_CLK_EN_BMSK                                                  0x100
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SCR_DYNAMIC_CLK_EN_SHFT                                                    0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SCR_NSRGCLEE_BMSK                                                         0x40
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SCR_NSRGCLEE_SHFT                                                          0x6
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SCR_NSCFGE_BMSK                                                           0x20
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SCR_NSCFGE_SHFT                                                            0x5
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SCR_SDCDEE_BMSK                                                           0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SCR_SDCDEE_SHFT                                                            0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SCR_SEIE_BMSK                                                              0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SCR_SEIE_SHFT                                                              0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SCR_SCLERE_BMSK                                                            0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SCR_SCLERE_SHFT                                                            0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SCR_SCFGERE_BMSK                                                           0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SCR_SCFGERE_SHFT                                                           0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SCR_XPUNSE_BMSK                                                            0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SCR_XPUNSE_SHFT                                                            0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SWDR_ADDR                                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00002004)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SWDR_PHYS                                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00002004)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SWDR_OFFS                                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00002004)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SWDR_RMSK                                                                  0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SWDR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_SWDR_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_XPU_SWDR_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SWDR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_SWDR_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SWDR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_XPU_SWDR_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SWDR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_XPU_SWDR_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_XPU_SWDR_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SWDR_SCFGWD_BMSK                                                           0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SWDR_SCFGWD_SHFT                                                           0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SEAR0_ADDR                                                          (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00002040)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SEAR0_PHYS                                                          (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00002040)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SEAR0_OFFS                                                          (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00002040)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SEAR0_RMSK                                                          0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SEAR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_SEAR0_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_XPU_SEAR0_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SEAR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_SEAR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SEAR0_PA_BMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SEAR0_PA_SHFT                                                              0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESR_ADDR                                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00002048)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESR_PHYS                                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00002048)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESR_OFFS                                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00002048)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESR_RMSK                                                           0x80000003
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESR_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESR_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESR_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESR_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESR_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESR_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESR_MULTI_BMSK                                                     0x80000000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESR_MULTI_SHFT                                                           0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESR_CLIENT_BMSK                                                           0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESR_CLIENT_SHFT                                                           0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESR_CFG_BMSK                                                              0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESR_CFG_SHFT                                                              0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESRRESTORE_ADDR                                                    (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x0000204c)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESRRESTORE_PHYS                                                    (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x0000204c)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESRRESTORE_OFFS                                                    (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x0000204c)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESRRESTORE_RMSK                                                    0x80000003
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESRRESTORE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESRRESTORE_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESRRESTORE_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESRRESTORE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESRRESTORE_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESRRESTORE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESRRESTORE_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESRRESTORE_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESRRESTORE_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESRRESTORE_MULTI_BMSK                                              0x80000000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESRRESTORE_MULTI_SHFT                                                    0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESRRESTORE_CLIENT_BMSK                                                    0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESRRESTORE_CLIENT_SHFT                                                    0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESRRESTORE_CFG_BMSK                                                       0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESRRESTORE_CFG_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR0_ADDR                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00002050)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR0_PHYS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00002050)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR0_OFFS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00002050)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR0_RMSK                                                        0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR0_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR0_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR0_ATID_BMSK                                                   0xff000000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR0_ATID_SHFT                                                         0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR0_AVMID_BMSK                                                    0xff0000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR0_AVMID_SHFT                                                        0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR0_ABID_BMSK                                                       0xe000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR0_ABID_SHFT                                                          0xd
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR0_APID_BMSK                                                       0x1f00
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR0_APID_SHFT                                                          0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR0_AMID_BMSK                                                         0xff
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR0_AMID_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_ADDR                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00002054)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_PHYS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00002054)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_OFFS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00002054)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_RMSK                                                        0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_DCD_BMSK                                                    0x80000000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_DCD_SHFT                                                          0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_AC_BMSK                                                     0x40000000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_AC_SHFT                                                           0x1e
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_BURSTLEN_BMSK                                               0x20000000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_BURSTLEN_SHFT                                                     0x1d
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_ARDALLOCATE_BMSK                                            0x10000000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_ARDALLOCATE_SHFT                                                  0x1c
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_ABURST_BMSK                                                  0x8000000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_ABURST_SHFT                                                       0x1b
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_AEXCLUSIVE_BMSK                                              0x4000000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_AEXCLUSIVE_SHFT                                                   0x1a
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_AWRITE_BMSK                                                  0x2000000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_AWRITE_SHFT                                                       0x19
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_AFULL_BMSK                                                   0x1000000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_AFULL_SHFT                                                        0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_ARDBEADNDXEN_BMSK                                             0x800000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_ARDBEADNDXEN_SHFT                                                 0x17
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_AOOO_BMSK                                                     0x400000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_AOOO_SHFT                                                         0x16
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_APREQPRIORITY_BMSK                                            0x380000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_APREQPRIORITY_SHFT                                                0x13
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_ASIZE_BMSK                                                     0x70000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_ASIZE_SHFT                                                        0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_AMSSSELFAUTH_BMSK                                               0x8000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_AMSSSELFAUTH_SHFT                                                  0xf
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_ALEN_BMSK                                                       0x7f00
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_ALEN_SHFT                                                          0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_AINST_BMSK                                                        0x80
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_AINST_SHFT                                                         0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_APROTNS_BMSK                                                      0x40
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_APROTNS_SHFT                                                       0x6
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_APRIV_BMSK                                                        0x20
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_APRIV_SHFT                                                         0x5
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_AINNERSHARED_BMSK                                                 0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_AINNERSHARED_SHFT                                                  0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_ASHARED_BMSK                                                       0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_ASHARED_SHFT                                                       0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_AMEMTYPE_BMSK                                                      0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR1_AMEMTYPE_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR2_ADDR                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00002058)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR2_PHYS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00002058)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR2_OFFS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00002058)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR2_RMSK                                                               0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR2_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR2_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR2_MODEM_PRT_HIT_BMSK                                                 0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR2_MODEM_PRT_HIT_SHFT                                                 0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR2_SECURE_PRT_HIT_BMSK                                                0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR2_SECURE_PRT_HIT_SHFT                                                0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR2_NONSECURE_PRT_HIT_BMSK                                             0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_SESYNR2_NONSECURE_PRT_HIT_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MCR_ADDR                                                            (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00002100)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MCR_PHYS                                                            (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00002100)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MCR_OFFS                                                            (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00002100)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MCR_RMSK                                                                 0x11f
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MCR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_MCR_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_XPU_MCR_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MCR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_MCR_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MCR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_XPU_MCR_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_XPU_MCR_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_XPU_MCR_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MCR_DYNAMIC_CLK_EN_BMSK                                                  0x100
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MCR_DYNAMIC_CLK_EN_SHFT                                                    0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MCR_DCDEE_BMSK                                                            0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MCR_DCDEE_SHFT                                                             0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MCR_EIE_BMSK                                                               0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MCR_EIE_SHFT                                                               0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MCR_CLERE_BMSK                                                             0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MCR_CLERE_SHFT                                                             0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MCR_CFGERE_BMSK                                                            0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MCR_CFGERE_SHFT                                                            0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MCR_XPUMSAE_BMSK                                                           0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MCR_XPUMSAE_SHFT                                                           0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MEAR0_ADDR                                                          (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00002140)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MEAR0_PHYS                                                          (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00002140)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MEAR0_OFFS                                                          (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00002140)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MEAR0_RMSK                                                          0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MEAR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_MEAR0_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_XPU_MEAR0_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MEAR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_MEAR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MEAR0_PA_BMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MEAR0_PA_SHFT                                                              0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESR_ADDR                                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00002148)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESR_PHYS                                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00002148)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESR_OFFS                                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00002148)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESR_RMSK                                                           0x80000003
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESR_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESR_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESR_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESR_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESR_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESR_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESR_MULTI_BMSK                                                     0x80000000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESR_MULTI_SHFT                                                           0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESR_CLIENT_BMSK                                                           0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESR_CLIENT_SHFT                                                           0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESR_CFG_BMSK                                                              0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESR_CFG_SHFT                                                              0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESRRESTORE_ADDR                                                    (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x0000214c)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESRRESTORE_PHYS                                                    (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x0000214c)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESRRESTORE_OFFS                                                    (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x0000214c)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESRRESTORE_RMSK                                                    0x80000003
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESRRESTORE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESRRESTORE_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESRRESTORE_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESRRESTORE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESRRESTORE_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESRRESTORE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESRRESTORE_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESRRESTORE_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESRRESTORE_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESRRESTORE_MULTI_BMSK                                              0x80000000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESRRESTORE_MULTI_SHFT                                                    0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESRRESTORE_CLIENT_BMSK                                                    0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESRRESTORE_CLIENT_SHFT                                                    0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESRRESTORE_CFG_BMSK                                                       0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESRRESTORE_CFG_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR0_ADDR                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00002150)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR0_PHYS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00002150)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR0_OFFS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00002150)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR0_RMSK                                                        0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR0_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR0_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR0_ATID_BMSK                                                   0xff000000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR0_ATID_SHFT                                                         0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR0_AVMID_BMSK                                                    0xff0000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR0_AVMID_SHFT                                                        0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR0_ABID_BMSK                                                       0xe000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR0_ABID_SHFT                                                          0xd
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR0_APID_BMSK                                                       0x1f00
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR0_APID_SHFT                                                          0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR0_AMID_BMSK                                                         0xff
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR0_AMID_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_ADDR                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00002154)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_PHYS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00002154)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_OFFS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00002154)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_RMSK                                                        0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_DCD_BMSK                                                    0x80000000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_DCD_SHFT                                                          0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_AC_BMSK                                                     0x40000000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_AC_SHFT                                                           0x1e
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_BURSTLEN_BMSK                                               0x20000000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_BURSTLEN_SHFT                                                     0x1d
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_ARDALLOCATE_BMSK                                            0x10000000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_ARDALLOCATE_SHFT                                                  0x1c
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_ABURST_BMSK                                                  0x8000000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_ABURST_SHFT                                                       0x1b
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_AEXCLUSIVE_BMSK                                              0x4000000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_AEXCLUSIVE_SHFT                                                   0x1a
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_AWRITE_BMSK                                                  0x2000000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_AWRITE_SHFT                                                       0x19
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_AFULL_BMSK                                                   0x1000000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_AFULL_SHFT                                                        0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_ARDBEADNDXEN_BMSK                                             0x800000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_ARDBEADNDXEN_SHFT                                                 0x17
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_AOOO_BMSK                                                     0x400000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_AOOO_SHFT                                                         0x16
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_APREQPRIORITY_BMSK                                            0x380000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_APREQPRIORITY_SHFT                                                0x13
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_ASIZE_BMSK                                                     0x70000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_ASIZE_SHFT                                                        0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_AMSSSELFAUTH_BMSK                                               0x8000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_AMSSSELFAUTH_SHFT                                                  0xf
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_ALEN_BMSK                                                       0x7f00
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_ALEN_SHFT                                                          0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_AINST_BMSK                                                        0x80
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_AINST_SHFT                                                         0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_APROTNS_BMSK                                                      0x40
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_APROTNS_SHFT                                                       0x6
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_APRIV_BMSK                                                        0x20
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_APRIV_SHFT                                                         0x5
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_AINNERSHARED_BMSK                                                 0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_AINNERSHARED_SHFT                                                  0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_ASHARED_BMSK                                                       0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_ASHARED_SHFT                                                       0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_AMEMTYPE_BMSK                                                      0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR1_AMEMTYPE_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR2_ADDR                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00002158)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR2_PHYS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00002158)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR2_OFFS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00002158)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR2_RMSK                                                               0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR2_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR2_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR2_MODEM_PRT_HIT_BMSK                                                 0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR2_MODEM_PRT_HIT_SHFT                                                 0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR2_SECURE_PRT_HIT_BMSK                                                0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR2_SECURE_PRT_HIT_SHFT                                                0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR2_NONSECURE_PRT_HIT_BMSK                                             0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_MESYNR2_NONSECURE_PRT_HIT_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_CR_ADDR                                                             (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00002080)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_CR_PHYS                                                             (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00002080)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_CR_OFFS                                                             (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00002080)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_CR_RMSK                                                                  0x11f
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_CR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_CR_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_XPU_CR_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_CR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_CR_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_CR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_XPU_CR_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_CR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_XPU_CR_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_XPU_CR_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_CR_DYNAMIC_CLK_EN_BMSK                                                   0x100
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_CR_DYNAMIC_CLK_EN_SHFT                                                     0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_CR_DCDEE_BMSK                                                             0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_CR_DCDEE_SHFT                                                              0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_CR_EIE_BMSK                                                                0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_CR_EIE_SHFT                                                                0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_CR_CLERE_BMSK                                                              0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_CR_CLERE_SHFT                                                              0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_CR_CFGERE_BMSK                                                             0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_CR_CFGERE_SHFT                                                             0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_CR_XPUVMIDE_BMSK                                                           0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_CR_XPUVMIDE_SHFT                                                           0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RPU_ACRn_ADDR(n)                                                    (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x000020a0 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RPU_ACRn_PHYS(n)                                                    (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x000020a0 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RPU_ACRn_OFFS(n)                                                    (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x000020a0 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RPU_ACRn_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RPU_ACRn_MAXn                                                                0
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RPU_ACRn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_RPU_ACRn_ADDR(n), HWIO_PERIPH_SS_SDC4_SDCC_XPU_RPU_ACRn_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RPU_ACRn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_RPU_ACRn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RPU_ACRn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_XPU_RPU_ACRn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RPU_ACRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_XPU_RPU_ACRn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC4_SDCC_XPU_RPU_ACRn_INI(n))
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RPU_ACRn_RWE_BMSK                                                   0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RPU_ACRn_RWE_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_EAR0_ADDR                                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x000020c0)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_EAR0_PHYS                                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x000020c0)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_EAR0_OFFS                                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x000020c0)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_EAR0_RMSK                                                           0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_EAR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_EAR0_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_XPU_EAR0_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_EAR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_EAR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_EAR0_PA_BMSK                                                        0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_EAR0_PA_SHFT                                                               0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESR_ADDR                                                            (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x000020c8)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESR_PHYS                                                            (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x000020c8)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESR_OFFS                                                            (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x000020c8)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESR_RMSK                                                            0x80000003
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESR_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESR_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESR_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESR_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESR_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESR_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESR_MULTI_BMSK                                                      0x80000000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESR_MULTI_SHFT                                                            0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESR_CLIENT_BMSK                                                            0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESR_CLIENT_SHFT                                                            0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESR_CFG_BMSK                                                               0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESR_CFG_SHFT                                                               0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESRRESTORE_ADDR                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x000020cc)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESRRESTORE_PHYS                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x000020cc)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESRRESTORE_OFFS                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x000020cc)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESRRESTORE_RMSK                                                     0x80000003
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESRRESTORE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESRRESTORE_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESRRESTORE_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESRRESTORE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESRRESTORE_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESRRESTORE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESRRESTORE_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESRRESTORE_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESRRESTORE_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESRRESTORE_MULTI_BMSK                                               0x80000000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESRRESTORE_MULTI_SHFT                                                     0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESRRESTORE_CLIENT_BMSK                                                     0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESRRESTORE_CLIENT_SHFT                                                     0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESRRESTORE_CFG_BMSK                                                        0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESRRESTORE_CFG_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR0_ADDR                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x000020d0)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR0_PHYS                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x000020d0)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR0_OFFS                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x000020d0)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR0_RMSK                                                         0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR0_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR0_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR0_ATID_BMSK                                                    0xff000000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR0_ATID_SHFT                                                          0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR0_AVMID_BMSK                                                     0xff0000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR0_AVMID_SHFT                                                         0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR0_ABID_BMSK                                                        0xe000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR0_ABID_SHFT                                                           0xd
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR0_APID_BMSK                                                        0x1f00
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR0_APID_SHFT                                                           0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR0_AMID_BMSK                                                          0xff
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR0_AMID_SHFT                                                           0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_ADDR                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x000020d4)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_PHYS                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x000020d4)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_OFFS                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x000020d4)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_RMSK                                                         0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_DCD_BMSK                                                     0x80000000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_DCD_SHFT                                                           0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_AC_BMSK                                                      0x40000000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_AC_SHFT                                                            0x1e
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_BURSTLEN_BMSK                                                0x20000000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_BURSTLEN_SHFT                                                      0x1d
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_ARDALLOCATE_BMSK                                             0x10000000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_ARDALLOCATE_SHFT                                                   0x1c
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_ABURST_BMSK                                                   0x8000000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_ABURST_SHFT                                                        0x1b
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_AEXCLUSIVE_BMSK                                               0x4000000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_AEXCLUSIVE_SHFT                                                    0x1a
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_AWRITE_BMSK                                                   0x2000000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_AWRITE_SHFT                                                        0x19
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_AFULL_BMSK                                                    0x1000000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_AFULL_SHFT                                                         0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_ARDBEADNDXEN_BMSK                                              0x800000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_ARDBEADNDXEN_SHFT                                                  0x17
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_AOOO_BMSK                                                      0x400000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_AOOO_SHFT                                                          0x16
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_APREQPRIORITY_BMSK                                             0x380000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_APREQPRIORITY_SHFT                                                 0x13
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_ASIZE_BMSK                                                      0x70000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_ASIZE_SHFT                                                         0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_AMSSSELFAUTH_BMSK                                                0x8000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_AMSSSELFAUTH_SHFT                                                   0xf
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_ALEN_BMSK                                                        0x7f00
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_ALEN_SHFT                                                           0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_AINST_BMSK                                                         0x80
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_AINST_SHFT                                                          0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_APROTNS_BMSK                                                       0x40
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_APROTNS_SHFT                                                        0x6
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_APRIV_BMSK                                                         0x20
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_APRIV_SHFT                                                          0x5
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_AINNERSHARED_BMSK                                                  0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_AINNERSHARED_SHFT                                                   0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_ASHARED_BMSK                                                        0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_ASHARED_SHFT                                                        0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_AMEMTYPE_BMSK                                                       0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR1_AMEMTYPE_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR2_ADDR                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x000020d8)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR2_PHYS                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x000020d8)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR2_OFFS                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x000020d8)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR2_RMSK                                                                0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR2_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR2_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR2_MODEM_PRT_HIT_BMSK                                                  0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR2_MODEM_PRT_HIT_SHFT                                                  0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR2_SECURE_PRT_HIT_BMSK                                                 0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR2_SECURE_PRT_HIT_SHFT                                                 0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR2_NONSECURE_PRT_HIT_BMSK                                              0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_ESYNR2_NONSECURE_PRT_HIT_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR0_ADDR                                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00002074)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR0_PHYS                                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00002074)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR0_OFFS                                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00002074)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR0_RMSK                                                           0xc000bfff
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR0_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR0_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR0_CLIENTREQ_HALT_ACK_HW_EN_BMSK                                  0x80000000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR0_CLIENTREQ_HALT_ACK_HW_EN_SHFT                                        0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR0_SAVERESTORE_HW_EN_BMSK                                         0x40000000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR0_SAVERESTORE_HW_EN_SHFT                                               0x1e
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR0_BLED_BMSK                                                          0x8000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR0_BLED_SHFT                                                             0xf
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR0_XPUT_BMSK                                                          0x3000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR0_XPUT_SHFT                                                             0xc
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR0_PT_BMSK                                                             0x800
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR0_PT_SHFT                                                               0xb
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR0_MV_BMSK                                                             0x400
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR0_MV_SHFT                                                               0xa
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR0_NRG_BMSK                                                            0x3ff
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR0_NRG_SHFT                                                              0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR1_ADDR                                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00002078)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR1_PHYS                                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00002078)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR1_OFFS                                                           (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00002078)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR1_RMSK                                                           0x7f3ffeff
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR1_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR1_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR1_AMT_HW_ENABLE_BMSK                                             0x40000000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR1_AMT_HW_ENABLE_SHFT                                                   0x1e
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR1_CLIENT_ADDR_WIDTH_BMSK                                         0x3f000000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR1_CLIENT_ADDR_WIDTH_SHFT                                               0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR1_CONFIG_ADDR_WIDTH_BMSK                                           0x3f0000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR1_CONFIG_ADDR_WIDTH_SHFT                                               0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR1_QRIB_EN_BMSK                                                       0x8000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR1_QRIB_EN_SHFT                                                          0xf
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR1_ASYNC_MODE_BMSK                                                    0x4000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR1_ASYNC_MODE_SHFT                                                       0xe
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR1_CONFIG_TYPE_BMSK                                                   0x2000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR1_CONFIG_TYPE_SHFT                                                      0xd
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR1_CLIENT_PIPELINE_ENABLED_BMSK                                       0x1000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR1_CLIENT_PIPELINE_ENABLED_SHFT                                          0xc
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR1_MSA_CHECK_HW_ENABLE_BMSK                                            0x800
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR1_MSA_CHECK_HW_ENABLE_SHFT                                              0xb
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR1_XPU_SYND_REG_ABSENT_BMSK                                            0x400
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR1_XPU_SYND_REG_ABSENT_SHFT                                              0xa
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR1_TZXPU_BMSK                                                          0x200
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR1_TZXPU_SHFT                                                            0x9
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR1_NVMID_BMSK                                                           0xff
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_IDR1_NVMID_SHFT                                                            0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_REV_ADDR                                                            (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x0000207c)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_REV_PHYS                                                            (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x0000207c)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_REV_OFFS                                                            (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x0000207c)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_REV_RMSK                                                            0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_REV_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_REV_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_XPU_REV_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_REV_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_REV_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_REV_MAJOR_BMSK                                                      0xf0000000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_REV_MAJOR_SHFT                                                            0x1c
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_REV_MINOR_BMSK                                                       0xfff0000
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_REV_MINOR_SHFT                                                            0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_REV_STEP_BMSK                                                           0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_REV_STEP_SHFT                                                              0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_RACRm_ADDR(n,m)                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00002200 + 0x80 * (n)+0x4 * (m))
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_RACRm_PHYS(n,m)                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00002200 + 0x80 * (n)+0x4 * (m))
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_RACRm_OFFS(n,m)                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00002200 + 0x80 * (n)+0x4 * (m))
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_RACRm_RMSK                                                      0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_RACRm_MAXn                                                              10
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_RACRm_MAXm                                                               0
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_RACRm_INI2(n,m)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_RACRm_ADDR(n,m), HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_RACRm_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_RACRm_INMI2(n,m,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_RACRm_ADDR(n,m), mask)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_RACRm_OUTI2(n,m,val)    \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_RACRm_ADDR(n,m),val)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_RACRm_OUTMI2(n,m,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_RACRm_ADDR(n,m),mask,val,HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_RACRm_INI2(n,m))
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_RACRm_RWE_BMSK                                                  0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_RACRm_RWE_SHFT                                                         0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_SCR_ADDR(n)                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00002250 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_SCR_PHYS(n)                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00002250 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_SCR_OFFS(n)                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00002250 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_SCR_RMSK                                                               0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_SCR_MAXn                                                                10
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_SCR_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_SCR_ADDR(n), HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_SCR_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_SCR_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_SCR_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_SCR_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_SCR_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_SCR_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_SCR_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_SCR_INI(n))
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_SCR_NS_BMSK                                                            0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_SCR_NS_SHFT                                                            0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_MCR_ADDR(n)                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00002254 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_MCR_PHYS(n)                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00002254 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_MCR_OFFS(n)                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00002254 + 0x80 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_MCR_RMSK                                                               0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_MCR_MAXn                                                                10
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_MCR_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_MCR_ADDR(n), HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_MCR_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_MCR_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_MCR_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_MCR_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_MCR_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_MCR_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_MCR_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_MCR_INI(n))
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_MCR_VMIDCLE_BMSK                                                       0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_MCR_VMIDCLE_SHFT                                                       0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_MCR_SCLE_BMSK                                                          0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_MCR_SCLE_SHFT                                                          0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_MCR_MSAE_BMSK                                                          0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_XPU_RGn_MCR_MSAE_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_ADDR                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000000)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_PHYS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000000)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_OFFS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000000)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_RMSK                                                        0x3ff707f5
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_NSCFG_BMSK                                                  0x30000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_NSCFG_SHFT                                                        0x1c
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_WACFG_BMSK                                                   0xc000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_WACFG_SHFT                                                        0x1a
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_RACFG_BMSK                                                   0x3000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_RACFG_SHFT                                                        0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_SHCFG_BMSK                                                    0xc00000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_SHCFG_SHFT                                                        0x16
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_SMCFCFG_BMSK                                                  0x200000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_SMCFCFG_SHFT                                                      0x15
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_MTCFG_BMSK                                                    0x100000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_MTCFG_SHFT                                                        0x14
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_MEMATTR_BMSK                                                   0x70000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_MEMATTR_SHFT                                                      0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_USFCFG_BMSK                                                      0x400
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_USFCFG_SHFT                                                        0xa
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_GSE_BMSK                                                         0x200
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_GSE_SHFT                                                           0x9
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_STALLD_BMSK                                                      0x100
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_STALLD_SHFT                                                        0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_TRANSIENTCFG_BMSK                                                 0xc0
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_TRANSIENTCFG_SHFT                                                  0x6
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_GCFGFIE_BMSK                                                      0x20
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_GCFGFIE_SHFT                                                       0x5
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_GCFGERE_BMSK                                                      0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_GCFGERE_SHFT                                                       0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_GFIE_BMSK                                                          0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_GFIE_SHFT                                                          0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_CLIENTPD_BMSK                                                      0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR0_CLIENTPD_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR1_ADDR                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000004)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR1_PHYS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000004)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR1_OFFS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000004)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR1_RMSK                                                         0x1000700
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR1_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR1_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR1_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR1_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR1_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR1_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR1_GASRAE_BMSK                                                  0x1000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR1_GASRAE_SHFT                                                       0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR1_NSNUMSMRGO_BMSK                                                  0x700
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR1_NSNUMSMRGO_SHFT                                                    0x8

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR2_ADDR                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000008)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR2_PHYS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000008)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR2_OFFS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000008)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR2_RMSK                                                              0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR2_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR2_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR2_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR2_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR2_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR2_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR2_BPVMID_BMSK                                                       0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SCR2_BPVMID_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SACR_ADDR                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000010)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SACR_PHYS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000010)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SACR_OFFS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000010)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SACR_RMSK                                                        0x70000013
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SACR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SACR_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SACR_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SACR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SACR_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SACR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SACR_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SACR_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SACR_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SACR_BPRCNSH_BMSK                                                0x40000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SACR_BPRCNSH_SHFT                                                      0x1e
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SACR_BPRCISH_BMSK                                                0x20000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SACR_BPRCISH_SHFT                                                      0x1d
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SACR_BPRCOSH_BMSK                                                0x10000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SACR_BPRCOSH_SHFT                                                      0x1c
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SACR_BPREQPRIORITYCFG_BMSK                                             0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SACR_BPREQPRIORITYCFG_SHFT                                              0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SACR_BPREQPRIORITY_BMSK                                                 0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SACR_BPREQPRIORITY_SHFT                                                 0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR0_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000020)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR0_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000020)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR0_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000020)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR0_RMSK                                                       0x88001eff
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR0_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR0_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR0_SES_BMSK                                                   0x80000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR0_SES_SHFT                                                         0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR0_SMS_BMSK                                                    0x8000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR0_SMS_SHFT                                                         0x1b
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR0_NUMSIDB_BMSK                                                   0x1e00
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR0_NUMSIDB_SHFT                                                      0x9
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR0_NUMSMRG_BMSK                                                     0xff
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR0_NUMSMRG_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR1_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000024)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR1_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000024)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR1_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000024)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR1_RMSK                                                           0x9f00
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR1_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR1_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR1_SMCD_BMSK                                                      0x8000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR1_SMCD_SHFT                                                         0xf
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR1_SSDTP_BMSK                                                     0x1000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR1_SSDTP_SHFT                                                        0xc
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR1_NUMSSDNDX_BMSK                                                  0xf00
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR1_NUMSSDNDX_SHFT                                                    0x8

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR2_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000028)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR2_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000028)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR2_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000028)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR2_RMSK                                                             0xff
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR2_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR2_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR2_OAS_BMSK                                                         0xf0
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR2_OAS_SHFT                                                          0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR2_IAS_BMSK                                                          0xf
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR2_IAS_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR4_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000030)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR4_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000030)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR4_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000030)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR4_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR4_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR4_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR4_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR4_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR4_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR4_MAJOR_BMSK                                                 0xf0000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR4_MAJOR_SHFT                                                       0x1c
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR4_MINOR_BMSK                                                  0xfff0000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR4_MINOR_SHFT                                                       0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR4_STEP_BMSK                                                      0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR4_STEP_SHFT                                                         0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR5_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000034)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR5_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000034)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR5_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000034)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR5_RMSK                                                         0xff03ff
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR5_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR5_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR5_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR5_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR5_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR5_NUMMSDRB_BMSK                                                0xff0000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR5_NUMMSDRB_SHFT                                                    0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR5_MSAE_BMSK                                                       0x200
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR5_MSAE_SHFT                                                         0x9
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR5_QRIBE_BMSK                                                      0x100
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR5_QRIBE_SHFT                                                        0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR5_NVMID_BMSK                                                       0xff
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR5_NVMID_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR7_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x0000003c)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR7_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x0000003c)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR7_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x0000003c)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR7_RMSK                                                             0xff
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR7_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR7_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR7_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR7_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR7_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR7_MAJOR_BMSK                                                       0xf0
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR7_MAJOR_SHFT                                                        0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR7_MINOR_BMSK                                                        0xf
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SIDR7_MINOR_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFAR0_ADDR                                                      (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000040)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFAR0_PHYS                                                      (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000040)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFAR0_OFFS                                                      (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000040)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFAR0_RMSK                                                      0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFAR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFAR0_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFAR0_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFAR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFAR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFAR0_SGFEA0_BMSK                                               0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFAR0_SGFEA0_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSR_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000048)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSR_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000048)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSR_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000048)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSR_RMSK                                                       0xc0000026
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSR_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSR_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSR_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSR_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSR_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSR_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSR_MULTI_CLIENT_BMSK                                          0x80000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSR_MULTI_CLIENT_SHFT                                                0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSR_MULTI_CFG_BMSK                                             0x40000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSR_MULTI_CFG_SHFT                                                   0x1e
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSR_CAF_BMSK                                                         0x20
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSR_CAF_SHFT                                                          0x5
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSR_SMCF_BMSK                                                         0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSR_SMCF_SHFT                                                         0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSR_USF_BMSK                                                          0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSR_USF_SHFT                                                          0x1

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSRRESTORE_ADDR                                                (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x0000004c)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSRRESTORE_PHYS                                                (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x0000004c)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSRRESTORE_OFFS                                                (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x0000004c)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSRRESTORE_RMSK                                                0xc0000026
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSRRESTORE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSRRESTORE_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSRRESTORE_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSRRESTORE_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSRRESTORE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSRRESTORE_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSRRESTORE_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSRRESTORE_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSRRESTORE_MULTI_CLIENT_BMSK                                   0x80000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSRRESTORE_MULTI_CLIENT_SHFT                                         0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSRRESTORE_MULTI_CFG_BMSK                                      0x40000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSRRESTORE_MULTI_CFG_SHFT                                            0x1e
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSRRESTORE_CAF_BMSK                                                  0x20
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSRRESTORE_CAF_SHFT                                                   0x5
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSRRESTORE_SMCF_BMSK                                                  0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSRRESTORE_SMCF_SHFT                                                  0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSRRESTORE_USF_BMSK                                                   0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSRRESTORE_USF_SHFT                                                   0x1

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR0_ADDR                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000050)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR0_PHYS                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000050)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR0_OFFS                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000050)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR0_RMSK                                                        0x132
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR0_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR0_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR0_MSSSELFAUTH_BMSK                                            0x100
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR0_MSSSELFAUTH_SHFT                                              0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR0_NSATTR_BMSK                                                  0x20
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR0_NSATTR_SHFT                                                   0x5
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR0_NSSTATE_BMSK                                                 0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR0_NSSTATE_SHFT                                                  0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR0_WNR_BMSK                                                      0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR0_WNR_SHFT                                                      0x1

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR1_ADDR                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000054)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR1_PHYS                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000054)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR1_OFFS                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000054)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR1_RMSK                                                    0x7070007
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR1_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR1_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR1_MSDINDEX_BMSK                                           0x7000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR1_MSDINDEX_SHFT                                                0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR1_SSDINDEX_BMSK                                             0x70000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR1_SSDINDEX_SHFT                                                0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR1_STREAMINDEX_BMSK                                              0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR1_STREAMINDEX_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR2_ADDR                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000058)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR2_PHYS                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000058)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR2_OFFS                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000058)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR2_RMSK                                                   0x3f1fffff
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR2_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR2_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR2_ATID_BMSK                                              0x3f000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR2_ATID_SHFT                                                    0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR2_AVMID_BMSK                                               0x1f0000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR2_AVMID_SHFT                                                   0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR2_ABID_BMSK                                                  0xe000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR2_ABID_SHFT                                                     0xd
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR2_APID_BMSK                                                  0x1f00
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR2_APID_SHFT                                                     0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR2_AMID_BMSK                                                    0xff
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SGFSYNDR2_AMID_SHFT                                                     0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTSCR0_ADDR                                                  (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000090)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTSCR0_PHYS                                                  (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000090)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTSCR0_OFFS                                                  (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000090)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTSCR0_RMSK                                                         0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTSCR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTSCR0_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTSCR0_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTSCR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTSCR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTSCR0_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTSCR0_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTSCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTSCR0_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTSCR0_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTSCR0_CLKONOFFE_BMSK                                               0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTSCR0_CLKONOFFE_SHFT                                               0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_ADDR                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000000)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_PHYS                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000000)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_OFFS                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000000)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_RMSK                                                          0xff70ff5
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_WACFG_BMSK                                                    0xc000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_WACFG_SHFT                                                         0x1a
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_RACFG_BMSK                                                    0x3000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_RACFG_SHFT                                                         0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_SHCFG_BMSK                                                     0xc00000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_SHCFG_SHFT                                                         0x16
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_SMCFCFG_BMSK                                                   0x200000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_SMCFCFG_SHFT                                                       0x15
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_MTCFG_BMSK                                                     0x100000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_MTCFG_SHFT                                                         0x14
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_MEMATTR_BMSK                                                    0x70000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_MEMATTR_SHFT                                                       0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_VMIDPNE_BMSK                                                      0x800
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_VMIDPNE_SHFT                                                        0xb
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_USFCFG_BMSK                                                       0x400
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_USFCFG_SHFT                                                         0xa
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_GSE_BMSK                                                          0x200
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_GSE_SHFT                                                            0x9
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_STALLD_BMSK                                                       0x100
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_STALLD_SHFT                                                         0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_TRANSIENTCFG_BMSK                                                  0xc0
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_TRANSIENTCFG_SHFT                                                   0x6
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_GCFGFIE_BMSK                                                       0x20
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_GCFGFIE_SHFT                                                        0x5
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_GCFGERE_BMSK                                                       0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_GCFGERE_SHFT                                                        0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_GFIE_BMSK                                                           0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_GFIE_SHFT                                                           0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_CLIENTPD_BMSK                                                       0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR0_CLIENTPD_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR2_ADDR                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000008)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR2_PHYS                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000008)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR2_OFFS                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000008)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR2_RMSK                                                               0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR2_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR2_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR2_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR2_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR2_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR2_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR2_BPVMID_BMSK                                                        0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_CR2_BPVMID_SHFT                                                         0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_ACR_ADDR                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000010)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_ACR_PHYS                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000010)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_ACR_OFFS                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000010)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_ACR_RMSK                                                         0x70000013
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_ACR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_ACR_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_ACR_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_ACR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_ACR_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_ACR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_ACR_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_ACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_ACR_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_ACR_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_ACR_BPRCNSH_BMSK                                                 0x40000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_ACR_BPRCNSH_SHFT                                                       0x1e
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_ACR_BPRCISH_BMSK                                                 0x20000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_ACR_BPRCISH_SHFT                                                       0x1d
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_ACR_BPRCOSH_BMSK                                                 0x10000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_ACR_BPRCOSH_SHFT                                                       0x1c
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_ACR_BPREQPRIORITYCFG_BMSK                                              0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_ACR_BPREQPRIORITYCFG_SHFT                                               0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_ACR_BPREQPRIORITY_BMSK                                                  0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_ACR_BPREQPRIORITY_SHFT                                                  0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR0_ADDR                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000020)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR0_PHYS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000020)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR0_OFFS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000020)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR0_RMSK                                                         0x8001eff
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR0_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR0_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR0_SMS_BMSK                                                     0x8000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR0_SMS_SHFT                                                          0x1b
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR0_NUMSIDB_BMSK                                                    0x1e00
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR0_NUMSIDB_SHFT                                                       0x9
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR0_NUMSMRG_BMSK                                                      0xff
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR0_NUMSMRG_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR1_ADDR                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000024)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR1_PHYS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000024)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR1_OFFS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000024)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR1_RMSK                                                            0x9f00
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR1_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR1_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR1_SMCD_BMSK                                                       0x8000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR1_SMCD_SHFT                                                          0xf
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR1_SSDTP_BMSK                                                      0x1000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR1_SSDTP_SHFT                                                         0xc
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR1_NUMSSDNDX_BMSK                                                   0xf00
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR1_NUMSSDNDX_SHFT                                                     0x8

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR2_ADDR                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000028)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR2_PHYS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000028)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR2_OFFS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000028)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR2_RMSK                                                              0xff
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR2_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR2_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR2_OAS_BMSK                                                          0xf0
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR2_OAS_SHFT                                                           0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR2_IAS_BMSK                                                           0xf
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR2_IAS_SHFT                                                           0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR4_ADDR                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000030)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR4_PHYS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000030)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR4_OFFS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000030)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR4_RMSK                                                        0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR4_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR4_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR4_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR4_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR4_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR4_MAJOR_BMSK                                                  0xf0000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR4_MAJOR_SHFT                                                        0x1c
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR4_MINOR_BMSK                                                   0xfff0000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR4_MINOR_SHFT                                                        0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR4_STEP_BMSK                                                       0xffff
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR4_STEP_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR5_ADDR                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000034)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR5_PHYS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000034)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR5_OFFS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000034)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR5_RMSK                                                          0xff03ff
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR5_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR5_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR5_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR5_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR5_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR5_NUMMSDRB_BMSK                                                 0xff0000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR5_NUMMSDRB_SHFT                                                     0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR5_MSAE_BMSK                                                        0x200
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR5_MSAE_SHFT                                                          0x9
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR5_QRIBE_BMSK                                                       0x100
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR5_QRIBE_SHFT                                                         0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR5_NVMID_BMSK                                                        0xff
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR5_NVMID_SHFT                                                         0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR7_ADDR                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x0000003c)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR7_PHYS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x0000003c)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR7_OFFS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x0000003c)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR7_RMSK                                                              0xff
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR7_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR7_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR7_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR7_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR7_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR7_MAJOR_BMSK                                                        0xf0
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR7_MAJOR_SHFT                                                         0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR7_MINOR_BMSK                                                         0xf
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_IDR7_MINOR_SHFT                                                         0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFAR0_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000040)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFAR0_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000040)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFAR0_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000040)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFAR0_RMSK                                                       0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFAR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFAR0_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFAR0_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFAR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFAR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFAR0_GFEA0_BMSK                                                 0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFAR0_GFEA0_SHFT                                                        0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSR_ADDR                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000048)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSR_PHYS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000048)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSR_OFFS                                                        (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000048)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSR_RMSK                                                        0xc00000a6
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSR_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSR_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSR_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSR_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSR_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSR_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSR_MULTI_CLIENT_BMSK                                           0x80000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSR_MULTI_CLIENT_SHFT                                                 0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSR_MULTI_CFG_BMSK                                              0x40000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSR_MULTI_CFG_SHFT                                                    0x1e
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSR_PF_BMSK                                                           0x80
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSR_PF_SHFT                                                            0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSR_CAF_BMSK                                                          0x20
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSR_CAF_SHFT                                                           0x5
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSR_SMCF_BMSK                                                          0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSR_SMCF_SHFT                                                          0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSR_USF_BMSK                                                           0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSR_USF_SHFT                                                           0x1

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSRRESTORE_ADDR                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x0000004c)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSRRESTORE_PHYS                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x0000004c)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSRRESTORE_OFFS                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x0000004c)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSRRESTORE_RMSK                                                 0xc00000a6
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSRRESTORE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSRRESTORE_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSRRESTORE_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSRRESTORE_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSRRESTORE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSRRESTORE_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSRRESTORE_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSRRESTORE_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSRRESTORE_MULTI_CLIENT_BMSK                                    0x80000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSRRESTORE_MULTI_CLIENT_SHFT                                          0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSRRESTORE_MULTI_CFG_BMSK                                       0x40000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSRRESTORE_MULTI_CFG_SHFT                                             0x1e
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSRRESTORE_PF_BMSK                                                    0x80
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSRRESTORE_PF_SHFT                                                     0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSRRESTORE_CAF_BMSK                                                   0x20
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSRRESTORE_CAF_SHFT                                                    0x5
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSRRESTORE_SMCF_BMSK                                                   0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSRRESTORE_SMCF_SHFT                                                   0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSRRESTORE_USF_BMSK                                                    0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSRRESTORE_USF_SHFT                                                    0x1

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR0_ADDR                                                    (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000050)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR0_PHYS                                                    (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000050)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR0_OFFS                                                    (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000050)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR0_RMSK                                                         0x132
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR0_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR0_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR0_MSSSELFAUTH_BMSK                                             0x100
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR0_MSSSELFAUTH_SHFT                                               0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR0_NSATTR_BMSK                                                   0x20
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR0_NSATTR_SHFT                                                    0x5
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR0_NSSTATE_BMSK                                                  0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR0_NSSTATE_SHFT                                                   0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR0_WNR_BMSK                                                       0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR0_WNR_SHFT                                                       0x1

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR1_ADDR                                                    (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000054)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR1_PHYS                                                    (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000054)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR1_OFFS                                                    (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000054)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR1_RMSK                                                     0x7070007
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR1_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR1_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR1_MSDINDEX_BMSK                                            0x7000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR1_MSDINDEX_SHFT                                                 0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR1_SSDINDEX_BMSK                                              0x70000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR1_SSDINDEX_SHFT                                                 0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR1_STREAMINDEX_BMSK                                               0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR1_STREAMINDEX_SHFT                                               0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR2_ADDR                                                    (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000058)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR2_PHYS                                                    (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000058)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR2_OFFS                                                    (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000058)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR2_RMSK                                                    0x3f1fffff
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR2_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR2_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR2_ATID_BMSK                                               0x3f000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR2_ATID_SHFT                                                     0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR2_AVMID_BMSK                                                0x1f0000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR2_AVMID_SHFT                                                    0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR2_ABID_BMSK                                                   0xe000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR2_ABID_SHFT                                                      0xd
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR2_APID_BMSK                                                   0x1f00
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR2_APID_SHFT                                                      0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR2_AMID_BMSK                                                     0xff
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_GFSYNDR2_AMID_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTCR0_ADDR                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000090)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTCR0_PHYS                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000090)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTCR0_OFFS                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000090)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTCR0_RMSK                                                          0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTCR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTCR0_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTCR0_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTCR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTCR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTCR0_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTCR0_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTCR0_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTCR0_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTCR0_CLKONOFFE_BMSK                                                0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTCR0_CLKONOFFE_SHFT                                                0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTACR_ADDR                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x0000009c)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTACR_PHYS                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x0000009c)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTACR_OFFS                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x0000009c)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTACR_RMSK                                                   0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTACR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTACR_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTACR_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTACR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTACR_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTACR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTACR_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTACR_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTACR_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTACR_RWE_BMSK                                               0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_VMIDMTACR_RWE_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000400)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000400)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000400)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_RMSK                                                        0xff70ff5
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_WACFG_BMSK                                                  0xc000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_WACFG_SHFT                                                       0x1a
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_RACFG_BMSK                                                  0x3000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_RACFG_SHFT                                                       0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_SHCFG_BMSK                                                   0xc00000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_SHCFG_SHFT                                                       0x16
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_SMCFCFG_BMSK                                                 0x200000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_SMCFCFG_SHFT                                                     0x15
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_MTCFG_BMSK                                                   0x100000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_MTCFG_SHFT                                                       0x14
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_MEMATTR_BMSK                                                  0x70000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_MEMATTR_SHFT                                                     0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_VMIDPNE_BMSK                                                    0x800
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_VMIDPNE_SHFT                                                      0xb
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_USFCFG_BMSK                                                     0x400
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_USFCFG_SHFT                                                       0xa
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_GSE_BMSK                                                        0x200
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_GSE_SHFT                                                          0x9
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_STALLD_BMSK                                                     0x100
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_STALLD_SHFT                                                       0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_TRANSIENTCFG_BMSK                                                0xc0
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_TRANSIENTCFG_SHFT                                                 0x6
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_GCFGFIE_BMSK                                                     0x20
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_GCFGFIE_SHFT                                                      0x5
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_GCFGERE_BMSK                                                     0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_GCFGERE_SHFT                                                      0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_GFIE_BMSK                                                         0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_GFIE_SHFT                                                         0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_CLIENTPD_BMSK                                                     0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR0_CLIENTPD_SHFT                                                     0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR2_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000408)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR2_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000408)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR2_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000408)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR2_RMSK                                                             0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR2_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR2_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR2_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR2_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR2_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR2_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR2_BPVMID_BMSK                                                      0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSCR2_BPVMID_SHFT                                                       0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSACR_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000410)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSACR_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000410)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSACR_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000410)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSACR_RMSK                                                       0x70000013
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSACR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSACR_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSACR_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSACR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSACR_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSACR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSACR_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSACR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSACR_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSACR_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSACR_BPRCNSH_BMSK                                               0x40000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSACR_BPRCNSH_SHFT                                                     0x1e
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSACR_BPRCISH_BMSK                                               0x20000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSACR_BPRCISH_SHFT                                                     0x1d
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSACR_BPRCOSH_BMSK                                               0x10000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSACR_BPRCOSH_SHFT                                                     0x1c
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSACR_BPREQPRIORITYCFG_BMSK                                            0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSACR_BPREQPRIORITYCFG_SHFT                                             0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSACR_BPREQPRIORITY_BMSK                                                0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSACR_BPREQPRIORITY_SHFT                                                0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFAR0_ADDR                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000440)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFAR0_PHYS                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000440)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFAR0_OFFS                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000440)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFAR0_RMSK                                                     0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFAR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFAR0_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFAR0_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFAR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFAR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFAR0_GFEA0_BMSK                                               0xffffffff
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFAR0_GFEA0_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSR_ADDR                                                      (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000448)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSR_PHYS                                                      (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000448)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSR_OFFS                                                      (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000448)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSR_RMSK                                                      0xc00000a6
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSR_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSR_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSR_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSR_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSR_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSR_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSR_MULTI_CLIENT_BMSK                                         0x80000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSR_MULTI_CLIENT_SHFT                                               0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSR_MULTI_CFG_BMSK                                            0x40000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSR_MULTI_CFG_SHFT                                                  0x1e
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSR_PF_BMSK                                                         0x80
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSR_PF_SHFT                                                          0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSR_CAF_BMSK                                                        0x20
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSR_CAF_SHFT                                                         0x5
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSR_SMCF_BMSK                                                        0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSR_SMCF_SHFT                                                        0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSR_USF_BMSK                                                         0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSR_USF_SHFT                                                         0x1

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSRRESTORE_ADDR                                               (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x0000044c)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSRRESTORE_PHYS                                               (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x0000044c)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSRRESTORE_OFFS                                               (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x0000044c)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSRRESTORE_RMSK                                               0xc00000a6
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSRRESTORE_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSRRESTORE_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSRRESTORE_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSRRESTORE_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSRRESTORE_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSRRESTORE_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSRRESTORE_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSRRESTORE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSRRESTORE_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSRRESTORE_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSRRESTORE_MULTI_CLIENT_BMSK                                  0x80000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSRRESTORE_MULTI_CLIENT_SHFT                                        0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSRRESTORE_MULTI_CFG_BMSK                                     0x40000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSRRESTORE_MULTI_CFG_SHFT                                           0x1e
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSRRESTORE_PF_BMSK                                                  0x80
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSRRESTORE_PF_SHFT                                                   0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSRRESTORE_CAF_BMSK                                                 0x20
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSRRESTORE_CAF_SHFT                                                  0x5
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSRRESTORE_SMCF_BMSK                                                 0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSRRESTORE_SMCF_SHFT                                                 0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSRRESTORE_USF_BMSK                                                  0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSRRESTORE_USF_SHFT                                                  0x1

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR0_ADDR                                                  (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000450)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR0_PHYS                                                  (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000450)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR0_OFFS                                                  (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000450)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR0_RMSK                                                       0x132
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR0_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR0_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR0_MSSSELFAUTH_BMSK                                           0x100
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR0_MSSSELFAUTH_SHFT                                             0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR0_NSATTR_BMSK                                                 0x20
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR0_NSATTR_SHFT                                                  0x5
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR0_NSSTATE_BMSK                                                0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR0_NSSTATE_SHFT                                                 0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR0_WNR_BMSK                                                     0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR0_WNR_SHFT                                                     0x1

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR1_ADDR                                                  (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000454)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR1_PHYS                                                  (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000454)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR1_OFFS                                                  (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000454)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR1_RMSK                                                   0x7070007
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR1_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR1_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR1_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR1_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR1_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR1_MSDINDEX_BMSK                                          0x7000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR1_MSDINDEX_SHFT                                               0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR1_SSDINDEX_BMSK                                            0x70000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR1_SSDINDEX_SHFT                                               0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR1_STREAMINDEX_BMSK                                             0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR1_STREAMINDEX_SHFT                                             0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR2_ADDR                                                  (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000458)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR2_PHYS                                                  (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000458)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR2_OFFS                                                  (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000458)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR2_RMSK                                                  0x3f1fffff
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR2_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR2_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR2_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR2_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR2_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR2_ATID_BMSK                                             0x3f000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR2_ATID_SHFT                                                   0x18
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR2_AVMID_BMSK                                              0x1f0000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR2_AVMID_SHFT                                                  0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR2_ABID_BMSK                                                 0xe000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR2_ABID_SHFT                                                    0xd
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR2_APID_BMSK                                                 0x1f00
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR2_APID_SHFT                                                    0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR2_AMID_BMSK                                                   0xff
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSGFSYNDR2_AMID_SHFT                                                    0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSVMIDMTCR0_ADDR                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000490)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSVMIDMTCR0_PHYS                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000490)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSVMIDMTCR0_OFFS                                                 (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000490)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSVMIDMTCR0_RMSK                                                        0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSVMIDMTCR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSVMIDMTCR0_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSVMIDMTCR0_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSVMIDMTCR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSVMIDMTCR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSVMIDMTCR0_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSVMIDMTCR0_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSVMIDMTCR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSVMIDMTCR0_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSVMIDMTCR0_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSVMIDMTCR0_CLKONOFFE_BMSK                                              0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_NSVMIDMTCR0_CLKONOFFE_SHFT                                              0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SSDR0_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000080)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SSDR0_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000080)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SSDR0_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000080)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SSDR0_RMSK                                                             0xff
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SSDR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SSDR0_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SSDR0_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SSDR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SSDR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SSDR0_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SSDR0_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SSDR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SSDR0_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SSDR0_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SSDR0_RWE_BMSK                                                         0xff
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SSDR0_RWE_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_MSDR0_ADDR                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000480)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_MSDR0_PHYS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000480)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_MSDR0_OFFS                                                       (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000480)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_MSDR0_RMSK                                                             0x7f
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_MSDR0_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_MSDR0_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_MSDR0_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_MSDR0_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_MSDR0_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_MSDR0_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_MSDR0_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_MSDR0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_MSDR0_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_MSDR0_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_MSDR0_RWE_BMSK                                                         0x7f
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_MSDR0_RWE_SHFT                                                          0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_MCR_ADDR                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000494)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_MCR_PHYS                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000494)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_MCR_OFFS                                                         (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000494)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_MCR_RMSK                                                                0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_MCR_IN          \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_MCR_ADDR, HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_MCR_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_MCR_INM(m)      \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_MCR_ADDR, m)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_MCR_OUT(v)      \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_MCR_ADDR,v)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_MCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_MCR_ADDR,m,v,HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_MCR_IN)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_MCR_CLKONOFFE_BMSK                                                      0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_MCR_CLKONOFFE_SHFT                                                      0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_MCR_BPMSACFG_BMSK                                                       0x2
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_MCR_BPMSACFG_SHFT                                                       0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_MCR_BPSMSACFG_BMSK                                                      0x1
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_MCR_BPSMSACFG_SHFT                                                      0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_S2VRn_ADDR(n)                                                    (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000c00 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_S2VRn_PHYS(n)                                                    (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000c00 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_S2VRn_OFFS(n)                                                    (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000c00 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_S2VRn_RMSK                                                       0x30ff7b1f
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_S2VRn_MAXn                                                                6
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_S2VRn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_S2VRn_ADDR(n), HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_S2VRn_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_S2VRn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_S2VRn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_S2VRn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_S2VRn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_S2VRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_S2VRn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_S2VRn_INI(n))
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_S2VRn_TRANSIENTCFG_BMSK                                          0x30000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_S2VRn_TRANSIENTCFG_SHFT                                                0x1c
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_S2VRn_WACFG_BMSK                                                   0xc00000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_S2VRn_WACFG_SHFT                                                       0x16
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_S2VRn_RACFG_BMSK                                                   0x300000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_S2VRn_RACFG_SHFT                                                       0x14
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_S2VRn_NSCFG_BMSK                                                    0xc0000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_S2VRn_NSCFG_SHFT                                                       0x12
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_S2VRn_TYPE_BMSK                                                     0x30000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_S2VRn_TYPE_SHFT                                                        0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_S2VRn_MEMATTR_BMSK                                                   0x7000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_S2VRn_MEMATTR_SHFT                                                      0xc
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_S2VRn_MTCFG_BMSK                                                      0x800
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_S2VRn_MTCFG_SHFT                                                        0xb
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_S2VRn_SHCFG_BMSK                                                      0x300
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_S2VRn_SHCFG_SHFT                                                        0x8
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_S2VRn_VMID_BMSK                                                        0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_S2VRn_VMID_SHFT                                                         0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_AS2VRn_ADDR(n)                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000e00 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_AS2VRn_PHYS(n)                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000e00 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_AS2VRn_OFFS(n)                                                   (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000e00 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_AS2VRn_RMSK                                                      0x70000013
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_AS2VRn_MAXn                                                               6
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_AS2VRn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_AS2VRn_ADDR(n), HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_AS2VRn_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_AS2VRn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_AS2VRn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_AS2VRn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_AS2VRn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_AS2VRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_AS2VRn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_AS2VRn_INI(n))
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_AS2VRn_RCNSH_BMSK                                                0x40000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_AS2VRn_RCNSH_SHFT                                                      0x1e
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_AS2VRn_RCISH_BMSK                                                0x20000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_AS2VRn_RCISH_SHFT                                                      0x1d
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_AS2VRn_RCOSH_BMSK                                                0x10000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_AS2VRn_RCOSH_SHFT                                                      0x1c
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_AS2VRn_REQPRIORITYCFG_BMSK                                             0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_AS2VRn_REQPRIORITYCFG_SHFT                                              0x4
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_AS2VRn_REQPRIORITY_BMSK                                                 0x3
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_AS2VRn_REQPRIORITY_SHFT                                                 0x0

#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SMRn_ADDR(n)                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE      + 0x00000800 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SMRn_PHYS(n)                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_PHYS + 0x00000800 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SMRn_OFFS(n)                                                     (PERIPH_SS_SDC4_SDCC4_TOP_REG_BASE_OFFS + 0x00000800 + 0x4 * (n))
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SMRn_RMSK                                                        0x80070007
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SMRn_MAXn                                                                 6
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SMRn_INI(n)        \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SMRn_ADDR(n), HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SMRn_RMSK)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SMRn_INMI(n,mask)    \
        in_dword_masked(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SMRn_ADDR(n), (mask))
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SMRn_OUTI(n,val)    \
        out_dword(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SMRn_ADDR(n),val)
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SMRn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SMRn_ADDR(n),mask,val,HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SMRn_INI(n))
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SMRn_VALID_BMSK                                                  0x80000000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SMRn_VALID_SHFT                                                        0x1f
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SMRn_MASK_BMSK                                                      0x70000
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SMRn_MASK_SHFT                                                         0x10
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SMRn_ID_BMSK                                                            0x7
#define HWIO_PERIPH_SS_SDC4_SDCC_VMIDMT_SMRn_ID_SHFT                                                            0x0

/*----------------------------------------------------------------------------
 * MODULE: TLMM_CSR
 *--------------------------------------------------------------------------*/

#define TLMM_CSR_REG_BASE                                                (TLMM_BASE      + 0x00010000)
#define TLMM_CSR_REG_BASE_PHYS                                           (TLMM_BASE_PHYS + 0x00010000)
#define TLMM_CSR_REG_BASE_OFFS                                           0x00010000

#define HWIO_TLMM_GPIO_CFGn_ADDR(n)                                      (TLMM_CSR_REG_BASE      + 0x00001000 + 0x10 * (n))
#define HWIO_TLMM_GPIO_CFGn_PHYS(n)                                      (TLMM_CSR_REG_BASE_PHYS + 0x00001000 + 0x10 * (n))
#define HWIO_TLMM_GPIO_CFGn_OFFS(n)                                      (TLMM_CSR_REG_BASE_OFFS + 0x00001000 + 0x10 * (n))
#define HWIO_TLMM_GPIO_CFGn_RMSK                                              0x7ff
#define HWIO_TLMM_GPIO_CFGn_MAXn                                                145
#define HWIO_TLMM_GPIO_CFGn_INI(n)        \
        in_dword_masked(HWIO_TLMM_GPIO_CFGn_ADDR(n), HWIO_TLMM_GPIO_CFGn_RMSK)
#define HWIO_TLMM_GPIO_CFGn_INMI(n,mask)    \
        in_dword_masked(HWIO_TLMM_GPIO_CFGn_ADDR(n), (mask))
#define HWIO_TLMM_GPIO_CFGn_OUTI(n,val)    \
        out_dword(HWIO_TLMM_GPIO_CFGn_ADDR(n),val)
#define HWIO_TLMM_GPIO_CFGn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_CFGn_ADDR(n),mask,val,HWIO_TLMM_GPIO_CFGn_INI(n))
#define HWIO_TLMM_GPIO_CFGn_GPIO_HIHYS_EN_BMSK                                0x400
#define HWIO_TLMM_GPIO_CFGn_GPIO_HIHYS_EN_SHFT                                  0xa
#define HWIO_TLMM_GPIO_CFGn_GPIO_OE_BMSK                                      0x200
#define HWIO_TLMM_GPIO_CFGn_GPIO_OE_SHFT                                        0x9
#define HWIO_TLMM_GPIO_CFGn_DRV_STRENGTH_BMSK                                 0x1c0
#define HWIO_TLMM_GPIO_CFGn_DRV_STRENGTH_SHFT                                   0x6
#define HWIO_TLMM_GPIO_CFGn_DRV_STRENGTH_DRV_2_MA_FVAL                          0x0
#define HWIO_TLMM_GPIO_CFGn_DRV_STRENGTH_DRV_4_MA_FVAL                          0x1
#define HWIO_TLMM_GPIO_CFGn_DRV_STRENGTH_DRV_6_MA_FVAL                          0x2
#define HWIO_TLMM_GPIO_CFGn_DRV_STRENGTH_DRV_8_MA_FVAL                          0x3
#define HWIO_TLMM_GPIO_CFGn_DRV_STRENGTH_DRV_10_MA_FVAL                         0x4
#define HWIO_TLMM_GPIO_CFGn_DRV_STRENGTH_DRV_12_MA_FVAL                         0x5
#define HWIO_TLMM_GPIO_CFGn_DRV_STRENGTH_DRV_14_MA_FVAL                         0x6
#define HWIO_TLMM_GPIO_CFGn_DRV_STRENGTH_DRV_16_MA_FVAL                         0x7
#define HWIO_TLMM_GPIO_CFGn_FUNC_SEL_BMSK                                      0x3c
#define HWIO_TLMM_GPIO_CFGn_FUNC_SEL_SHFT                                       0x2
#define HWIO_TLMM_GPIO_CFGn_GPIO_PULL_BMSK                                      0x3
#define HWIO_TLMM_GPIO_CFGn_GPIO_PULL_SHFT                                      0x0
#define HWIO_TLMM_GPIO_CFGn_GPIO_PULL_NO_PULL_FVAL                              0x0
#define HWIO_TLMM_GPIO_CFGn_GPIO_PULL_PULL_DOWN_FVAL                            0x1
#define HWIO_TLMM_GPIO_CFGn_GPIO_PULL_KEEPER_FVAL                               0x2
#define HWIO_TLMM_GPIO_CFGn_GPIO_PULL_PULL_UP_FVAL                              0x3

#define HWIO_TLMM_GPIO_IN_OUTn_ADDR(n)                                   (TLMM_CSR_REG_BASE      + 0x00001004 + 0x10 * (n))
#define HWIO_TLMM_GPIO_IN_OUTn_PHYS(n)                                   (TLMM_CSR_REG_BASE_PHYS + 0x00001004 + 0x10 * (n))
#define HWIO_TLMM_GPIO_IN_OUTn_OFFS(n)                                   (TLMM_CSR_REG_BASE_OFFS + 0x00001004 + 0x10 * (n))
#define HWIO_TLMM_GPIO_IN_OUTn_RMSK                                             0x3
#define HWIO_TLMM_GPIO_IN_OUTn_MAXn                                             145
#define HWIO_TLMM_GPIO_IN_OUTn_INI(n)        \
        in_dword_masked(HWIO_TLMM_GPIO_IN_OUTn_ADDR(n), HWIO_TLMM_GPIO_IN_OUTn_RMSK)
#define HWIO_TLMM_GPIO_IN_OUTn_INMI(n,mask)    \
        in_dword_masked(HWIO_TLMM_GPIO_IN_OUTn_ADDR(n), (mask))
#define HWIO_TLMM_GPIO_IN_OUTn_OUTI(n,val)    \
        out_dword(HWIO_TLMM_GPIO_IN_OUTn_ADDR(n),val)
#define HWIO_TLMM_GPIO_IN_OUTn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_IN_OUTn_ADDR(n),mask,val,HWIO_TLMM_GPIO_IN_OUTn_INI(n))
#define HWIO_TLMM_GPIO_IN_OUTn_GPIO_OUT_BMSK                                    0x2
#define HWIO_TLMM_GPIO_IN_OUTn_GPIO_OUT_SHFT                                    0x1
#define HWIO_TLMM_GPIO_IN_OUTn_GPIO_IN_BMSK                                     0x1
#define HWIO_TLMM_GPIO_IN_OUTn_GPIO_IN_SHFT                                     0x0

#define HWIO_TLMM_GPIO_INTR_CFGn_ADDR(n)                                 (TLMM_CSR_REG_BASE      + 0x00001008 + 0x10 * (n))
#define HWIO_TLMM_GPIO_INTR_CFGn_PHYS(n)                                 (TLMM_CSR_REG_BASE_PHYS + 0x00001008 + 0x10 * (n))
#define HWIO_TLMM_GPIO_INTR_CFGn_OFFS(n)                                 (TLMM_CSR_REG_BASE_OFFS + 0x00001008 + 0x10 * (n))
#define HWIO_TLMM_GPIO_INTR_CFGn_RMSK                                         0x1ff
#define HWIO_TLMM_GPIO_INTR_CFGn_MAXn                                           145
#define HWIO_TLMM_GPIO_INTR_CFGn_INI(n)        \
        in_dword_masked(HWIO_TLMM_GPIO_INTR_CFGn_ADDR(n), HWIO_TLMM_GPIO_INTR_CFGn_RMSK)
#define HWIO_TLMM_GPIO_INTR_CFGn_INMI(n,mask)    \
        in_dword_masked(HWIO_TLMM_GPIO_INTR_CFGn_ADDR(n), (mask))
#define HWIO_TLMM_GPIO_INTR_CFGn_OUTI(n,val)    \
        out_dword(HWIO_TLMM_GPIO_INTR_CFGn_ADDR(n),val)
#define HWIO_TLMM_GPIO_INTR_CFGn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_INTR_CFGn_ADDR(n),mask,val,HWIO_TLMM_GPIO_INTR_CFGn_INI(n))
#define HWIO_TLMM_GPIO_INTR_CFGn_DIR_CONN_EN_BMSK                             0x100
#define HWIO_TLMM_GPIO_INTR_CFGn_DIR_CONN_EN_SHFT                               0x8
#define HWIO_TLMM_GPIO_INTR_CFGn_DIR_CONN_EN_DISABLE_FVAL                       0x0
#define HWIO_TLMM_GPIO_INTR_CFGn_DIR_CONN_EN_ENABLE_FVAL                        0x1
#define HWIO_TLMM_GPIO_INTR_CFGn_TARGET_PROC_BMSK                              0xe0
#define HWIO_TLMM_GPIO_INTR_CFGn_TARGET_PROC_SHFT                               0x5
#define HWIO_TLMM_GPIO_INTR_CFGn_TARGET_PROC_WCSS_FVAL                          0x0
#define HWIO_TLMM_GPIO_INTR_CFGn_TARGET_PROC_SENSORS_FVAL                       0x1
#define HWIO_TLMM_GPIO_INTR_CFGn_TARGET_PROC_LPA_DSP_FVAL                       0x2
#define HWIO_TLMM_GPIO_INTR_CFGn_TARGET_PROC_RPM_FVAL                           0x3
#define HWIO_TLMM_GPIO_INTR_CFGn_TARGET_PROC_KPSS_FVAL                          0x4
#define HWIO_TLMM_GPIO_INTR_CFGn_TARGET_PROC_MSS_FVAL                           0x5
#define HWIO_TLMM_GPIO_INTR_CFGn_TARGET_PROC_TZ_FVAL                            0x6
#define HWIO_TLMM_GPIO_INTR_CFGn_TARGET_PROC_NONE_FVAL                          0x7
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_RAW_STATUS_EN_BMSK                       0x10
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_RAW_STATUS_EN_SHFT                        0x4
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_RAW_STATUS_EN_DISABLE_FVAL                0x0
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_RAW_STATUS_EN_ENABLE_FVAL                 0x1
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_DECT_CTL_BMSK                             0xc
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_DECT_CTL_SHFT                             0x2
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_DECT_CTL_LEVEL_FVAL                       0x0
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_DECT_CTL_POS_EDGE_FVAL                    0x1
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_DECT_CTL_NEG_EDGE_FVAL                    0x2
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_DECT_CTL_DUAL_EDGE_FVAL                   0x3
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_POL_CTL_BMSK                              0x2
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_POL_CTL_SHFT                              0x1
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_POL_CTL_POLARITY_0_FVAL                   0x0
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_POL_CTL_POLARITY_1_FVAL                   0x1
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_ENABLE_BMSK                               0x1
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_ENABLE_SHFT                               0x0
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_ENABLE_DISABLE_FVAL                       0x0
#define HWIO_TLMM_GPIO_INTR_CFGn_INTR_ENABLE_ENABLE_FVAL                        0x1

#define HWIO_TLMM_GPIO_INTR_STATUSn_ADDR(n)                              (TLMM_CSR_REG_BASE      + 0x0000100c + 0x10 * (n))
#define HWIO_TLMM_GPIO_INTR_STATUSn_PHYS(n)                              (TLMM_CSR_REG_BASE_PHYS + 0x0000100c + 0x10 * (n))
#define HWIO_TLMM_GPIO_INTR_STATUSn_OFFS(n)                              (TLMM_CSR_REG_BASE_OFFS + 0x0000100c + 0x10 * (n))
#define HWIO_TLMM_GPIO_INTR_STATUSn_RMSK                                        0x1
#define HWIO_TLMM_GPIO_INTR_STATUSn_MAXn                                        145
#define HWIO_TLMM_GPIO_INTR_STATUSn_INI(n)        \
        in_dword_masked(HWIO_TLMM_GPIO_INTR_STATUSn_ADDR(n), HWIO_TLMM_GPIO_INTR_STATUSn_RMSK)
#define HWIO_TLMM_GPIO_INTR_STATUSn_INMI(n,mask)    \
        in_dword_masked(HWIO_TLMM_GPIO_INTR_STATUSn_ADDR(n), (mask))
#define HWIO_TLMM_GPIO_INTR_STATUSn_OUTI(n,val)    \
        out_dword(HWIO_TLMM_GPIO_INTR_STATUSn_ADDR(n),val)
#define HWIO_TLMM_GPIO_INTR_STATUSn_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_INTR_STATUSn_ADDR(n),mask,val,HWIO_TLMM_GPIO_INTR_STATUSn_INI(n))
#define HWIO_TLMM_GPIO_INTR_STATUSn_INTR_STATUS_BMSK                            0x1
#define HWIO_TLMM_GPIO_INTR_STATUSn_INTR_STATUS_SHFT                            0x0

#define HWIO_TLMM_CLK_GATE_EN_ADDR                                       (TLMM_CSR_REG_BASE      + 0x00002000)
#define HWIO_TLMM_CLK_GATE_EN_PHYS                                       (TLMM_CSR_REG_BASE_PHYS + 0x00002000)
#define HWIO_TLMM_CLK_GATE_EN_OFFS                                       (TLMM_CSR_REG_BASE_OFFS + 0x00002000)
#define HWIO_TLMM_CLK_GATE_EN_RMSK                                              0x7
#define HWIO_TLMM_CLK_GATE_EN_IN          \
        in_dword_masked(HWIO_TLMM_CLK_GATE_EN_ADDR, HWIO_TLMM_CLK_GATE_EN_RMSK)
#define HWIO_TLMM_CLK_GATE_EN_INM(m)      \
        in_dword_masked(HWIO_TLMM_CLK_GATE_EN_ADDR, m)
#define HWIO_TLMM_CLK_GATE_EN_OUT(v)      \
        out_dword(HWIO_TLMM_CLK_GATE_EN_ADDR,v)
#define HWIO_TLMM_CLK_GATE_EN_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_CLK_GATE_EN_ADDR,m,v,HWIO_TLMM_CLK_GATE_EN_IN)
#define HWIO_TLMM_CLK_GATE_EN_AHB_HCLK_EN_BMSK                                  0x4
#define HWIO_TLMM_CLK_GATE_EN_AHB_HCLK_EN_SHFT                                  0x2
#define HWIO_TLMM_CLK_GATE_EN_AHB_HCLK_EN_DISABLE_FVAL                          0x0
#define HWIO_TLMM_CLK_GATE_EN_AHB_HCLK_EN_ENABLE_FVAL                           0x1
#define HWIO_TLMM_CLK_GATE_EN_SUMMARY_INTR_EN_BMSK                              0x2
#define HWIO_TLMM_CLK_GATE_EN_SUMMARY_INTR_EN_SHFT                              0x1
#define HWIO_TLMM_CLK_GATE_EN_SUMMARY_INTR_EN_DISABLE_FVAL                      0x0
#define HWIO_TLMM_CLK_GATE_EN_SUMMARY_INTR_EN_ENABLE_FVAL                       0x1
#define HWIO_TLMM_CLK_GATE_EN_CRIF_READ_EN_BMSK                                 0x1
#define HWIO_TLMM_CLK_GATE_EN_CRIF_READ_EN_SHFT                                 0x0
#define HWIO_TLMM_CLK_GATE_EN_CRIF_READ_EN_DISABLE_FVAL                         0x0
#define HWIO_TLMM_CLK_GATE_EN_CRIF_READ_EN_ENABLE_FVAL                          0x1

#define HWIO_TLMM_IE_CTRL_DISABLE_ADDR                                   (TLMM_CSR_REG_BASE      + 0x00002004)
#define HWIO_TLMM_IE_CTRL_DISABLE_PHYS                                   (TLMM_CSR_REG_BASE_PHYS + 0x00002004)
#define HWIO_TLMM_IE_CTRL_DISABLE_OFFS                                   (TLMM_CSR_REG_BASE_OFFS + 0x00002004)
#define HWIO_TLMM_IE_CTRL_DISABLE_RMSK                                          0x1
#define HWIO_TLMM_IE_CTRL_DISABLE_IN          \
        in_dword_masked(HWIO_TLMM_IE_CTRL_DISABLE_ADDR, HWIO_TLMM_IE_CTRL_DISABLE_RMSK)
#define HWIO_TLMM_IE_CTRL_DISABLE_INM(m)      \
        in_dword_masked(HWIO_TLMM_IE_CTRL_DISABLE_ADDR, m)
#define HWIO_TLMM_IE_CTRL_DISABLE_OUT(v)      \
        out_dword(HWIO_TLMM_IE_CTRL_DISABLE_ADDR,v)
#define HWIO_TLMM_IE_CTRL_DISABLE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_IE_CTRL_DISABLE_ADDR,m,v,HWIO_TLMM_IE_CTRL_DISABLE_IN)
#define HWIO_TLMM_IE_CTRL_DISABLE_IE_CTRL_DISABLE_BMSK                          0x1
#define HWIO_TLMM_IE_CTRL_DISABLE_IE_CTRL_DISABLE_SHFT                          0x0
#define HWIO_TLMM_IE_CTRL_DISABLE_IE_CTRL_DISABLE_ENABLE_FVAL                   0x0
#define HWIO_TLMM_IE_CTRL_DISABLE_IE_CTRL_DISABLE_DISABLE_FVAL                  0x1

#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_ADDR                               (TLMM_CSR_REG_BASE      + 0x00002008)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_PHYS                               (TLMM_CSR_REG_BASE_PHYS + 0x00002008)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_OFFS                               (TLMM_CSR_REG_BASE_OFFS + 0x00002008)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_RMSK                               0xffffffff
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_IN          \
        in_dword_masked(HWIO_TLMM_MPM_WAKEUP_INT_EN_0_ADDR, HWIO_TLMM_MPM_WAKEUP_INT_EN_0_RMSK)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_INM(m)      \
        in_dword_masked(HWIO_TLMM_MPM_WAKEUP_INT_EN_0_ADDR, m)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_OUT(v)      \
        out_dword(HWIO_TLMM_MPM_WAKEUP_INT_EN_0_ADDR,v)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_MPM_WAKEUP_INT_EN_0_ADDR,m,v,HWIO_TLMM_MPM_WAKEUP_INT_EN_0_IN)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_80_BMSK                       0x80000000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_80_SHFT                             0x1f
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_80_DISABLE_FVAL                      0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_80_ENABLE_FVAL                       0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_79_BMSK                       0x40000000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_79_SHFT                             0x1e
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_79_DISABLE_FVAL                      0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_79_ENABLE_FVAL                       0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_77_BMSK                       0x20000000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_77_SHFT                             0x1d
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_77_DISABLE_FVAL                      0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_77_ENABLE_FVAL                       0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_75_BMSK                       0x10000000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_75_SHFT                             0x1c
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_75_DISABLE_FVAL                      0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_75_ENABLE_FVAL                       0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_74_BMSK                        0x8000000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_74_SHFT                             0x1b
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_74_DISABLE_FVAL                      0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_74_ENABLE_FVAL                       0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_73_BMSK                        0x4000000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_73_SHFT                             0x1a
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_73_DISABLE_FVAL                      0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_73_ENABLE_FVAL                       0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_72_BMSK                        0x2000000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_72_SHFT                             0x19
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_72_DISABLE_FVAL                      0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_72_ENABLE_FVAL                       0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_71_BMSK                        0x1000000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_71_SHFT                             0x18
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_71_DISABLE_FVAL                      0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_71_ENABLE_FVAL                       0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_68_BMSK                         0x800000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_68_SHFT                             0x17
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_68_DISABLE_FVAL                      0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_68_ENABLE_FVAL                       0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_67_BMSK                         0x400000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_67_SHFT                             0x16
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_67_DISABLE_FVAL                      0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_67_ENABLE_FVAL                       0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_66_BMSK                         0x200000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_66_SHFT                             0x15
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_66_DISABLE_FVAL                      0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_66_ENABLE_FVAL                       0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_65_BMSK                         0x100000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_65_SHFT                             0x14
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_65_DISABLE_FVAL                      0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_65_ENABLE_FVAL                       0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_64_BMSK                          0x80000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_64_SHFT                             0x13
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_64_DISABLE_FVAL                      0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_64_ENABLE_FVAL                       0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_62_BMSK                          0x40000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_62_SHFT                             0x12
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_62_DISABLE_FVAL                      0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_62_ENABLE_FVAL                       0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_61_BMSK                          0x20000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_61_SHFT                             0x11
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_61_DISABLE_FVAL                      0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_61_ENABLE_FVAL                       0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_59_BMSK                          0x10000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_59_SHFT                             0x10
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_59_DISABLE_FVAL                      0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_59_ENABLE_FVAL                       0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_54_BMSK                           0x8000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_54_SHFT                              0xf
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_54_DISABLE_FVAL                      0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_54_ENABLE_FVAL                       0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_50_BMSK                           0x4000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_50_SHFT                              0xe
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_50_DISABLE_FVAL                      0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_50_ENABLE_FVAL                       0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_46_BMSK                           0x2000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_46_SHFT                              0xd
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_46_DISABLE_FVAL                      0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_46_ENABLE_FVAL                       0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_44_BMSK                           0x1000
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_44_SHFT                              0xc
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_44_DISABLE_FVAL                      0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_44_ENABLE_FVAL                       0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_42_BMSK                            0x800
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_42_SHFT                              0xb
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_42_DISABLE_FVAL                      0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_42_ENABLE_FVAL                       0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_37_BMSK                            0x400
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_37_SHFT                              0xa
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_37_DISABLE_FVAL                      0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_37_ENABLE_FVAL                       0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_35_BMSK                            0x200
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_35_SHFT                              0x9
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_35_DISABLE_FVAL                      0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_35_ENABLE_FVAL                       0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_34_BMSK                            0x100
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_34_SHFT                              0x8
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_34_DISABLE_FVAL                      0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_34_ENABLE_FVAL                       0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_28_BMSK                             0x80
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_28_SHFT                              0x7
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_28_DISABLE_FVAL                      0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_28_ENABLE_FVAL                       0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_27_BMSK                             0x40
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_27_SHFT                              0x6
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_27_DISABLE_FVAL                      0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_27_ENABLE_FVAL                       0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_24_BMSK                             0x20
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_24_SHFT                              0x5
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_24_DISABLE_FVAL                      0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_24_ENABLE_FVAL                       0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_20_BMSK                             0x10
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_20_SHFT                              0x4
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_20_DISABLE_FVAL                      0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_20_ENABLE_FVAL                       0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_18_BMSK                              0x8
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_18_SHFT                              0x3
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_18_DISABLE_FVAL                      0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_18_ENABLE_FVAL                       0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_9_BMSK                               0x4
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_9_SHFT                               0x2
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_9_DISABLE_FVAL                       0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_9_ENABLE_FVAL                        0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_5_BMSK                               0x2
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_5_SHFT                               0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_5_DISABLE_FVAL                       0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_5_ENABLE_FVAL                        0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_1_BMSK                               0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_1_SHFT                               0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_1_DISABLE_FVAL                       0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_0_GPIO_1_ENABLE_FVAL                        0x1

#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_ADDR                               (TLMM_CSR_REG_BASE      + 0x0000200c)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_PHYS                               (TLMM_CSR_REG_BASE_PHYS + 0x0000200c)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_OFFS                               (TLMM_CSR_REG_BASE_OFFS + 0x0000200c)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_RMSK                                    0xfff
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_IN          \
        in_dword_masked(HWIO_TLMM_MPM_WAKEUP_INT_EN_1_ADDR, HWIO_TLMM_MPM_WAKEUP_INT_EN_1_RMSK)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_INM(m)      \
        in_dword_masked(HWIO_TLMM_MPM_WAKEUP_INT_EN_1_ADDR, m)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_OUT(v)      \
        out_dword(HWIO_TLMM_MPM_WAKEUP_INT_EN_1_ADDR,v)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_MPM_WAKEUP_INT_EN_1_ADDR,m,v,HWIO_TLMM_MPM_WAKEUP_INT_EN_1_IN)
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC2_DATA_3_BMSK                        0x800
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC2_DATA_3_SHFT                          0xb
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC2_DATA_3_DISABLE_FVAL                  0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC2_DATA_3_ENABLE_FVAL                   0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC2_DATA_1_BMSK                        0x400
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC2_DATA_1_SHFT                          0xa
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC2_DATA_1_DISABLE_FVAL                  0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC2_DATA_1_ENABLE_FVAL                   0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC1_DATA_3_BMSK                        0x200
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC1_DATA_3_SHFT                          0x9
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC1_DATA_3_DISABLE_FVAL                  0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC1_DATA_3_ENABLE_FVAL                   0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC1_DATA_1_BMSK                        0x100
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC1_DATA_1_SHFT                          0x8
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC1_DATA_1_DISABLE_FVAL                  0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SDC1_DATA_1_ENABLE_FVAL                   0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SRST_N_BMSK                              0x80
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SRST_N_SHFT                               0x7
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SRST_N_DISABLE_FVAL                       0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_SRST_N_ENABLE_FVAL                        0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_144_BMSK                            0x40
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_144_SHFT                             0x6
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_144_DISABLE_FVAL                     0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_144_ENABLE_FVAL                      0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_102_BMSK                            0x20
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_102_SHFT                             0x5
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_102_DISABLE_FVAL                     0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_102_ENABLE_FVAL                      0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_95_BMSK                             0x10
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_95_SHFT                              0x4
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_95_DISABLE_FVAL                      0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_95_ENABLE_FVAL                       0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_93_BMSK                              0x8
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_93_SHFT                              0x3
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_93_DISABLE_FVAL                      0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_93_ENABLE_FVAL                       0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_92_BMSK                              0x4
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_92_SHFT                              0x2
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_92_DISABLE_FVAL                      0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_92_ENABLE_FVAL                       0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_86_BMSK                              0x2
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_86_SHFT                              0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_86_DISABLE_FVAL                      0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_86_ENABLE_FVAL                       0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_82_BMSK                              0x1
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_82_SHFT                              0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_82_DISABLE_FVAL                      0x0
#define HWIO_TLMM_MPM_WAKEUP_INT_EN_1_GPIO_82_ENABLE_FVAL                       0x1

#define HWIO_TLMM_INT_JTAG_CTL_ADDR                                      (TLMM_CSR_REG_BASE      + 0x00002010)
#define HWIO_TLMM_INT_JTAG_CTL_PHYS                                      (TLMM_CSR_REG_BASE_PHYS + 0x00002010)
#define HWIO_TLMM_INT_JTAG_CTL_OFFS                                      (TLMM_CSR_REG_BASE_OFFS + 0x00002010)
#define HWIO_TLMM_INT_JTAG_CTL_RMSK                                            0x1f
#define HWIO_TLMM_INT_JTAG_CTL_IN          \
        in_dword_masked(HWIO_TLMM_INT_JTAG_CTL_ADDR, HWIO_TLMM_INT_JTAG_CTL_RMSK)
#define HWIO_TLMM_INT_JTAG_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_INT_JTAG_CTL_ADDR, m)
#define HWIO_TLMM_INT_JTAG_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_INT_JTAG_CTL_ADDR,v)
#define HWIO_TLMM_INT_JTAG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_INT_JTAG_CTL_ADDR,m,v,HWIO_TLMM_INT_JTAG_CTL_IN)
#define HWIO_TLMM_INT_JTAG_CTL_USB3_PHY_TAP_ENA_BMSK                           0x10
#define HWIO_TLMM_INT_JTAG_CTL_USB3_PHY_TAP_ENA_SHFT                            0x4
#define HWIO_TLMM_INT_JTAG_CTL_KPSS_TAP_ENA_BMSK                                0x8
#define HWIO_TLMM_INT_JTAG_CTL_KPSS_TAP_ENA_SHFT                                0x3
#define HWIO_TLMM_INT_JTAG_CTL_QDSS_TAP_ENA_BMSK                                0x4
#define HWIO_TLMM_INT_JTAG_CTL_QDSS_TAP_ENA_SHFT                                0x2
#define HWIO_TLMM_INT_JTAG_CTL_ACC_TAP_ENA_BMSK                                 0x2
#define HWIO_TLMM_INT_JTAG_CTL_ACC_TAP_ENA_SHFT                                 0x1
#define HWIO_TLMM_INT_JTAG_CTL_MSM_TAP_ENA_BMSK                                 0x1
#define HWIO_TLMM_INT_JTAG_CTL_MSM_TAP_ENA_SHFT                                 0x0

#define HWIO_TLMM_ETM_MODE_ADDR                                          (TLMM_CSR_REG_BASE      + 0x00002014)
#define HWIO_TLMM_ETM_MODE_PHYS                                          (TLMM_CSR_REG_BASE_PHYS + 0x00002014)
#define HWIO_TLMM_ETM_MODE_OFFS                                          (TLMM_CSR_REG_BASE_OFFS + 0x00002014)
#define HWIO_TLMM_ETM_MODE_RMSK                                                 0x1
#define HWIO_TLMM_ETM_MODE_IN          \
        in_dword_masked(HWIO_TLMM_ETM_MODE_ADDR, HWIO_TLMM_ETM_MODE_RMSK)
#define HWIO_TLMM_ETM_MODE_INM(m)      \
        in_dword_masked(HWIO_TLMM_ETM_MODE_ADDR, m)
#define HWIO_TLMM_ETM_MODE_OUT(v)      \
        out_dword(HWIO_TLMM_ETM_MODE_ADDR,v)
#define HWIO_TLMM_ETM_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_ETM_MODE_ADDR,m,v,HWIO_TLMM_ETM_MODE_IN)
#define HWIO_TLMM_ETM_MODE_TRACE_OVER_SDC2_BMSK                                 0x1
#define HWIO_TLMM_ETM_MODE_TRACE_OVER_SDC2_SHFT                                 0x0
#define HWIO_TLMM_ETM_MODE_TRACE_OVER_SDC2_DISABLE_FVAL                         0x0
#define HWIO_TLMM_ETM_MODE_TRACE_OVER_SDC2_ENABLE_FVAL                          0x1

#define HWIO_TLMM_DBG_BUS_OUT_SEL_ADDR                                   (TLMM_CSR_REG_BASE      + 0x00002018)
#define HWIO_TLMM_DBG_BUS_OUT_SEL_PHYS                                   (TLMM_CSR_REG_BASE_PHYS + 0x00002018)
#define HWIO_TLMM_DBG_BUS_OUT_SEL_OFFS                                   (TLMM_CSR_REG_BASE_OFFS + 0x00002018)
#define HWIO_TLMM_DBG_BUS_OUT_SEL_RMSK                                          0x3
#define HWIO_TLMM_DBG_BUS_OUT_SEL_IN          \
        in_dword_masked(HWIO_TLMM_DBG_BUS_OUT_SEL_ADDR, HWIO_TLMM_DBG_BUS_OUT_SEL_RMSK)
#define HWIO_TLMM_DBG_BUS_OUT_SEL_INM(m)      \
        in_dword_masked(HWIO_TLMM_DBG_BUS_OUT_SEL_ADDR, m)
#define HWIO_TLMM_DBG_BUS_OUT_SEL_OUT(v)      \
        out_dword(HWIO_TLMM_DBG_BUS_OUT_SEL_ADDR,v)
#define HWIO_TLMM_DBG_BUS_OUT_SEL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_DBG_BUS_OUT_SEL_ADDR,m,v,HWIO_TLMM_DBG_BUS_OUT_SEL_IN)
#define HWIO_TLMM_DBG_BUS_OUT_SEL_COPY_SEL_BMSK                                 0x3
#define HWIO_TLMM_DBG_BUS_OUT_SEL_COPY_SEL_SHFT                                 0x0
#define HWIO_TLMM_DBG_BUS_OUT_SEL_COPY_SEL_COPY_A_FVAL                          0x0
#define HWIO_TLMM_DBG_BUS_OUT_SEL_COPY_SEL_COPY_B_FVAL                          0x1
#define HWIO_TLMM_DBG_BUS_OUT_SEL_COPY_SEL_COPY_C_FVAL                          0x2
#define HWIO_TLMM_DBG_BUS_OUT_SEL_COPY_SEL_COPY_D_FVAL                          0x3

#define HWIO_TLMM_CHIP_MODE_ADDR                                         (TLMM_CSR_REG_BASE      + 0x00002020)
#define HWIO_TLMM_CHIP_MODE_PHYS                                         (TLMM_CSR_REG_BASE_PHYS + 0x00002020)
#define HWIO_TLMM_CHIP_MODE_OFFS                                         (TLMM_CSR_REG_BASE_OFFS + 0x00002020)
#define HWIO_TLMM_CHIP_MODE_RMSK                                                0x3
#define HWIO_TLMM_CHIP_MODE_IN          \
        in_dword_masked(HWIO_TLMM_CHIP_MODE_ADDR, HWIO_TLMM_CHIP_MODE_RMSK)
#define HWIO_TLMM_CHIP_MODE_INM(m)      \
        in_dword_masked(HWIO_TLMM_CHIP_MODE_ADDR, m)
#define HWIO_TLMM_CHIP_MODE_MODE1_PIN_BMSK                                      0x2
#define HWIO_TLMM_CHIP_MODE_MODE1_PIN_SHFT                                      0x1
#define HWIO_TLMM_CHIP_MODE_MODE0_PIN_BMSK                                      0x1
#define HWIO_TLMM_CHIP_MODE_MODE0_PIN_SHFT                                      0x0

#define HWIO_TLMM_SPARE_ADDR                                             (TLMM_CSR_REG_BASE      + 0x00002024)
#define HWIO_TLMM_SPARE_PHYS                                             (TLMM_CSR_REG_BASE_PHYS + 0x00002024)
#define HWIO_TLMM_SPARE_OFFS                                             (TLMM_CSR_REG_BASE_OFFS + 0x00002024)
#define HWIO_TLMM_SPARE_RMSK                                                   0xff
#define HWIO_TLMM_SPARE_IN          \
        in_dword_masked(HWIO_TLMM_SPARE_ADDR, HWIO_TLMM_SPARE_RMSK)
#define HWIO_TLMM_SPARE_INM(m)      \
        in_dword_masked(HWIO_TLMM_SPARE_ADDR, m)
#define HWIO_TLMM_SPARE_OUT(v)      \
        out_dword(HWIO_TLMM_SPARE_ADDR,v)
#define HWIO_TLMM_SPARE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_SPARE_ADDR,m,v,HWIO_TLMM_SPARE_IN)
#define HWIO_TLMM_SPARE_MISC_BMSK                                              0xff
#define HWIO_TLMM_SPARE_MISC_SHFT                                               0x0

#define HWIO_TLMM_HW_REVISION_NUMBER_ADDR                                (TLMM_CSR_REG_BASE      + 0x00002028)
#define HWIO_TLMM_HW_REVISION_NUMBER_PHYS                                (TLMM_CSR_REG_BASE_PHYS + 0x00002028)
#define HWIO_TLMM_HW_REVISION_NUMBER_OFFS                                (TLMM_CSR_REG_BASE_OFFS + 0x00002028)
#define HWIO_TLMM_HW_REVISION_NUMBER_RMSK                                0xffffffff
#define HWIO_TLMM_HW_REVISION_NUMBER_IN          \
        in_dword_masked(HWIO_TLMM_HW_REVISION_NUMBER_ADDR, HWIO_TLMM_HW_REVISION_NUMBER_RMSK)
#define HWIO_TLMM_HW_REVISION_NUMBER_INM(m)      \
        in_dword_masked(HWIO_TLMM_HW_REVISION_NUMBER_ADDR, m)
#define HWIO_TLMM_HW_REVISION_NUMBER_VERSION_ID_BMSK                     0xf0000000
#define HWIO_TLMM_HW_REVISION_NUMBER_VERSION_ID_SHFT                           0x1c
#define HWIO_TLMM_HW_REVISION_NUMBER_VERSION_ID_FIRST_TAPE_OUT_FVAL             0x0
#define HWIO_TLMM_HW_REVISION_NUMBER_PARTNUM_BMSK                         0xffff000
#define HWIO_TLMM_HW_REVISION_NUMBER_PARTNUM_SHFT                               0xc
#define HWIO_TLMM_HW_REVISION_NUMBER_QUALCOMM_MFG_ID_BMSK                     0xffe
#define HWIO_TLMM_HW_REVISION_NUMBER_QUALCOMM_MFG_ID_SHFT                       0x1
#define HWIO_TLMM_HW_REVISION_NUMBER_START_BIT_BMSK                             0x1
#define HWIO_TLMM_HW_REVISION_NUMBER_START_BIT_SHFT                             0x0

#define HWIO_TLMM_SLIMBUS_CTL_ADDR                                       (TLMM_CSR_REG_BASE      + 0x00002030)
#define HWIO_TLMM_SLIMBUS_CTL_PHYS                                       (TLMM_CSR_REG_BASE_PHYS + 0x00002030)
#define HWIO_TLMM_SLIMBUS_CTL_OFFS                                       (TLMM_CSR_REG_BASE_OFFS + 0x00002030)
#define HWIO_TLMM_SLIMBUS_CTL_RMSK                                              0x3
#define HWIO_TLMM_SLIMBUS_CTL_IN          \
        in_dword_masked(HWIO_TLMM_SLIMBUS_CTL_ADDR, HWIO_TLMM_SLIMBUS_CTL_RMSK)
#define HWIO_TLMM_SLIMBUS_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_SLIMBUS_CTL_ADDR, m)
#define HWIO_TLMM_SLIMBUS_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_SLIMBUS_CTL_ADDR,v)
#define HWIO_TLMM_SLIMBUS_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_SLIMBUS_CTL_ADDR,m,v,HWIO_TLMM_SLIMBUS_CTL_IN)
#define HWIO_TLMM_SLIMBUS_CTL_SEN_EN_BMSK                                       0x2
#define HWIO_TLMM_SLIMBUS_CTL_SEN_EN_SHFT                                       0x1
#define HWIO_TLMM_SLIMBUS_CTL_SEN_EN_DISABLE_FVAL                               0x0
#define HWIO_TLMM_SLIMBUS_CTL_SEN_EN_ENABLE_FVAL                                0x1
#define HWIO_TLMM_SLIMBUS_CTL_SR_CTL_EN_BMSK                                    0x1
#define HWIO_TLMM_SLIMBUS_CTL_SR_CTL_EN_SHFT                                    0x0
#define HWIO_TLMM_SLIMBUS_CTL_SR_CTL_EN_DISABLE_FVAL                            0x0
#define HWIO_TLMM_SLIMBUS_CTL_SR_CTL_EN_ENABLE_FVAL                             0x1

#define HWIO_TLMM_RFFE_CTL_ADDR                                          (TLMM_CSR_REG_BASE      + 0x00002034)
#define HWIO_TLMM_RFFE_CTL_PHYS                                          (TLMM_CSR_REG_BASE_PHYS + 0x00002034)
#define HWIO_TLMM_RFFE_CTL_OFFS                                          (TLMM_CSR_REG_BASE_OFFS + 0x00002034)
#define HWIO_TLMM_RFFE_CTL_RMSK                                               0xfff
#define HWIO_TLMM_RFFE_CTL_IN          \
        in_dword_masked(HWIO_TLMM_RFFE_CTL_ADDR, HWIO_TLMM_RFFE_CTL_RMSK)
#define HWIO_TLMM_RFFE_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_RFFE_CTL_ADDR, m)
#define HWIO_TLMM_RFFE_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_RFFE_CTL_ADDR,v)
#define HWIO_TLMM_RFFE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_RFFE_CTL_ADDR,m,v,HWIO_TLMM_RFFE_CTL_IN)
#define HWIO_TLMM_RFFE_CTL_RFFE2_DATA_SEN_EN_BMSK                             0x800
#define HWIO_TLMM_RFFE_CTL_RFFE2_DATA_SEN_EN_SHFT                               0xb
#define HWIO_TLMM_RFFE_CTL_RFFE2_DATA_SR_CTL_EN_BMSK                          0x600
#define HWIO_TLMM_RFFE_CTL_RFFE2_DATA_SR_CTL_EN_SHFT                            0x9
#define HWIO_TLMM_RFFE_CTL_RFFE2_CLK_SEN_EN_BMSK                              0x100
#define HWIO_TLMM_RFFE_CTL_RFFE2_CLK_SEN_EN_SHFT                                0x8
#define HWIO_TLMM_RFFE_CTL_RFFE2_CLK_SR_CTL_EN_BMSK                            0xc0
#define HWIO_TLMM_RFFE_CTL_RFFE2_CLK_SR_CTL_EN_SHFT                             0x6
#define HWIO_TLMM_RFFE_CTL_RFFE1_DATA_SEN_EN_BMSK                              0x20
#define HWIO_TLMM_RFFE_CTL_RFFE1_DATA_SEN_EN_SHFT                               0x5
#define HWIO_TLMM_RFFE_CTL_RFFE1_DATA_SR_CTL_EN_BMSK                           0x18
#define HWIO_TLMM_RFFE_CTL_RFFE1_DATA_SR_CTL_EN_SHFT                            0x3
#define HWIO_TLMM_RFFE_CTL_RFFE1_CLK_SEN_EN_BMSK                                0x4
#define HWIO_TLMM_RFFE_CTL_RFFE1_CLK_SEN_EN_SHFT                                0x2
#define HWIO_TLMM_RFFE_CTL_RFFE1_CLK_SR_CTL_EN_BMSK                             0x3
#define HWIO_TLMM_RFFE_CTL_RFFE1_CLK_SR_CTL_EN_SHFT                             0x0

#define HWIO_TLMM_RESOUT_HDRV_CTL_ADDR                                   (TLMM_CSR_REG_BASE      + 0x00002038)
#define HWIO_TLMM_RESOUT_HDRV_CTL_PHYS                                   (TLMM_CSR_REG_BASE_PHYS + 0x00002038)
#define HWIO_TLMM_RESOUT_HDRV_CTL_OFFS                                   (TLMM_CSR_REG_BASE_OFFS + 0x00002038)
#define HWIO_TLMM_RESOUT_HDRV_CTL_RMSK                                          0x7
#define HWIO_TLMM_RESOUT_HDRV_CTL_IN          \
        in_dword_masked(HWIO_TLMM_RESOUT_HDRV_CTL_ADDR, HWIO_TLMM_RESOUT_HDRV_CTL_RMSK)
#define HWIO_TLMM_RESOUT_HDRV_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_RESOUT_HDRV_CTL_ADDR, m)
#define HWIO_TLMM_RESOUT_HDRV_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_RESOUT_HDRV_CTL_ADDR,v)
#define HWIO_TLMM_RESOUT_HDRV_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_RESOUT_HDRV_CTL_ADDR,m,v,HWIO_TLMM_RESOUT_HDRV_CTL_IN)
#define HWIO_TLMM_RESOUT_HDRV_CTL_RESOUT_N_HDRV_BMSK                            0x7
#define HWIO_TLMM_RESOUT_HDRV_CTL_RESOUT_N_HDRV_SHFT                            0x0

#define HWIO_TLMM_JTAG_HDRV_CTL_ADDR                                     (TLMM_CSR_REG_BASE      + 0x0000203c)
#define HWIO_TLMM_JTAG_HDRV_CTL_PHYS                                     (TLMM_CSR_REG_BASE_PHYS + 0x0000203c)
#define HWIO_TLMM_JTAG_HDRV_CTL_OFFS                                     (TLMM_CSR_REG_BASE_OFFS + 0x0000203c)
#define HWIO_TLMM_JTAG_HDRV_CTL_RMSK                                          0x3ff
#define HWIO_TLMM_JTAG_HDRV_CTL_IN          \
        in_dword_masked(HWIO_TLMM_JTAG_HDRV_CTL_ADDR, HWIO_TLMM_JTAG_HDRV_CTL_RMSK)
#define HWIO_TLMM_JTAG_HDRV_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_JTAG_HDRV_CTL_ADDR, m)
#define HWIO_TLMM_JTAG_HDRV_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_JTAG_HDRV_CTL_ADDR,v)
#define HWIO_TLMM_JTAG_HDRV_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_JTAG_HDRV_CTL_ADDR,m,v,HWIO_TLMM_JTAG_HDRV_CTL_IN)
#define HWIO_TLMM_JTAG_HDRV_CTL_TDI_PULL_BMSK                                 0x300
#define HWIO_TLMM_JTAG_HDRV_CTL_TDI_PULL_SHFT                                   0x8
#define HWIO_TLMM_JTAG_HDRV_CTL_TMS_PULL_BMSK                                  0xc0
#define HWIO_TLMM_JTAG_HDRV_CTL_TMS_PULL_SHFT                                   0x6
#define HWIO_TLMM_JTAG_HDRV_CTL_TMS_HDRV_BMSK                                  0x38
#define HWIO_TLMM_JTAG_HDRV_CTL_TMS_HDRV_SHFT                                   0x3
#define HWIO_TLMM_JTAG_HDRV_CTL_TDO_HDRV_BMSK                                   0x7
#define HWIO_TLMM_JTAG_HDRV_CTL_TDO_HDRV_SHFT                                   0x0

#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_ADDR                                (TLMM_CSR_REG_BASE      + 0x00002040)
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PHYS                                (TLMM_CSR_REG_BASE_PHYS + 0x00002040)
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_OFFS                                (TLMM_CSR_REG_BASE_OFFS + 0x00002040)
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_RMSK                                   0x3ffff
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_IN          \
        in_dword_masked(HWIO_TLMM_PMIC_HDRV_PULL_CTL_ADDR, HWIO_TLMM_PMIC_HDRV_PULL_CTL_RMSK)
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_PMIC_HDRV_PULL_CTL_ADDR, m)
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_PMIC_HDRV_PULL_CTL_ADDR,v)
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_PMIC_HDRV_PULL_CTL_ADDR,m,v,HWIO_TLMM_PMIC_HDRV_PULL_CTL_IN)
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_DATA_SEN_EN_BMSK             0x20000
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_DATA_SEN_EN_SHFT                0x11
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_CLK_SEN_EN_BMSK              0x10000
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_CLK_SEN_EN_SHFT                 0x10
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_DATA_PULL_BMSK                0xc000
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_DATA_PULL_SHFT                   0xe
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_CLK_PULL_BMSK                 0x3000
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_CLK_PULL_SHFT                    0xc
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PSHOLD_HDRV_BMSK                         0xe00
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PSHOLD_HDRV_SHFT                           0x9
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_CXO_EN_HDRV_BMSK                         0x1c0
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_CXO_EN_HDRV_SHFT                           0x6
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_DATA_HDRV_BMSK                  0x38
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_DATA_HDRV_SHFT                   0x3
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_CLK_HDRV_BMSK                    0x7
#define HWIO_TLMM_PMIC_HDRV_PULL_CTL_PMIC_SPMI_CLK_HDRV_SHFT                    0x0

#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_ADDR                                (TLMM_CSR_REG_BASE      + 0x00002044)
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_PHYS                                (TLMM_CSR_REG_BASE_PHYS + 0x00002044)
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_OFFS                                (TLMM_CSR_REG_BASE_OFFS + 0x00002044)
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_RMSK                                    0x7fff
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_IN          \
        in_dword_masked(HWIO_TLMM_SDC1_HDRV_PULL_CTL_ADDR, HWIO_TLMM_SDC1_HDRV_PULL_CTL_RMSK)
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_SDC1_HDRV_PULL_CTL_ADDR, m)
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_SDC1_HDRV_PULL_CTL_ADDR,v)
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_SDC1_HDRV_PULL_CTL_ADDR,m,v,HWIO_TLMM_SDC1_HDRV_PULL_CTL_IN)
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_CLK_PULL_BMSK                      0x6000
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_CLK_PULL_SHFT                         0xd
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_CMD_PULL_BMSK                      0x1800
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_CMD_PULL_SHFT                         0xb
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_DATA_PULL_BMSK                      0x600
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_DATA_PULL_SHFT                        0x9
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_CLK_HDRV_BMSK                       0x1c0
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_CLK_HDRV_SHFT                         0x6
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_CMD_HDRV_BMSK                        0x38
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_CMD_HDRV_SHFT                         0x3
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_DATA_HDRV_BMSK                        0x7
#define HWIO_TLMM_SDC1_HDRV_PULL_CTL_SDC1_DATA_HDRV_SHFT                        0x0

#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_ADDR                                (TLMM_CSR_REG_BASE      + 0x00002048)
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_PHYS                                (TLMM_CSR_REG_BASE_PHYS + 0x00002048)
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_OFFS                                (TLMM_CSR_REG_BASE_OFFS + 0x00002048)
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_RMSK                                    0xffff
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_IN          \
        in_dword_masked(HWIO_TLMM_SDC2_HDRV_PULL_CTL_ADDR, HWIO_TLMM_SDC2_HDRV_PULL_CTL_RMSK)
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_SDC2_HDRV_PULL_CTL_ADDR, m)
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_SDC2_HDRV_PULL_CTL_ADDR,v)
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_SDC2_HDRV_PULL_CTL_ADDR,m,v,HWIO_TLMM_SDC2_HDRV_PULL_CTL_IN)
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_CLK_PULL_BMSK                      0xc000
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_CLK_PULL_SHFT                         0xe
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_HYS_CTL_BMSK                       0x2000
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_HYS_CTL_SHFT                          0xd
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_HYS_CTL_DISABLE_FVAL                  0x0
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_HYS_CTL_ENABLE_FVAL                   0x1
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_CMD_PULL_BMSK                      0x1800
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_CMD_PULL_SHFT                         0xb
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_DATA_PULL_BMSK                      0x600
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_DATA_PULL_SHFT                        0x9
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_CLK_HDRV_BMSK                       0x1c0
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_CLK_HDRV_SHFT                         0x6
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_CMD_HDRV_BMSK                        0x38
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_CMD_HDRV_SHFT                         0x3
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_DATA_HDRV_BMSK                        0x7
#define HWIO_TLMM_SDC2_HDRV_PULL_CTL_SDC2_DATA_HDRV_SHFT                        0x0

#define HWIO_TLMM_MODE_PULL_CTL_ADDR                                     (TLMM_CSR_REG_BASE      + 0x0000204c)
#define HWIO_TLMM_MODE_PULL_CTL_PHYS                                     (TLMM_CSR_REG_BASE_PHYS + 0x0000204c)
#define HWIO_TLMM_MODE_PULL_CTL_OFFS                                     (TLMM_CSR_REG_BASE_OFFS + 0x0000204c)
#define HWIO_TLMM_MODE_PULL_CTL_RMSK                                            0xf
#define HWIO_TLMM_MODE_PULL_CTL_IN          \
        in_dword_masked(HWIO_TLMM_MODE_PULL_CTL_ADDR, HWIO_TLMM_MODE_PULL_CTL_RMSK)
#define HWIO_TLMM_MODE_PULL_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_MODE_PULL_CTL_ADDR, m)
#define HWIO_TLMM_MODE_PULL_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_MODE_PULL_CTL_ADDR,v)
#define HWIO_TLMM_MODE_PULL_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_MODE_PULL_CTL_ADDR,m,v,HWIO_TLMM_MODE_PULL_CTL_IN)
#define HWIO_TLMM_MODE_PULL_CTL_MODE_1_PULL_BMSK                                0xc
#define HWIO_TLMM_MODE_PULL_CTL_MODE_1_PULL_SHFT                                0x2
#define HWIO_TLMM_MODE_PULL_CTL_MODE_0_PULL_BMSK                                0x3
#define HWIO_TLMM_MODE_PULL_CTL_MODE_0_PULL_SHFT                                0x0

#define HWIO_TLMM_GPIO_HSIC_STROBE_PAD_CTL_ADDR                          (TLMM_CSR_REG_BASE      + 0x00002050)
#define HWIO_TLMM_GPIO_HSIC_STROBE_PAD_CTL_PHYS                          (TLMM_CSR_REG_BASE_PHYS + 0x00002050)
#define HWIO_TLMM_GPIO_HSIC_STROBE_PAD_CTL_OFFS                          (TLMM_CSR_REG_BASE_OFFS + 0x00002050)
#define HWIO_TLMM_GPIO_HSIC_STROBE_PAD_CTL_RMSK                           0x3ffffff
#define HWIO_TLMM_GPIO_HSIC_STROBE_PAD_CTL_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_HSIC_STROBE_PAD_CTL_ADDR, HWIO_TLMM_GPIO_HSIC_STROBE_PAD_CTL_RMSK)
#define HWIO_TLMM_GPIO_HSIC_STROBE_PAD_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_HSIC_STROBE_PAD_CTL_ADDR, m)
#define HWIO_TLMM_GPIO_HSIC_STROBE_PAD_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_HSIC_STROBE_PAD_CTL_ADDR,v)
#define HWIO_TLMM_GPIO_HSIC_STROBE_PAD_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_HSIC_STROBE_PAD_CTL_ADDR,m,v,HWIO_TLMM_GPIO_HSIC_STROBE_PAD_CTL_IN)
#define HWIO_TLMM_GPIO_HSIC_STROBE_PAD_CTL_CORE_CTL_EN_BMSK               0x2000000
#define HWIO_TLMM_GPIO_HSIC_STROBE_PAD_CTL_CORE_CTL_EN_SHFT                    0x19
#define HWIO_TLMM_GPIO_HSIC_STROBE_PAD_CTL_VM_SHIFT_EN_BMSK               0x1000000
#define HWIO_TLMM_GPIO_HSIC_STROBE_PAD_CTL_VM_SHIFT_EN_SHFT                    0x18
#define HWIO_TLMM_GPIO_HSIC_STROBE_PAD_CTL_ODT_EN_BMSK                     0x800000
#define HWIO_TLMM_GPIO_HSIC_STROBE_PAD_CTL_ODT_EN_SHFT                         0x17
#define HWIO_TLMM_GPIO_HSIC_STROBE_PAD_CTL_ODT_BMSK                        0x600000
#define HWIO_TLMM_GPIO_HSIC_STROBE_PAD_CTL_ODT_SHFT                            0x15
#define HWIO_TLMM_GPIO_HSIC_STROBE_PAD_CTL_DCC_BMSK                        0x1c0000
#define HWIO_TLMM_GPIO_HSIC_STROBE_PAD_CTL_DCC_SHFT                            0x12
#define HWIO_TLMM_GPIO_HSIC_STROBE_PAD_CTL_NRXDEL_BMSK                      0x30000
#define HWIO_TLMM_GPIO_HSIC_STROBE_PAD_CTL_NRXDEL_SHFT                         0x10
#define HWIO_TLMM_GPIO_HSIC_STROBE_PAD_CTL_PRXDEL_BMSK                       0xc000
#define HWIO_TLMM_GPIO_HSIC_STROBE_PAD_CTL_PRXDEL_SHFT                          0xe
#define HWIO_TLMM_GPIO_HSIC_STROBE_PAD_CTL_NSLEW_BMSK                        0x3000
#define HWIO_TLMM_GPIO_HSIC_STROBE_PAD_CTL_NSLEW_SHFT                           0xc
#define HWIO_TLMM_GPIO_HSIC_STROBE_PAD_CTL_PSLEW_BMSK                         0xc00
#define HWIO_TLMM_GPIO_HSIC_STROBE_PAD_CTL_PSLEW_SHFT                           0xa
#define HWIO_TLMM_GPIO_HSIC_STROBE_PAD_CTL_NCNT_BMSK                          0x3e0
#define HWIO_TLMM_GPIO_HSIC_STROBE_PAD_CTL_NCNT_SHFT                            0x5
#define HWIO_TLMM_GPIO_HSIC_STROBE_PAD_CTL_PCNT_BMSK                           0x1f
#define HWIO_TLMM_GPIO_HSIC_STROBE_PAD_CTL_PCNT_SHFT                            0x0

#define HWIO_TLMM_GPIO_HSIC_DATA_PAD_CTL_ADDR                            (TLMM_CSR_REG_BASE      + 0x00002054)
#define HWIO_TLMM_GPIO_HSIC_DATA_PAD_CTL_PHYS                            (TLMM_CSR_REG_BASE_PHYS + 0x00002054)
#define HWIO_TLMM_GPIO_HSIC_DATA_PAD_CTL_OFFS                            (TLMM_CSR_REG_BASE_OFFS + 0x00002054)
#define HWIO_TLMM_GPIO_HSIC_DATA_PAD_CTL_RMSK                             0x3ffffff
#define HWIO_TLMM_GPIO_HSIC_DATA_PAD_CTL_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_HSIC_DATA_PAD_CTL_ADDR, HWIO_TLMM_GPIO_HSIC_DATA_PAD_CTL_RMSK)
#define HWIO_TLMM_GPIO_HSIC_DATA_PAD_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_HSIC_DATA_PAD_CTL_ADDR, m)
#define HWIO_TLMM_GPIO_HSIC_DATA_PAD_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_HSIC_DATA_PAD_CTL_ADDR,v)
#define HWIO_TLMM_GPIO_HSIC_DATA_PAD_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_HSIC_DATA_PAD_CTL_ADDR,m,v,HWIO_TLMM_GPIO_HSIC_DATA_PAD_CTL_IN)
#define HWIO_TLMM_GPIO_HSIC_DATA_PAD_CTL_CORE_CTL_EN_BMSK                 0x2000000
#define HWIO_TLMM_GPIO_HSIC_DATA_PAD_CTL_CORE_CTL_EN_SHFT                      0x19
#define HWIO_TLMM_GPIO_HSIC_DATA_PAD_CTL_VM_SHIFT_EN_BMSK                 0x1000000
#define HWIO_TLMM_GPIO_HSIC_DATA_PAD_CTL_VM_SHIFT_EN_SHFT                      0x18
#define HWIO_TLMM_GPIO_HSIC_DATA_PAD_CTL_ODT_EN_BMSK                       0x800000
#define HWIO_TLMM_GPIO_HSIC_DATA_PAD_CTL_ODT_EN_SHFT                           0x17
#define HWIO_TLMM_GPIO_HSIC_DATA_PAD_CTL_ODT_BMSK                          0x600000
#define HWIO_TLMM_GPIO_HSIC_DATA_PAD_CTL_ODT_SHFT                              0x15
#define HWIO_TLMM_GPIO_HSIC_DATA_PAD_CTL_DCC_BMSK                          0x1c0000
#define HWIO_TLMM_GPIO_HSIC_DATA_PAD_CTL_DCC_SHFT                              0x12
#define HWIO_TLMM_GPIO_HSIC_DATA_PAD_CTL_NRXDEL_BMSK                        0x30000
#define HWIO_TLMM_GPIO_HSIC_DATA_PAD_CTL_NRXDEL_SHFT                           0x10
#define HWIO_TLMM_GPIO_HSIC_DATA_PAD_CTL_PRXDEL_BMSK                         0xc000
#define HWIO_TLMM_GPIO_HSIC_DATA_PAD_CTL_PRXDEL_SHFT                            0xe
#define HWIO_TLMM_GPIO_HSIC_DATA_PAD_CTL_NSLEW_BMSK                          0x3000
#define HWIO_TLMM_GPIO_HSIC_DATA_PAD_CTL_NSLEW_SHFT                             0xc
#define HWIO_TLMM_GPIO_HSIC_DATA_PAD_CTL_PSLEW_BMSK                           0xc00
#define HWIO_TLMM_GPIO_HSIC_DATA_PAD_CTL_PSLEW_SHFT                             0xa
#define HWIO_TLMM_GPIO_HSIC_DATA_PAD_CTL_NCNT_BMSK                            0x3e0
#define HWIO_TLMM_GPIO_HSIC_DATA_PAD_CTL_NCNT_SHFT                              0x5
#define HWIO_TLMM_GPIO_HSIC_DATA_PAD_CTL_PCNT_BMSK                             0x1f
#define HWIO_TLMM_GPIO_HSIC_DATA_PAD_CTL_PCNT_SHFT                              0x0

#define HWIO_TLMM_HSIC_CAL_PAD_CTL_ADDR                                  (TLMM_CSR_REG_BASE      + 0x00002058)
#define HWIO_TLMM_HSIC_CAL_PAD_CTL_PHYS                                  (TLMM_CSR_REG_BASE_PHYS + 0x00002058)
#define HWIO_TLMM_HSIC_CAL_PAD_CTL_OFFS                                  (TLMM_CSR_REG_BASE_OFFS + 0x00002058)
#define HWIO_TLMM_HSIC_CAL_PAD_CTL_RMSK                                         0x3
#define HWIO_TLMM_HSIC_CAL_PAD_CTL_IN          \
        in_dword_masked(HWIO_TLMM_HSIC_CAL_PAD_CTL_ADDR, HWIO_TLMM_HSIC_CAL_PAD_CTL_RMSK)
#define HWIO_TLMM_HSIC_CAL_PAD_CTL_INM(m)      \
        in_dword_masked(HWIO_TLMM_HSIC_CAL_PAD_CTL_ADDR, m)
#define HWIO_TLMM_HSIC_CAL_PAD_CTL_OUT(v)      \
        out_dword(HWIO_TLMM_HSIC_CAL_PAD_CTL_ADDR,v)
#define HWIO_TLMM_HSIC_CAL_PAD_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_HSIC_CAL_PAD_CTL_ADDR,m,v,HWIO_TLMM_HSIC_CAL_PAD_CTL_IN)
#define HWIO_TLMM_HSIC_CAL_PAD_CTL_IMP_SEL_BMSK                                 0x3
#define HWIO_TLMM_HSIC_CAL_PAD_CTL_IMP_SEL_SHFT                                 0x0

#define HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_ADDR(n)                        (TLMM_CSR_REG_BASE      + 0x00002100 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_PHYS(n)                        (TLMM_CSR_REG_BASE_PHYS + 0x00002100 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_OFFS(n)                        (TLMM_CSR_REG_BASE_OFFS + 0x00002100 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_RMSK                                0x1ff
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_MAXn                                    1
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_INI(n)        \
        in_dword_masked(HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_ADDR(n), HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_RMSK)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_INMI(n,mask)    \
        in_dword_masked(HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_ADDR(n), (mask))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_OUTI(n,val)    \
        out_dword(HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_ADDR(n),val)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_ADDR(n),mask,val,HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_INI(n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_POLARITY_BMSK                       0x100
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_POLARITY_SHFT                         0x8
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_POLARITY_POLARITY_0_FVAL              0x0
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_POLARITY_POLARITY_1_FVAL              0x1
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_GPIO_SEL_BMSK                        0xff
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_WCSS_GPIO_SEL_SHFT                         0x0

#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_ADDR(n)                     (TLMM_CSR_REG_BASE      + 0x00002200 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_PHYS(n)                     (TLMM_CSR_REG_BASE_PHYS + 0x00002200 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_OFFS(n)                     (TLMM_CSR_REG_BASE_OFFS + 0x00002200 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_RMSK                             0x1ff
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_MAXn                                 9
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_INI(n)        \
        in_dword_masked(HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_ADDR(n), HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_RMSK)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_INMI(n,mask)    \
        in_dword_masked(HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_ADDR(n), (mask))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_OUTI(n,val)    \
        out_dword(HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_ADDR(n),val)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_ADDR(n),mask,val,HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_INI(n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_POLARITY_BMSK                    0x100
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_POLARITY_SHFT                      0x8
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_POLARITY_POLARITY_0_FVAL           0x0
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_POLARITY_POLARITY_1_FVAL           0x1
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_GPIO_SEL_BMSK                     0xff
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_SENSORS_GPIO_SEL_SHFT                      0x0

#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_ADDR(n)                     (TLMM_CSR_REG_BASE      + 0x00002500 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_PHYS(n)                     (TLMM_CSR_REG_BASE_PHYS + 0x00002500 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_OFFS(n)                     (TLMM_CSR_REG_BASE_OFFS + 0x00002500 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_RMSK                             0x1ff
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_MAXn                                 5
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_INI(n)        \
        in_dword_masked(HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_ADDR(n), HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_RMSK)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_INMI(n,mask)    \
        in_dword_masked(HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_ADDR(n), (mask))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_OUTI(n,val)    \
        out_dword(HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_ADDR(n),val)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_ADDR(n),mask,val,HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_INI(n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_POLARITY_BMSK                    0x100
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_POLARITY_SHFT                      0x8
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_POLARITY_POLARITY_0_FVAL           0x0
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_POLARITY_POLARITY_1_FVAL           0x1
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_GPIO_SEL_BMSK                     0xff
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_LPA_DSP_GPIO_SEL_SHFT                      0x0

#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_ADDR(n)                         (TLMM_CSR_REG_BASE      + 0x00002700 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_PHYS(n)                         (TLMM_CSR_REG_BASE_PHYS + 0x00002700 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_OFFS(n)                         (TLMM_CSR_REG_BASE_OFFS + 0x00002700 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_RMSK                                 0x1ff
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_MAXn                                     0
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_INI(n)        \
        in_dword_masked(HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_ADDR(n), HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_RMSK)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_INMI(n,mask)    \
        in_dword_masked(HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_ADDR(n), (mask))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_OUTI(n,val)    \
        out_dword(HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_ADDR(n),val)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_ADDR(n),mask,val,HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_INI(n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_POLARITY_BMSK                        0x100
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_POLARITY_SHFT                          0x8
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_POLARITY_POLARITY_0_FVAL               0x0
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_POLARITY_POLARITY_1_FVAL               0x1
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_GPIO_SEL_BMSK                         0xff
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_RPM_GPIO_SEL_SHFT                          0x0

#define HWIO_TLMM_DIR_CONN_INTRn_CFG_KPSS_ADDR(n)                        (TLMM_CSR_REG_BASE      + 0x00002800 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_KPSS_PHYS(n)                        (TLMM_CSR_REG_BASE_PHYS + 0x00002800 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_KPSS_OFFS(n)                        (TLMM_CSR_REG_BASE_OFFS + 0x00002800 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_KPSS_RMSK                                0x1ff
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_KPSS_MAXn                                    7
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_KPSS_INI(n)        \
        in_dword_masked(HWIO_TLMM_DIR_CONN_INTRn_CFG_KPSS_ADDR(n), HWIO_TLMM_DIR_CONN_INTRn_CFG_KPSS_RMSK)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_KPSS_INMI(n,mask)    \
        in_dword_masked(HWIO_TLMM_DIR_CONN_INTRn_CFG_KPSS_ADDR(n), (mask))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_KPSS_OUTI(n,val)    \
        out_dword(HWIO_TLMM_DIR_CONN_INTRn_CFG_KPSS_ADDR(n),val)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_KPSS_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TLMM_DIR_CONN_INTRn_CFG_KPSS_ADDR(n),mask,val,HWIO_TLMM_DIR_CONN_INTRn_CFG_KPSS_INI(n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_KPSS_POLARITY_BMSK                       0x100
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_KPSS_POLARITY_SHFT                         0x8
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_KPSS_POLARITY_POLARITY_0_FVAL              0x0
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_KPSS_POLARITY_POLARITY_1_FVAL              0x1
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_KPSS_GPIO_SEL_BMSK                        0xff
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_KPSS_GPIO_SEL_SHFT                         0x0

#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_ADDR(n)                         (TLMM_CSR_REG_BASE      + 0x00002a00 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_PHYS(n)                         (TLMM_CSR_REG_BASE_PHYS + 0x00002a00 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_OFFS(n)                         (TLMM_CSR_REG_BASE_OFFS + 0x00002a00 + 0x4 * (n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_RMSK                                 0x1ff
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_MAXn                                     1
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_INI(n)        \
        in_dword_masked(HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_ADDR(n), HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_RMSK)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_INMI(n,mask)    \
        in_dword_masked(HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_ADDR(n), (mask))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_OUTI(n,val)    \
        out_dword(HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_ADDR(n),val)
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_OUTMI(n,mask,val) \
        out_dword_masked_ns(HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_ADDR(n),mask,val,HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_INI(n))
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_POLARITY_BMSK                        0x100
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_POLARITY_SHFT                          0x8
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_POLARITY_POLARITY_0_FVAL               0x0
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_POLARITY_POLARITY_1_FVAL               0x1
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_GPIO_SEL_BMSK                         0xff
#define HWIO_TLMM_DIR_CONN_INTRn_CFG_MSS_GPIO_SEL_SHFT                          0x0

#define HWIO_TLMM_GPIO_OUT_0_ADDR                                        (TLMM_CSR_REG_BASE      + 0x00003000)
#define HWIO_TLMM_GPIO_OUT_0_PHYS                                        (TLMM_CSR_REG_BASE_PHYS + 0x00003000)
#define HWIO_TLMM_GPIO_OUT_0_OFFS                                        (TLMM_CSR_REG_BASE_OFFS + 0x00003000)
#define HWIO_TLMM_GPIO_OUT_0_RMSK                                        0xffffffff
#define HWIO_TLMM_GPIO_OUT_0_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_OUT_0_ADDR, HWIO_TLMM_GPIO_OUT_0_RMSK)
#define HWIO_TLMM_GPIO_OUT_0_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_OUT_0_ADDR, m)
#define HWIO_TLMM_GPIO_OUT_0_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_0_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_OUT_0_ADDR,m,v,HWIO_TLMM_GPIO_OUT_0_IN)
#define HWIO_TLMM_GPIO_OUT_0_GPIO_OUT_BMSK                               0xffffffff
#define HWIO_TLMM_GPIO_OUT_0_GPIO_OUT_SHFT                                      0x0

#define HWIO_TLMM_GPIO_OUT_1_ADDR                                        (TLMM_CSR_REG_BASE      + 0x00003004)
#define HWIO_TLMM_GPIO_OUT_1_PHYS                                        (TLMM_CSR_REG_BASE_PHYS + 0x00003004)
#define HWIO_TLMM_GPIO_OUT_1_OFFS                                        (TLMM_CSR_REG_BASE_OFFS + 0x00003004)
#define HWIO_TLMM_GPIO_OUT_1_RMSK                                        0xffffffff
#define HWIO_TLMM_GPIO_OUT_1_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_OUT_1_ADDR, HWIO_TLMM_GPIO_OUT_1_RMSK)
#define HWIO_TLMM_GPIO_OUT_1_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_OUT_1_ADDR, m)
#define HWIO_TLMM_GPIO_OUT_1_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_1_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_OUT_1_ADDR,m,v,HWIO_TLMM_GPIO_OUT_1_IN)
#define HWIO_TLMM_GPIO_OUT_1_GPIO_OUT_BMSK                               0xffffffff
#define HWIO_TLMM_GPIO_OUT_1_GPIO_OUT_SHFT                                      0x0

#define HWIO_TLMM_GPIO_OUT_2_ADDR                                        (TLMM_CSR_REG_BASE      + 0x00003008)
#define HWIO_TLMM_GPIO_OUT_2_PHYS                                        (TLMM_CSR_REG_BASE_PHYS + 0x00003008)
#define HWIO_TLMM_GPIO_OUT_2_OFFS                                        (TLMM_CSR_REG_BASE_OFFS + 0x00003008)
#define HWIO_TLMM_GPIO_OUT_2_RMSK                                        0xffffffff
#define HWIO_TLMM_GPIO_OUT_2_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_OUT_2_ADDR, HWIO_TLMM_GPIO_OUT_2_RMSK)
#define HWIO_TLMM_GPIO_OUT_2_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_OUT_2_ADDR, m)
#define HWIO_TLMM_GPIO_OUT_2_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_2_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_OUT_2_ADDR,m,v,HWIO_TLMM_GPIO_OUT_2_IN)
#define HWIO_TLMM_GPIO_OUT_2_GPIO_OUT_BMSK                               0xffffffff
#define HWIO_TLMM_GPIO_OUT_2_GPIO_OUT_SHFT                                      0x0

#define HWIO_TLMM_GPIO_OUT_3_ADDR                                        (TLMM_CSR_REG_BASE      + 0x0000300c)
#define HWIO_TLMM_GPIO_OUT_3_PHYS                                        (TLMM_CSR_REG_BASE_PHYS + 0x0000300c)
#define HWIO_TLMM_GPIO_OUT_3_OFFS                                        (TLMM_CSR_REG_BASE_OFFS + 0x0000300c)
#define HWIO_TLMM_GPIO_OUT_3_RMSK                                        0xffffffff
#define HWIO_TLMM_GPIO_OUT_3_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_OUT_3_ADDR, HWIO_TLMM_GPIO_OUT_3_RMSK)
#define HWIO_TLMM_GPIO_OUT_3_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_OUT_3_ADDR, m)
#define HWIO_TLMM_GPIO_OUT_3_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_3_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_OUT_3_ADDR,m,v,HWIO_TLMM_GPIO_OUT_3_IN)
#define HWIO_TLMM_GPIO_OUT_3_GPIO_OUT_BMSK                               0xffffffff
#define HWIO_TLMM_GPIO_OUT_3_GPIO_OUT_SHFT                                      0x0

#define HWIO_TLMM_GPIO_OUT_4_ADDR                                        (TLMM_CSR_REG_BASE      + 0x00003010)
#define HWIO_TLMM_GPIO_OUT_4_PHYS                                        (TLMM_CSR_REG_BASE_PHYS + 0x00003010)
#define HWIO_TLMM_GPIO_OUT_4_OFFS                                        (TLMM_CSR_REG_BASE_OFFS + 0x00003010)
#define HWIO_TLMM_GPIO_OUT_4_RMSK                                           0x3ffff
#define HWIO_TLMM_GPIO_OUT_4_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_OUT_4_ADDR, HWIO_TLMM_GPIO_OUT_4_RMSK)
#define HWIO_TLMM_GPIO_OUT_4_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_OUT_4_ADDR, m)
#define HWIO_TLMM_GPIO_OUT_4_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_4_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_OUT_4_ADDR,m,v,HWIO_TLMM_GPIO_OUT_4_IN)
#define HWIO_TLMM_GPIO_OUT_4_GPIO_OUT_BMSK                                  0x3ffff
#define HWIO_TLMM_GPIO_OUT_4_GPIO_OUT_SHFT                                      0x0

#define HWIO_TLMM_GPIO_OUT_CLR_0_ADDR                                    (TLMM_CSR_REG_BASE      + 0x00003020)
#define HWIO_TLMM_GPIO_OUT_CLR_0_PHYS                                    (TLMM_CSR_REG_BASE_PHYS + 0x00003020)
#define HWIO_TLMM_GPIO_OUT_CLR_0_OFFS                                    (TLMM_CSR_REG_BASE_OFFS + 0x00003020)
#define HWIO_TLMM_GPIO_OUT_CLR_0_RMSK                                    0xffffffff
#define HWIO_TLMM_GPIO_OUT_CLR_0_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_CLR_0_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_CLR_0_GPIO_OUT_CLR_BMSK                       0xffffffff
#define HWIO_TLMM_GPIO_OUT_CLR_0_GPIO_OUT_CLR_SHFT                              0x0

#define HWIO_TLMM_GPIO_OUT_CLR_1_ADDR                                    (TLMM_CSR_REG_BASE      + 0x00003024)
#define HWIO_TLMM_GPIO_OUT_CLR_1_PHYS                                    (TLMM_CSR_REG_BASE_PHYS + 0x00003024)
#define HWIO_TLMM_GPIO_OUT_CLR_1_OFFS                                    (TLMM_CSR_REG_BASE_OFFS + 0x00003024)
#define HWIO_TLMM_GPIO_OUT_CLR_1_RMSK                                    0xffffffff
#define HWIO_TLMM_GPIO_OUT_CLR_1_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_CLR_1_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_CLR_1_GPIO_OUT_CLR_BMSK                       0xffffffff
#define HWIO_TLMM_GPIO_OUT_CLR_1_GPIO_OUT_CLR_SHFT                              0x0

#define HWIO_TLMM_GPIO_OUT_CLR_2_ADDR                                    (TLMM_CSR_REG_BASE      + 0x00003028)
#define HWIO_TLMM_GPIO_OUT_CLR_2_PHYS                                    (TLMM_CSR_REG_BASE_PHYS + 0x00003028)
#define HWIO_TLMM_GPIO_OUT_CLR_2_OFFS                                    (TLMM_CSR_REG_BASE_OFFS + 0x00003028)
#define HWIO_TLMM_GPIO_OUT_CLR_2_RMSK                                    0xffffffff
#define HWIO_TLMM_GPIO_OUT_CLR_2_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_CLR_2_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_CLR_2_GPIO_OUT_CLR_BMSK                       0xffffffff
#define HWIO_TLMM_GPIO_OUT_CLR_2_GPIO_OUT_CLR_SHFT                              0x0

#define HWIO_TLMM_GPIO_OUT_CLR_3_ADDR                                    (TLMM_CSR_REG_BASE      + 0x0000302c)
#define HWIO_TLMM_GPIO_OUT_CLR_3_PHYS                                    (TLMM_CSR_REG_BASE_PHYS + 0x0000302c)
#define HWIO_TLMM_GPIO_OUT_CLR_3_OFFS                                    (TLMM_CSR_REG_BASE_OFFS + 0x0000302c)
#define HWIO_TLMM_GPIO_OUT_CLR_3_RMSK                                    0xffffffff
#define HWIO_TLMM_GPIO_OUT_CLR_3_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_CLR_3_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_CLR_3_GPIO_OUT_CLR_BMSK                       0xffffffff
#define HWIO_TLMM_GPIO_OUT_CLR_3_GPIO_OUT_CLR_SHFT                              0x0

#define HWIO_TLMM_GPIO_OUT_CLR_4_ADDR                                    (TLMM_CSR_REG_BASE      + 0x00003030)
#define HWIO_TLMM_GPIO_OUT_CLR_4_PHYS                                    (TLMM_CSR_REG_BASE_PHYS + 0x00003030)
#define HWIO_TLMM_GPIO_OUT_CLR_4_OFFS                                    (TLMM_CSR_REG_BASE_OFFS + 0x00003030)
#define HWIO_TLMM_GPIO_OUT_CLR_4_RMSK                                       0x3ffff
#define HWIO_TLMM_GPIO_OUT_CLR_4_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_CLR_4_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_CLR_4_GPIO_OUT_CLR_BMSK                          0x3ffff
#define HWIO_TLMM_GPIO_OUT_CLR_4_GPIO_OUT_CLR_SHFT                              0x0

#define HWIO_TLMM_GPIO_OUT_SET_0_ADDR                                    (TLMM_CSR_REG_BASE      + 0x00003040)
#define HWIO_TLMM_GPIO_OUT_SET_0_PHYS                                    (TLMM_CSR_REG_BASE_PHYS + 0x00003040)
#define HWIO_TLMM_GPIO_OUT_SET_0_OFFS                                    (TLMM_CSR_REG_BASE_OFFS + 0x00003040)
#define HWIO_TLMM_GPIO_OUT_SET_0_RMSK                                    0xffffffff
#define HWIO_TLMM_GPIO_OUT_SET_0_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_SET_0_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_SET_0_GPIO_OUT_SET_BMSK                       0xffffffff
#define HWIO_TLMM_GPIO_OUT_SET_0_GPIO_OUT_SET_SHFT                              0x0

#define HWIO_TLMM_GPIO_OUT_SET_1_ADDR                                    (TLMM_CSR_REG_BASE      + 0x00003044)
#define HWIO_TLMM_GPIO_OUT_SET_1_PHYS                                    (TLMM_CSR_REG_BASE_PHYS + 0x00003044)
#define HWIO_TLMM_GPIO_OUT_SET_1_OFFS                                    (TLMM_CSR_REG_BASE_OFFS + 0x00003044)
#define HWIO_TLMM_GPIO_OUT_SET_1_RMSK                                    0xffffffff
#define HWIO_TLMM_GPIO_OUT_SET_1_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_SET_1_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_SET_1_GPIO_OUT_SET_BMSK                       0xffffffff
#define HWIO_TLMM_GPIO_OUT_SET_1_GPIO_OUT_SET_SHFT                              0x0

#define HWIO_TLMM_GPIO_OUT_SET_2_ADDR                                    (TLMM_CSR_REG_BASE      + 0x00003048)
#define HWIO_TLMM_GPIO_OUT_SET_2_PHYS                                    (TLMM_CSR_REG_BASE_PHYS + 0x00003048)
#define HWIO_TLMM_GPIO_OUT_SET_2_OFFS                                    (TLMM_CSR_REG_BASE_OFFS + 0x00003048)
#define HWIO_TLMM_GPIO_OUT_SET_2_RMSK                                    0xffffffff
#define HWIO_TLMM_GPIO_OUT_SET_2_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_SET_2_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_SET_2_GPIO_OUT_SET_BMSK                       0xffffffff
#define HWIO_TLMM_GPIO_OUT_SET_2_GPIO_OUT_SET_SHFT                              0x0

#define HWIO_TLMM_GPIO_OUT_SET_3_ADDR                                    (TLMM_CSR_REG_BASE      + 0x0000304c)
#define HWIO_TLMM_GPIO_OUT_SET_3_PHYS                                    (TLMM_CSR_REG_BASE_PHYS + 0x0000304c)
#define HWIO_TLMM_GPIO_OUT_SET_3_OFFS                                    (TLMM_CSR_REG_BASE_OFFS + 0x0000304c)
#define HWIO_TLMM_GPIO_OUT_SET_3_RMSK                                    0xffffffff
#define HWIO_TLMM_GPIO_OUT_SET_3_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_SET_3_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_SET_3_GPIO_OUT_SET_BMSK                       0xffffffff
#define HWIO_TLMM_GPIO_OUT_SET_3_GPIO_OUT_SET_SHFT                              0x0

#define HWIO_TLMM_GPIO_OUT_SET_4_ADDR                                    (TLMM_CSR_REG_BASE      + 0x00003050)
#define HWIO_TLMM_GPIO_OUT_SET_4_PHYS                                    (TLMM_CSR_REG_BASE_PHYS + 0x00003050)
#define HWIO_TLMM_GPIO_OUT_SET_4_OFFS                                    (TLMM_CSR_REG_BASE_OFFS + 0x00003050)
#define HWIO_TLMM_GPIO_OUT_SET_4_RMSK                                       0x3ffff
#define HWIO_TLMM_GPIO_OUT_SET_4_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OUT_SET_4_ADDR,v)
#define HWIO_TLMM_GPIO_OUT_SET_4_GPIO_OUT_SET_BMSK                          0x3ffff
#define HWIO_TLMM_GPIO_OUT_SET_4_GPIO_OUT_SET_SHFT                              0x0

#define HWIO_TLMM_GPIO_IN_0_ADDR                                         (TLMM_CSR_REG_BASE      + 0x00003060)
#define HWIO_TLMM_GPIO_IN_0_PHYS                                         (TLMM_CSR_REG_BASE_PHYS + 0x00003060)
#define HWIO_TLMM_GPIO_IN_0_OFFS                                         (TLMM_CSR_REG_BASE_OFFS + 0x00003060)
#define HWIO_TLMM_GPIO_IN_0_RMSK                                         0xffffffff
#define HWIO_TLMM_GPIO_IN_0_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_IN_0_ADDR, HWIO_TLMM_GPIO_IN_0_RMSK)
#define HWIO_TLMM_GPIO_IN_0_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_IN_0_ADDR, m)
#define HWIO_TLMM_GPIO_IN_0_GPIO_IN_BMSK                                 0xffffffff
#define HWIO_TLMM_GPIO_IN_0_GPIO_IN_SHFT                                        0x0

#define HWIO_TLMM_GPIO_IN_1_ADDR                                         (TLMM_CSR_REG_BASE      + 0x00003064)
#define HWIO_TLMM_GPIO_IN_1_PHYS                                         (TLMM_CSR_REG_BASE_PHYS + 0x00003064)
#define HWIO_TLMM_GPIO_IN_1_OFFS                                         (TLMM_CSR_REG_BASE_OFFS + 0x00003064)
#define HWIO_TLMM_GPIO_IN_1_RMSK                                         0xffffffff
#define HWIO_TLMM_GPIO_IN_1_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_IN_1_ADDR, HWIO_TLMM_GPIO_IN_1_RMSK)
#define HWIO_TLMM_GPIO_IN_1_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_IN_1_ADDR, m)
#define HWIO_TLMM_GPIO_IN_1_GPIO_IN_BMSK                                 0xffffffff
#define HWIO_TLMM_GPIO_IN_1_GPIO_IN_SHFT                                        0x0

#define HWIO_TLMM_GPIO_IN_2_ADDR                                         (TLMM_CSR_REG_BASE      + 0x00003068)
#define HWIO_TLMM_GPIO_IN_2_PHYS                                         (TLMM_CSR_REG_BASE_PHYS + 0x00003068)
#define HWIO_TLMM_GPIO_IN_2_OFFS                                         (TLMM_CSR_REG_BASE_OFFS + 0x00003068)
#define HWIO_TLMM_GPIO_IN_2_RMSK                                         0xffffffff
#define HWIO_TLMM_GPIO_IN_2_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_IN_2_ADDR, HWIO_TLMM_GPIO_IN_2_RMSK)
#define HWIO_TLMM_GPIO_IN_2_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_IN_2_ADDR, m)
#define HWIO_TLMM_GPIO_IN_2_GPIO_IN_BMSK                                 0xffffffff
#define HWIO_TLMM_GPIO_IN_2_GPIO_IN_SHFT                                        0x0

#define HWIO_TLMM_GPIO_IN_3_ADDR                                         (TLMM_CSR_REG_BASE      + 0x0000306c)
#define HWIO_TLMM_GPIO_IN_3_PHYS                                         (TLMM_CSR_REG_BASE_PHYS + 0x0000306c)
#define HWIO_TLMM_GPIO_IN_3_OFFS                                         (TLMM_CSR_REG_BASE_OFFS + 0x0000306c)
#define HWIO_TLMM_GPIO_IN_3_RMSK                                         0xffffffff
#define HWIO_TLMM_GPIO_IN_3_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_IN_3_ADDR, HWIO_TLMM_GPIO_IN_3_RMSK)
#define HWIO_TLMM_GPIO_IN_3_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_IN_3_ADDR, m)
#define HWIO_TLMM_GPIO_IN_3_GPIO_IN_BMSK                                 0xffffffff
#define HWIO_TLMM_GPIO_IN_3_GPIO_IN_SHFT                                        0x0

#define HWIO_TLMM_GPIO_IN_4_ADDR                                         (TLMM_CSR_REG_BASE      + 0x00003070)
#define HWIO_TLMM_GPIO_IN_4_PHYS                                         (TLMM_CSR_REG_BASE_PHYS + 0x00003070)
#define HWIO_TLMM_GPIO_IN_4_OFFS                                         (TLMM_CSR_REG_BASE_OFFS + 0x00003070)
#define HWIO_TLMM_GPIO_IN_4_RMSK                                            0x3ffff
#define HWIO_TLMM_GPIO_IN_4_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_IN_4_ADDR, HWIO_TLMM_GPIO_IN_4_RMSK)
#define HWIO_TLMM_GPIO_IN_4_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_IN_4_ADDR, m)
#define HWIO_TLMM_GPIO_IN_4_GPIO_IN_BMSK                                    0x3ffff
#define HWIO_TLMM_GPIO_IN_4_GPIO_IN_SHFT                                        0x0

#define HWIO_TLMM_GPIO_OE_0_ADDR                                         (TLMM_CSR_REG_BASE      + 0x00003080)
#define HWIO_TLMM_GPIO_OE_0_PHYS                                         (TLMM_CSR_REG_BASE_PHYS + 0x00003080)
#define HWIO_TLMM_GPIO_OE_0_OFFS                                         (TLMM_CSR_REG_BASE_OFFS + 0x00003080)
#define HWIO_TLMM_GPIO_OE_0_RMSK                                         0xffffffff
#define HWIO_TLMM_GPIO_OE_0_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_OE_0_ADDR, HWIO_TLMM_GPIO_OE_0_RMSK)
#define HWIO_TLMM_GPIO_OE_0_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_OE_0_ADDR, m)
#define HWIO_TLMM_GPIO_OE_0_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_0_ADDR,v)
#define HWIO_TLMM_GPIO_OE_0_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_OE_0_ADDR,m,v,HWIO_TLMM_GPIO_OE_0_IN)
#define HWIO_TLMM_GPIO_OE_0_GPIO_OE_BMSK                                 0xffffffff
#define HWIO_TLMM_GPIO_OE_0_GPIO_OE_SHFT                                        0x0

#define HWIO_TLMM_GPIO_OE_1_ADDR                                         (TLMM_CSR_REG_BASE      + 0x00003084)
#define HWIO_TLMM_GPIO_OE_1_PHYS                                         (TLMM_CSR_REG_BASE_PHYS + 0x00003084)
#define HWIO_TLMM_GPIO_OE_1_OFFS                                         (TLMM_CSR_REG_BASE_OFFS + 0x00003084)
#define HWIO_TLMM_GPIO_OE_1_RMSK                                         0xffffffff
#define HWIO_TLMM_GPIO_OE_1_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_OE_1_ADDR, HWIO_TLMM_GPIO_OE_1_RMSK)
#define HWIO_TLMM_GPIO_OE_1_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_OE_1_ADDR, m)
#define HWIO_TLMM_GPIO_OE_1_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_1_ADDR,v)
#define HWIO_TLMM_GPIO_OE_1_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_OE_1_ADDR,m,v,HWIO_TLMM_GPIO_OE_1_IN)
#define HWIO_TLMM_GPIO_OE_1_GPIO_OE_BMSK                                 0xffffffff
#define HWIO_TLMM_GPIO_OE_1_GPIO_OE_SHFT                                        0x0

#define HWIO_TLMM_GPIO_OE_2_ADDR                                         (TLMM_CSR_REG_BASE      + 0x00003088)
#define HWIO_TLMM_GPIO_OE_2_PHYS                                         (TLMM_CSR_REG_BASE_PHYS + 0x00003088)
#define HWIO_TLMM_GPIO_OE_2_OFFS                                         (TLMM_CSR_REG_BASE_OFFS + 0x00003088)
#define HWIO_TLMM_GPIO_OE_2_RMSK                                         0xffffffff
#define HWIO_TLMM_GPIO_OE_2_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_OE_2_ADDR, HWIO_TLMM_GPIO_OE_2_RMSK)
#define HWIO_TLMM_GPIO_OE_2_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_OE_2_ADDR, m)
#define HWIO_TLMM_GPIO_OE_2_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_2_ADDR,v)
#define HWIO_TLMM_GPIO_OE_2_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_OE_2_ADDR,m,v,HWIO_TLMM_GPIO_OE_2_IN)
#define HWIO_TLMM_GPIO_OE_2_GPIO_OE_BMSK                                 0xffffffff
#define HWIO_TLMM_GPIO_OE_2_GPIO_OE_SHFT                                        0x0

#define HWIO_TLMM_GPIO_OE_3_ADDR                                         (TLMM_CSR_REG_BASE      + 0x0000308c)
#define HWIO_TLMM_GPIO_OE_3_PHYS                                         (TLMM_CSR_REG_BASE_PHYS + 0x0000308c)
#define HWIO_TLMM_GPIO_OE_3_OFFS                                         (TLMM_CSR_REG_BASE_OFFS + 0x0000308c)
#define HWIO_TLMM_GPIO_OE_3_RMSK                                         0xffffffff
#define HWIO_TLMM_GPIO_OE_3_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_OE_3_ADDR, HWIO_TLMM_GPIO_OE_3_RMSK)
#define HWIO_TLMM_GPIO_OE_3_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_OE_3_ADDR, m)
#define HWIO_TLMM_GPIO_OE_3_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_3_ADDR,v)
#define HWIO_TLMM_GPIO_OE_3_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_OE_3_ADDR,m,v,HWIO_TLMM_GPIO_OE_3_IN)
#define HWIO_TLMM_GPIO_OE_3_GPIO_OE_BMSK                                 0xffffffff
#define HWIO_TLMM_GPIO_OE_3_GPIO_OE_SHFT                                        0x0

#define HWIO_TLMM_GPIO_OE_4_ADDR                                         (TLMM_CSR_REG_BASE      + 0x00003090)
#define HWIO_TLMM_GPIO_OE_4_PHYS                                         (TLMM_CSR_REG_BASE_PHYS + 0x00003090)
#define HWIO_TLMM_GPIO_OE_4_OFFS                                         (TLMM_CSR_REG_BASE_OFFS + 0x00003090)
#define HWIO_TLMM_GPIO_OE_4_RMSK                                            0x3ffff
#define HWIO_TLMM_GPIO_OE_4_IN          \
        in_dword_masked(HWIO_TLMM_GPIO_OE_4_ADDR, HWIO_TLMM_GPIO_OE_4_RMSK)
#define HWIO_TLMM_GPIO_OE_4_INM(m)      \
        in_dword_masked(HWIO_TLMM_GPIO_OE_4_ADDR, m)
#define HWIO_TLMM_GPIO_OE_4_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_4_ADDR,v)
#define HWIO_TLMM_GPIO_OE_4_OUTM(m,v) \
        out_dword_masked_ns(HWIO_TLMM_GPIO_OE_4_ADDR,m,v,HWIO_TLMM_GPIO_OE_4_IN)
#define HWIO_TLMM_GPIO_OE_4_GPIO_OE_BMSK                                    0x3ffff
#define HWIO_TLMM_GPIO_OE_4_GPIO_OE_SHFT                                        0x0

#define HWIO_TLMM_GPIO_OE_CLR_0_ADDR                                     (TLMM_CSR_REG_BASE      + 0x00003100)
#define HWIO_TLMM_GPIO_OE_CLR_0_PHYS                                     (TLMM_CSR_REG_BASE_PHYS + 0x00003100)
#define HWIO_TLMM_GPIO_OE_CLR_0_OFFS                                     (TLMM_CSR_REG_BASE_OFFS + 0x00003100)
#define HWIO_TLMM_GPIO_OE_CLR_0_RMSK                                     0xffffffff
#define HWIO_TLMM_GPIO_OE_CLR_0_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_CLR_0_ADDR,v)
#define HWIO_TLMM_GPIO_OE_CLR_0_GPIO_OE_CLR_BMSK                         0xffffffff
#define HWIO_TLMM_GPIO_OE_CLR_0_GPIO_OE_CLR_SHFT                                0x0

#define HWIO_TLMM_GPIO_OE_CLR_1_ADDR                                     (TLMM_CSR_REG_BASE      + 0x00003104)
#define HWIO_TLMM_GPIO_OE_CLR_1_PHYS                                     (TLMM_CSR_REG_BASE_PHYS + 0x00003104)
#define HWIO_TLMM_GPIO_OE_CLR_1_OFFS                                     (TLMM_CSR_REG_BASE_OFFS + 0x00003104)
#define HWIO_TLMM_GPIO_OE_CLR_1_RMSK                                     0xffffffff
#define HWIO_TLMM_GPIO_OE_CLR_1_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_CLR_1_ADDR,v)
#define HWIO_TLMM_GPIO_OE_CLR_1_GPIO_OE_CLR_BMSK                         0xffffffff
#define HWIO_TLMM_GPIO_OE_CLR_1_GPIO_OE_CLR_SHFT                                0x0

#define HWIO_TLMM_GPIO_OE_CLR_2_ADDR                                     (TLMM_CSR_REG_BASE      + 0x00003108)
#define HWIO_TLMM_GPIO_OE_CLR_2_PHYS                                     (TLMM_CSR_REG_BASE_PHYS + 0x00003108)
#define HWIO_TLMM_GPIO_OE_CLR_2_OFFS                                     (TLMM_CSR_REG_BASE_OFFS + 0x00003108)
#define HWIO_TLMM_GPIO_OE_CLR_2_RMSK                                     0xffffffff
#define HWIO_TLMM_GPIO_OE_CLR_2_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_CLR_2_ADDR,v)
#define HWIO_TLMM_GPIO_OE_CLR_2_GPIO_OE_CLR_BMSK                         0xffffffff
#define HWIO_TLMM_GPIO_OE_CLR_2_GPIO_OE_CLR_SHFT                                0x0

#define HWIO_TLMM_GPIO_OE_CLR_3_ADDR                                     (TLMM_CSR_REG_BASE      + 0x0000310c)
#define HWIO_TLMM_GPIO_OE_CLR_3_PHYS                                     (TLMM_CSR_REG_BASE_PHYS + 0x0000310c)
#define HWIO_TLMM_GPIO_OE_CLR_3_OFFS                                     (TLMM_CSR_REG_BASE_OFFS + 0x0000310c)
#define HWIO_TLMM_GPIO_OE_CLR_3_RMSK                                     0xffffffff
#define HWIO_TLMM_GPIO_OE_CLR_3_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_CLR_3_ADDR,v)
#define HWIO_TLMM_GPIO_OE_CLR_3_GPIO_OE_CLR_BMSK                         0xffffffff
#define HWIO_TLMM_GPIO_OE_CLR_3_GPIO_OE_CLR_SHFT                                0x0

#define HWIO_TLMM_GPIO_OE_CLR_4_ADDR                                     (TLMM_CSR_REG_BASE      + 0x00003110)
#define HWIO_TLMM_GPIO_OE_CLR_4_PHYS                                     (TLMM_CSR_REG_BASE_PHYS + 0x00003110)
#define HWIO_TLMM_GPIO_OE_CLR_4_OFFS                                     (TLMM_CSR_REG_BASE_OFFS + 0x00003110)
#define HWIO_TLMM_GPIO_OE_CLR_4_RMSK                                        0x3ffff
#define HWIO_TLMM_GPIO_OE_CLR_4_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_CLR_4_ADDR,v)
#define HWIO_TLMM_GPIO_OE_CLR_4_GPIO_OE_CLR_BMSK                            0x3ffff
#define HWIO_TLMM_GPIO_OE_CLR_4_GPIO_OE_CLR_SHFT                                0x0

#define HWIO_TLMM_GPIO_OE_SET_0_ADDR                                     (TLMM_CSR_REG_BASE      + 0x00003120)
#define HWIO_TLMM_GPIO_OE_SET_0_PHYS                                     (TLMM_CSR_REG_BASE_PHYS + 0x00003120)
#define HWIO_TLMM_GPIO_OE_SET_0_OFFS                                     (TLMM_CSR_REG_BASE_OFFS + 0x00003120)
#define HWIO_TLMM_GPIO_OE_SET_0_RMSK                                     0xffffffff
#define HWIO_TLMM_GPIO_OE_SET_0_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_SET_0_ADDR,v)
#define HWIO_TLMM_GPIO_OE_SET_0_GPIO_OE_SET_BMSK                         0xffffffff
#define HWIO_TLMM_GPIO_OE_SET_0_GPIO_OE_SET_SHFT                                0x0

#define HWIO_TLMM_GPIO_OE_SET_1_ADDR                                     (TLMM_CSR_REG_BASE      + 0x00003124)
#define HWIO_TLMM_GPIO_OE_SET_1_PHYS                                     (TLMM_CSR_REG_BASE_PHYS + 0x00003124)
#define HWIO_TLMM_GPIO_OE_SET_1_OFFS                                     (TLMM_CSR_REG_BASE_OFFS + 0x00003124)
#define HWIO_TLMM_GPIO_OE_SET_1_RMSK                                     0xffffffff
#define HWIO_TLMM_GPIO_OE_SET_1_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_SET_1_ADDR,v)
#define HWIO_TLMM_GPIO_OE_SET_1_GPIO_OE_SET_BMSK                         0xffffffff
#define HWIO_TLMM_GPIO_OE_SET_1_GPIO_OE_SET_SHFT                                0x0

#define HWIO_TLMM_GPIO_OE_SET_2_ADDR                                     (TLMM_CSR_REG_BASE      + 0x00003128)
#define HWIO_TLMM_GPIO_OE_SET_2_PHYS                                     (TLMM_CSR_REG_BASE_PHYS + 0x00003128)
#define HWIO_TLMM_GPIO_OE_SET_2_OFFS                                     (TLMM_CSR_REG_BASE_OFFS + 0x00003128)
#define HWIO_TLMM_GPIO_OE_SET_2_RMSK                                     0xffffffff
#define HWIO_TLMM_GPIO_OE_SET_2_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_SET_2_ADDR,v)
#define HWIO_TLMM_GPIO_OE_SET_2_GPIO_OE_SET_BMSK                         0xffffffff
#define HWIO_TLMM_GPIO_OE_SET_2_GPIO_OE_SET_SHFT                                0x0

#define HWIO_TLMM_GPIO_OE_SET_3_ADDR                                     (TLMM_CSR_REG_BASE      + 0x0000312c)
#define HWIO_TLMM_GPIO_OE_SET_3_PHYS                                     (TLMM_CSR_REG_BASE_PHYS + 0x0000312c)
#define HWIO_TLMM_GPIO_OE_SET_3_OFFS                                     (TLMM_CSR_REG_BASE_OFFS + 0x0000312c)
#define HWIO_TLMM_GPIO_OE_SET_3_RMSK                                     0xffffffff
#define HWIO_TLMM_GPIO_OE_SET_3_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_SET_3_ADDR,v)
#define HWIO_TLMM_GPIO_OE_SET_3_GPIO_OE_SET_BMSK                         0xffffffff
#define HWIO_TLMM_GPIO_OE_SET_3_GPIO_OE_SET_SHFT                                0x0

#define HWIO_TLMM_GPIO_OE_SET_4_ADDR                                     (TLMM_CSR_REG_BASE      + 0x00003130)
#define HWIO_TLMM_GPIO_OE_SET_4_PHYS                                     (TLMM_CSR_REG_BASE_PHYS + 0x00003130)
#define HWIO_TLMM_GPIO_OE_SET_4_OFFS                                     (TLMM_CSR_REG_BASE_OFFS + 0x00003130)
#define HWIO_TLMM_GPIO_OE_SET_4_RMSK                                        0x3ffff
#define HWIO_TLMM_GPIO_OE_SET_4_OUT(v)      \
        out_dword(HWIO_TLMM_GPIO_OE_SET_4_ADDR,v)
#define HWIO_TLMM_GPIO_OE_SET_4_GPIO_OE_SET_BMSK                            0x3ffff
#define HWIO_TLMM_GPIO_OE_SET_4_GPIO_OE_SET_SHFT                                0x0

/*----------------------------------------------------------------------------
 * MODULE: GCC_CLK_CTL_REG
 *--------------------------------------------------------------------------*/

#define GCC_CLK_CTL_REG_REG_BASE                                                                      (CLK_CTL_BASE      + 0x00000000)
#define GCC_CLK_CTL_REG_REG_BASE_PHYS                                                                 (CLK_CTL_BASE_PHYS + 0x00000000)
#define GCC_CLK_CTL_REG_REG_BASE_OFFS                                                                 0x00000000

#define HWIO_GCC_GPLL0_MODE_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00000000)
#define HWIO_GCC_GPLL0_MODE_PHYS                                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000000)
#define HWIO_GCC_GPLL0_MODE_OFFS                                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000000)
#define HWIO_GCC_GPLL0_MODE_RMSK                                                                        0x3fff0f
#define HWIO_GCC_GPLL0_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_MODE_ADDR, HWIO_GCC_GPLL0_MODE_RMSK)
#define HWIO_GCC_GPLL0_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_MODE_ADDR, m)
#define HWIO_GCC_GPLL0_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_MODE_ADDR,v)
#define HWIO_GCC_GPLL0_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_MODE_ADDR,m,v,HWIO_GCC_GPLL0_MODE_IN)
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_RESET_BMSK                                                     0x200000
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_RESET_SHFT                                                         0x15
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_ENA_BMSK                                                       0x100000
#define HWIO_GCC_GPLL0_MODE_PLL_VOTE_FSM_ENA_SHFT                                                           0x14
#define HWIO_GCC_GPLL0_MODE_PLL_BIAS_COUNT_BMSK                                                          0xfc000
#define HWIO_GCC_GPLL0_MODE_PLL_BIAS_COUNT_SHFT                                                              0xe
#define HWIO_GCC_GPLL0_MODE_PLL_LOCK_COUNT_BMSK                                                           0x3f00
#define HWIO_GCC_GPLL0_MODE_PLL_LOCK_COUNT_SHFT                                                              0x8
#define HWIO_GCC_GPLL0_MODE_PLL_PLLTEST_BMSK                                                                 0x8
#define HWIO_GCC_GPLL0_MODE_PLL_PLLTEST_SHFT                                                                 0x3
#define HWIO_GCC_GPLL0_MODE_PLL_RESET_N_BMSK                                                                 0x4
#define HWIO_GCC_GPLL0_MODE_PLL_RESET_N_SHFT                                                                 0x2
#define HWIO_GCC_GPLL0_MODE_PLL_BYPASSNL_BMSK                                                                0x2
#define HWIO_GCC_GPLL0_MODE_PLL_BYPASSNL_SHFT                                                                0x1
#define HWIO_GCC_GPLL0_MODE_PLL_OUTCTRL_BMSK                                                                 0x1
#define HWIO_GCC_GPLL0_MODE_PLL_OUTCTRL_SHFT                                                                 0x0

#define HWIO_GCC_GPLL0_L_VAL_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00000004)
#define HWIO_GCC_GPLL0_L_VAL_PHYS                                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000004)
#define HWIO_GCC_GPLL0_L_VAL_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000004)
#define HWIO_GCC_GPLL0_L_VAL_RMSK                                                                           0xff
#define HWIO_GCC_GPLL0_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_L_VAL_ADDR, HWIO_GCC_GPLL0_L_VAL_RMSK)
#define HWIO_GCC_GPLL0_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL0_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL0_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_L_VAL_ADDR,m,v,HWIO_GCC_GPLL0_L_VAL_IN)
#define HWIO_GCC_GPLL0_L_VAL_PLL_L_BMSK                                                                     0xff
#define HWIO_GCC_GPLL0_L_VAL_PLL_L_SHFT                                                                      0x0

#define HWIO_GCC_GPLL0_M_VAL_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00000008)
#define HWIO_GCC_GPLL0_M_VAL_PHYS                                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000008)
#define HWIO_GCC_GPLL0_M_VAL_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000008)
#define HWIO_GCC_GPLL0_M_VAL_RMSK                                                                        0x7ffff
#define HWIO_GCC_GPLL0_M_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_M_VAL_ADDR, HWIO_GCC_GPLL0_M_VAL_RMSK)
#define HWIO_GCC_GPLL0_M_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_M_VAL_ADDR, m)
#define HWIO_GCC_GPLL0_M_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_M_VAL_ADDR,v)
#define HWIO_GCC_GPLL0_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_M_VAL_ADDR,m,v,HWIO_GCC_GPLL0_M_VAL_IN)
#define HWIO_GCC_GPLL0_M_VAL_PLL_M_BMSK                                                                  0x7ffff
#define HWIO_GCC_GPLL0_M_VAL_PLL_M_SHFT                                                                      0x0

#define HWIO_GCC_GPLL0_N_VAL_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0000000c)
#define HWIO_GCC_GPLL0_N_VAL_PHYS                                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000000c)
#define HWIO_GCC_GPLL0_N_VAL_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000000c)
#define HWIO_GCC_GPLL0_N_VAL_RMSK                                                                        0x7ffff
#define HWIO_GCC_GPLL0_N_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_N_VAL_ADDR, HWIO_GCC_GPLL0_N_VAL_RMSK)
#define HWIO_GCC_GPLL0_N_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_N_VAL_ADDR, m)
#define HWIO_GCC_GPLL0_N_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_N_VAL_ADDR,v)
#define HWIO_GCC_GPLL0_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_N_VAL_ADDR,m,v,HWIO_GCC_GPLL0_N_VAL_IN)
#define HWIO_GCC_GPLL0_N_VAL_PLL_N_BMSK                                                                  0x7ffff
#define HWIO_GCC_GPLL0_N_VAL_PLL_N_SHFT                                                                      0x0

#define HWIO_GCC_GPLL0_USER_CTL_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000010)
#define HWIO_GCC_GPLL0_USER_CTL_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000010)
#define HWIO_GCC_GPLL0_USER_CTL_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000010)
#define HWIO_GCC_GPLL0_USER_CTL_RMSK                                                                  0xffffffff
#define HWIO_GCC_GPLL0_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_USER_CTL_ADDR, HWIO_GCC_GPLL0_USER_CTL_RMSK)
#define HWIO_GCC_GPLL0_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL0_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL0_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL0_USER_CTL_IN)
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS31_25_BMSK                                                0xfe000000
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS31_25_SHFT                                                      0x19
#define HWIO_GCC_GPLL0_USER_CTL_MN_EN_BMSK                                                             0x1000000
#define HWIO_GCC_GPLL0_USER_CTL_MN_EN_SHFT                                                                  0x18
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS23_22_BMSK                                                  0xc00000
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS23_22_SHFT                                                      0x16
#define HWIO_GCC_GPLL0_USER_CTL_VCO_SEL_BMSK                                                            0x300000
#define HWIO_GCC_GPLL0_USER_CTL_VCO_SEL_SHFT                                                                0x14
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS19_15_BMSK                                                   0xf8000
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS19_15_SHFT                                                       0xf
#define HWIO_GCC_GPLL0_USER_CTL_PRE_DIV_RATIO_BMSK                                                        0x7000
#define HWIO_GCC_GPLL0_USER_CTL_PRE_DIV_RATIO_SHFT                                                           0xc
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS11_10_BMSK                                                     0xc00
#define HWIO_GCC_GPLL0_USER_CTL_RESERVE_BITS11_10_SHFT                                                       0xa
#define HWIO_GCC_GPLL0_USER_CTL_POST_DIV_RATIO_BMSK                                                        0x300
#define HWIO_GCC_GPLL0_USER_CTL_POST_DIV_RATIO_SHFT                                                          0x8
#define HWIO_GCC_GPLL0_USER_CTL_OUTPUT_INV_BMSK                                                             0x80
#define HWIO_GCC_GPLL0_USER_CTL_OUTPUT_INV_SHFT                                                              0x7
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_DIFF_90_BMSK                                                         0x40
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_DIFF_90_SHFT                                                          0x6
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_DIFF_0_BMSK                                                          0x20
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_DIFF_0_SHFT                                                           0x5
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_TEST_BMSK                                                         0x10
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_TEST_SHFT                                                          0x4
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                         0x8
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                         0x3
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_AUX2_BMSK                                                          0x4
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_AUX2_SHFT                                                          0x2
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_AUX_BMSK                                                           0x2
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_AUX_SHFT                                                           0x1
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                          0x1
#define HWIO_GCC_GPLL0_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                          0x0

#define HWIO_GCC_GPLL0_CONFIG_CTL_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00000014)
#define HWIO_GCC_GPLL0_CONFIG_CTL_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000014)
#define HWIO_GCC_GPLL0_CONFIG_CTL_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000014)
#define HWIO_GCC_GPLL0_CONFIG_CTL_RMSK                                                                0xffffffff
#define HWIO_GCC_GPLL0_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR, HWIO_GCC_GPLL0_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL0_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL0_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL0_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL0_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL0_CONFIG_CTL_RESERVE_BITS31_24_BMSK                                              0xff000000
#define HWIO_GCC_GPLL0_CONFIG_CTL_RESERVE_BITS31_24_SHFT                                                    0x18
#define HWIO_GCC_GPLL0_CONFIG_CTL_PFD_DZSEL_BMSK                                                        0xc00000
#define HWIO_GCC_GPLL0_CONFIG_CTL_PFD_DZSEL_SHFT                                                            0x16
#define HWIO_GCC_GPLL0_CONFIG_CTL_ICP_DIV_BMSK                                                          0x300000
#define HWIO_GCC_GPLL0_CONFIG_CTL_ICP_DIV_SHFT                                                              0x14
#define HWIO_GCC_GPLL0_CONFIG_CTL_IREG_DIV_BMSK                                                          0xc0000
#define HWIO_GCC_GPLL0_CONFIG_CTL_IREG_DIV_SHFT                                                             0x12
#define HWIO_GCC_GPLL0_CONFIG_CTL_RESERVE_BITS17_16_BMSK                                                 0x30000
#define HWIO_GCC_GPLL0_CONFIG_CTL_RESERVE_BITS17_16_SHFT                                                    0x10
#define HWIO_GCC_GPLL0_CONFIG_CTL_VREF_REF_MODE_BMSK                                                      0x8000
#define HWIO_GCC_GPLL0_CONFIG_CTL_VREF_REF_MODE_SHFT                                                         0xf
#define HWIO_GCC_GPLL0_CONFIG_CTL_VCO_REF_MODE_BMSK                                                       0x4000
#define HWIO_GCC_GPLL0_CONFIG_CTL_VCO_REF_MODE_SHFT                                                          0xe
#define HWIO_GCC_GPLL0_CONFIG_CTL_CFG_LOCKDET_BMSK                                                        0x3000
#define HWIO_GCC_GPLL0_CONFIG_CTL_CFG_LOCKDET_SHFT                                                           0xc
#define HWIO_GCC_GPLL0_CONFIG_CTL_FORCE_ISEED_BMSK                                                         0x800
#define HWIO_GCC_GPLL0_CONFIG_CTL_FORCE_ISEED_SHFT                                                           0xb
#define HWIO_GCC_GPLL0_CONFIG_CTL_COARSE_GM_BMSK                                                           0x600
#define HWIO_GCC_GPLL0_CONFIG_CTL_COARSE_GM_SHFT                                                             0x9
#define HWIO_GCC_GPLL0_CONFIG_CTL_FILTER_LOOP_ZERO_BMSK                                                    0x100
#define HWIO_GCC_GPLL0_CONFIG_CTL_FILTER_LOOP_ZERO_SHFT                                                      0x8
#define HWIO_GCC_GPLL0_CONFIG_CTL_FILTER_LOOP_MODE_BMSK                                                     0x80
#define HWIO_GCC_GPLL0_CONFIG_CTL_FILTER_LOOP_MODE_SHFT                                                      0x7
#define HWIO_GCC_GPLL0_CONFIG_CTL_FILTER_RESISTOR_BMSK                                                      0x60
#define HWIO_GCC_GPLL0_CONFIG_CTL_FILTER_RESISTOR_SHFT                                                       0x5
#define HWIO_GCC_GPLL0_CONFIG_CTL_GMC_SLEW_MODE_BMSK                                                        0x10
#define HWIO_GCC_GPLL0_CONFIG_CTL_GMC_SLEW_MODE_SHFT                                                         0x4
#define HWIO_GCC_GPLL0_CONFIG_CTL_RESERVE_BITS3_0_BMSK                                                       0xf
#define HWIO_GCC_GPLL0_CONFIG_CTL_RESERVE_BITS3_0_SHFT                                                       0x0

#define HWIO_GCC_GPLL0_TEST_CTL_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000018)
#define HWIO_GCC_GPLL0_TEST_CTL_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000018)
#define HWIO_GCC_GPLL0_TEST_CTL_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000018)
#define HWIO_GCC_GPLL0_TEST_CTL_RMSK                                                                  0xffffffff
#define HWIO_GCC_GPLL0_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_TEST_CTL_ADDR, HWIO_GCC_GPLL0_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL0_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL0_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL0_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL0_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL0_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL0_TEST_CTL_IN)
#define HWIO_GCC_GPLL0_TEST_CTL_RESERVE_BITS31_21_BMSK                                                0xffe00000
#define HWIO_GCC_GPLL0_TEST_CTL_RESERVE_BITS31_21_SHFT                                                      0x15
#define HWIO_GCC_GPLL0_TEST_CTL_NGEN_CFG_BMSK                                                           0x1c0000
#define HWIO_GCC_GPLL0_TEST_CTL_NGEN_CFG_SHFT                                                               0x12
#define HWIO_GCC_GPLL0_TEST_CTL_NGEN_EN_BMSK                                                             0x20000
#define HWIO_GCC_GPLL0_TEST_CTL_NGEN_EN_SHFT                                                                0x11
#define HWIO_GCC_GPLL0_TEST_CTL_NMOSC_FREQ_CTRL_BMSK                                                     0x18000
#define HWIO_GCC_GPLL0_TEST_CTL_NMOSC_FREQ_CTRL_SHFT                                                         0xf
#define HWIO_GCC_GPLL0_TEST_CTL_NMOSC_EN_BMSK                                                             0x4000
#define HWIO_GCC_GPLL0_TEST_CTL_NMOSC_EN_SHFT                                                                0xe
#define HWIO_GCC_GPLL0_TEST_CTL_FORCE_PFD_UP_BMSK                                                         0x2000
#define HWIO_GCC_GPLL0_TEST_CTL_FORCE_PFD_UP_SHFT                                                            0xd
#define HWIO_GCC_GPLL0_TEST_CTL_FORCE_PFD_DOWN_BMSK                                                       0x1000
#define HWIO_GCC_GPLL0_TEST_CTL_FORCE_PFD_DOWN_SHFT                                                          0xc
#define HWIO_GCC_GPLL0_TEST_CTL_TEST_OUT_SEL_BMSK                                                          0x800
#define HWIO_GCC_GPLL0_TEST_CTL_TEST_OUT_SEL_SHFT                                                            0xb
#define HWIO_GCC_GPLL0_TEST_CTL_ICP_TST_EN_BMSK                                                            0x400
#define HWIO_GCC_GPLL0_TEST_CTL_ICP_TST_EN_SHFT                                                              0xa
#define HWIO_GCC_GPLL0_TEST_CTL_ICP_EXT_SEL_BMSK                                                           0x200
#define HWIO_GCC_GPLL0_TEST_CTL_ICP_EXT_SEL_SHFT                                                             0x9
#define HWIO_GCC_GPLL0_TEST_CTL_DTEST_SEL_BMSK                                                             0x180
#define HWIO_GCC_GPLL0_TEST_CTL_DTEST_SEL_SHFT                                                               0x7
#define HWIO_GCC_GPLL0_TEST_CTL_BYP_TESTAMP_BMSK                                                            0x40
#define HWIO_GCC_GPLL0_TEST_CTL_BYP_TESTAMP_SHFT                                                             0x6
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_SEL_BMSK                                                             0x30
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_SEL_SHFT                                                              0x4
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_SEL_BMSK                                                              0xc
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_SEL_SHFT                                                              0x2
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_EN_BMSK                                                               0x2
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST1_EN_SHFT                                                               0x1
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_EN_BMSK                                                               0x1
#define HWIO_GCC_GPLL0_TEST_CTL_ATEST0_EN_SHFT                                                               0x0

#define HWIO_GCC_GPLL0_STATUS_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000001c)
#define HWIO_GCC_GPLL0_STATUS_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000001c)
#define HWIO_GCC_GPLL0_STATUS_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000001c)
#define HWIO_GCC_GPLL0_STATUS_RMSK                                                                       0x3ffff
#define HWIO_GCC_GPLL0_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL0_STATUS_ADDR, HWIO_GCC_GPLL0_STATUS_RMSK)
#define HWIO_GCC_GPLL0_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL0_STATUS_ADDR, m)
#define HWIO_GCC_GPLL0_STATUS_PLL_ACTIVE_FLAG_BMSK                                                       0x20000
#define HWIO_GCC_GPLL0_STATUS_PLL_ACTIVE_FLAG_SHFT                                                          0x11
#define HWIO_GCC_GPLL0_STATUS_PLL_LOCK_DET_BMSK                                                          0x10000
#define HWIO_GCC_GPLL0_STATUS_PLL_LOCK_DET_SHFT                                                             0x10
#define HWIO_GCC_GPLL0_STATUS_PLL_D_BMSK                                                                  0xffff
#define HWIO_GCC_GPLL0_STATUS_PLL_D_SHFT                                                                     0x0

#define HWIO_GCC_GPLL1_MODE_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00000040)
#define HWIO_GCC_GPLL1_MODE_PHYS                                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000040)
#define HWIO_GCC_GPLL1_MODE_OFFS                                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000040)
#define HWIO_GCC_GPLL1_MODE_RMSK                                                                        0x3fff0f
#define HWIO_GCC_GPLL1_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_MODE_ADDR, HWIO_GCC_GPLL1_MODE_RMSK)
#define HWIO_GCC_GPLL1_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_MODE_ADDR, m)
#define HWIO_GCC_GPLL1_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_MODE_ADDR,v)
#define HWIO_GCC_GPLL1_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_MODE_ADDR,m,v,HWIO_GCC_GPLL1_MODE_IN)
#define HWIO_GCC_GPLL1_MODE_PLL_VOTE_FSM_RESET_BMSK                                                     0x200000
#define HWIO_GCC_GPLL1_MODE_PLL_VOTE_FSM_RESET_SHFT                                                         0x15
#define HWIO_GCC_GPLL1_MODE_PLL_VOTE_FSM_ENA_BMSK                                                       0x100000
#define HWIO_GCC_GPLL1_MODE_PLL_VOTE_FSM_ENA_SHFT                                                           0x14
#define HWIO_GCC_GPLL1_MODE_PLL_BIAS_COUNT_BMSK                                                          0xfc000
#define HWIO_GCC_GPLL1_MODE_PLL_BIAS_COUNT_SHFT                                                              0xe
#define HWIO_GCC_GPLL1_MODE_PLL_LOCK_COUNT_BMSK                                                           0x3f00
#define HWIO_GCC_GPLL1_MODE_PLL_LOCK_COUNT_SHFT                                                              0x8
#define HWIO_GCC_GPLL1_MODE_PLL_PLLTEST_BMSK                                                                 0x8
#define HWIO_GCC_GPLL1_MODE_PLL_PLLTEST_SHFT                                                                 0x3
#define HWIO_GCC_GPLL1_MODE_PLL_RESET_N_BMSK                                                                 0x4
#define HWIO_GCC_GPLL1_MODE_PLL_RESET_N_SHFT                                                                 0x2
#define HWIO_GCC_GPLL1_MODE_PLL_BYPASSNL_BMSK                                                                0x2
#define HWIO_GCC_GPLL1_MODE_PLL_BYPASSNL_SHFT                                                                0x1
#define HWIO_GCC_GPLL1_MODE_PLL_OUTCTRL_BMSK                                                                 0x1
#define HWIO_GCC_GPLL1_MODE_PLL_OUTCTRL_SHFT                                                                 0x0

#define HWIO_GCC_GPLL1_L_VAL_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00000044)
#define HWIO_GCC_GPLL1_L_VAL_PHYS                                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000044)
#define HWIO_GCC_GPLL1_L_VAL_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000044)
#define HWIO_GCC_GPLL1_L_VAL_RMSK                                                                           0xff
#define HWIO_GCC_GPLL1_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_L_VAL_ADDR, HWIO_GCC_GPLL1_L_VAL_RMSK)
#define HWIO_GCC_GPLL1_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL1_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL1_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_L_VAL_ADDR,m,v,HWIO_GCC_GPLL1_L_VAL_IN)
#define HWIO_GCC_GPLL1_L_VAL_PLL_L_BMSK                                                                     0xff
#define HWIO_GCC_GPLL1_L_VAL_PLL_L_SHFT                                                                      0x0

#define HWIO_GCC_GPLL1_M_VAL_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00000048)
#define HWIO_GCC_GPLL1_M_VAL_PHYS                                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000048)
#define HWIO_GCC_GPLL1_M_VAL_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000048)
#define HWIO_GCC_GPLL1_M_VAL_RMSK                                                                        0x7ffff
#define HWIO_GCC_GPLL1_M_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_M_VAL_ADDR, HWIO_GCC_GPLL1_M_VAL_RMSK)
#define HWIO_GCC_GPLL1_M_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_M_VAL_ADDR, m)
#define HWIO_GCC_GPLL1_M_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_M_VAL_ADDR,v)
#define HWIO_GCC_GPLL1_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_M_VAL_ADDR,m,v,HWIO_GCC_GPLL1_M_VAL_IN)
#define HWIO_GCC_GPLL1_M_VAL_PLL_M_BMSK                                                                  0x7ffff
#define HWIO_GCC_GPLL1_M_VAL_PLL_M_SHFT                                                                      0x0

#define HWIO_GCC_GPLL1_N_VAL_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0000004c)
#define HWIO_GCC_GPLL1_N_VAL_PHYS                                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000004c)
#define HWIO_GCC_GPLL1_N_VAL_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000004c)
#define HWIO_GCC_GPLL1_N_VAL_RMSK                                                                        0x7ffff
#define HWIO_GCC_GPLL1_N_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_N_VAL_ADDR, HWIO_GCC_GPLL1_N_VAL_RMSK)
#define HWIO_GCC_GPLL1_N_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_N_VAL_ADDR, m)
#define HWIO_GCC_GPLL1_N_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_N_VAL_ADDR,v)
#define HWIO_GCC_GPLL1_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_N_VAL_ADDR,m,v,HWIO_GCC_GPLL1_N_VAL_IN)
#define HWIO_GCC_GPLL1_N_VAL_PLL_N_BMSK                                                                  0x7ffff
#define HWIO_GCC_GPLL1_N_VAL_PLL_N_SHFT                                                                      0x0

#define HWIO_GCC_GPLL1_USER_CTL_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000050)
#define HWIO_GCC_GPLL1_USER_CTL_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000050)
#define HWIO_GCC_GPLL1_USER_CTL_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000050)
#define HWIO_GCC_GPLL1_USER_CTL_RMSK                                                                  0xffffffff
#define HWIO_GCC_GPLL1_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_USER_CTL_ADDR, HWIO_GCC_GPLL1_USER_CTL_RMSK)
#define HWIO_GCC_GPLL1_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL1_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL1_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL1_USER_CTL_IN)
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS31_25_BMSK                                                0xfe000000
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS31_25_SHFT                                                      0x19
#define HWIO_GCC_GPLL1_USER_CTL_MN_EN_BMSK                                                             0x1000000
#define HWIO_GCC_GPLL1_USER_CTL_MN_EN_SHFT                                                                  0x18
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS23_22_BMSK                                                  0xc00000
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS23_22_SHFT                                                      0x16
#define HWIO_GCC_GPLL1_USER_CTL_VCO_SEL_BMSK                                                            0x300000
#define HWIO_GCC_GPLL1_USER_CTL_VCO_SEL_SHFT                                                                0x14
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS19_15_BMSK                                                   0xf8000
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS19_15_SHFT                                                       0xf
#define HWIO_GCC_GPLL1_USER_CTL_PRE_DIV_RATIO_BMSK                                                        0x7000
#define HWIO_GCC_GPLL1_USER_CTL_PRE_DIV_RATIO_SHFT                                                           0xc
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS11_10_BMSK                                                     0xc00
#define HWIO_GCC_GPLL1_USER_CTL_RESERVE_BITS11_10_SHFT                                                       0xa
#define HWIO_GCC_GPLL1_USER_CTL_POST_DIV_RATIO_BMSK                                                        0x300
#define HWIO_GCC_GPLL1_USER_CTL_POST_DIV_RATIO_SHFT                                                          0x8
#define HWIO_GCC_GPLL1_USER_CTL_OUTPUT_INV_BMSK                                                             0x80
#define HWIO_GCC_GPLL1_USER_CTL_OUTPUT_INV_SHFT                                                              0x7
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_DIFF_90_BMSK                                                         0x40
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_DIFF_90_SHFT                                                          0x6
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_DIFF_0_BMSK                                                          0x20
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_DIFF_0_SHFT                                                           0x5
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_TEST_BMSK                                                         0x10
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_TEST_SHFT                                                          0x4
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                         0x8
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                         0x3
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_AUX2_BMSK                                                          0x4
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_AUX2_SHFT                                                          0x2
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_AUX_BMSK                                                           0x2
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_AUX_SHFT                                                           0x1
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                          0x1
#define HWIO_GCC_GPLL1_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                          0x0

#define HWIO_GCC_GPLL1_CONFIG_CTL_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00000054)
#define HWIO_GCC_GPLL1_CONFIG_CTL_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000054)
#define HWIO_GCC_GPLL1_CONFIG_CTL_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000054)
#define HWIO_GCC_GPLL1_CONFIG_CTL_RMSK                                                                0xffffffff
#define HWIO_GCC_GPLL1_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_CONFIG_CTL_ADDR, HWIO_GCC_GPLL1_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL1_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL1_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL1_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL1_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL1_CONFIG_CTL_RESERVE_BITS31_24_BMSK                                              0xff000000
#define HWIO_GCC_GPLL1_CONFIG_CTL_RESERVE_BITS31_24_SHFT                                                    0x18
#define HWIO_GCC_GPLL1_CONFIG_CTL_PFD_DZSEL_BMSK                                                        0xc00000
#define HWIO_GCC_GPLL1_CONFIG_CTL_PFD_DZSEL_SHFT                                                            0x16
#define HWIO_GCC_GPLL1_CONFIG_CTL_ICP_DIV_BMSK                                                          0x300000
#define HWIO_GCC_GPLL1_CONFIG_CTL_ICP_DIV_SHFT                                                              0x14
#define HWIO_GCC_GPLL1_CONFIG_CTL_IREG_DIV_BMSK                                                          0xc0000
#define HWIO_GCC_GPLL1_CONFIG_CTL_IREG_DIV_SHFT                                                             0x12
#define HWIO_GCC_GPLL1_CONFIG_CTL_RESERVE_BITS17_16_BMSK                                                 0x30000
#define HWIO_GCC_GPLL1_CONFIG_CTL_RESERVE_BITS17_16_SHFT                                                    0x10
#define HWIO_GCC_GPLL1_CONFIG_CTL_VREF_REF_MODE_BMSK                                                      0x8000
#define HWIO_GCC_GPLL1_CONFIG_CTL_VREF_REF_MODE_SHFT                                                         0xf
#define HWIO_GCC_GPLL1_CONFIG_CTL_VCO_REF_MODE_BMSK                                                       0x4000
#define HWIO_GCC_GPLL1_CONFIG_CTL_VCO_REF_MODE_SHFT                                                          0xe
#define HWIO_GCC_GPLL1_CONFIG_CTL_CFG_LOCKDET_BMSK                                                        0x3000
#define HWIO_GCC_GPLL1_CONFIG_CTL_CFG_LOCKDET_SHFT                                                           0xc
#define HWIO_GCC_GPLL1_CONFIG_CTL_FORCE_ISEED_BMSK                                                         0x800
#define HWIO_GCC_GPLL1_CONFIG_CTL_FORCE_ISEED_SHFT                                                           0xb
#define HWIO_GCC_GPLL1_CONFIG_CTL_COARSE_GM_BMSK                                                           0x600
#define HWIO_GCC_GPLL1_CONFIG_CTL_COARSE_GM_SHFT                                                             0x9
#define HWIO_GCC_GPLL1_CONFIG_CTL_FILTER_LOOP_ZERO_BMSK                                                    0x100
#define HWIO_GCC_GPLL1_CONFIG_CTL_FILTER_LOOP_ZERO_SHFT                                                      0x8
#define HWIO_GCC_GPLL1_CONFIG_CTL_FILTER_LOOP_MODE_BMSK                                                     0x80
#define HWIO_GCC_GPLL1_CONFIG_CTL_FILTER_LOOP_MODE_SHFT                                                      0x7
#define HWIO_GCC_GPLL1_CONFIG_CTL_FILTER_RESISTOR_BMSK                                                      0x60
#define HWIO_GCC_GPLL1_CONFIG_CTL_FILTER_RESISTOR_SHFT                                                       0x5
#define HWIO_GCC_GPLL1_CONFIG_CTL_GMC_SLEW_MODE_BMSK                                                        0x10
#define HWIO_GCC_GPLL1_CONFIG_CTL_GMC_SLEW_MODE_SHFT                                                         0x4
#define HWIO_GCC_GPLL1_CONFIG_CTL_RESERVE_BITS3_0_BMSK                                                       0xf
#define HWIO_GCC_GPLL1_CONFIG_CTL_RESERVE_BITS3_0_SHFT                                                       0x0

#define HWIO_GCC_GPLL1_TEST_CTL_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000058)
#define HWIO_GCC_GPLL1_TEST_CTL_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000058)
#define HWIO_GCC_GPLL1_TEST_CTL_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000058)
#define HWIO_GCC_GPLL1_TEST_CTL_RMSK                                                                  0xffffffff
#define HWIO_GCC_GPLL1_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_TEST_CTL_ADDR, HWIO_GCC_GPLL1_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL1_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL1_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL1_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL1_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL1_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL1_TEST_CTL_IN)
#define HWIO_GCC_GPLL1_TEST_CTL_RESERVE_BITS31_21_BMSK                                                0xffe00000
#define HWIO_GCC_GPLL1_TEST_CTL_RESERVE_BITS31_21_SHFT                                                      0x15
#define HWIO_GCC_GPLL1_TEST_CTL_NGEN_CFG_BMSK                                                           0x1c0000
#define HWIO_GCC_GPLL1_TEST_CTL_NGEN_CFG_SHFT                                                               0x12
#define HWIO_GCC_GPLL1_TEST_CTL_NGEN_EN_BMSK                                                             0x20000
#define HWIO_GCC_GPLL1_TEST_CTL_NGEN_EN_SHFT                                                                0x11
#define HWIO_GCC_GPLL1_TEST_CTL_NMOSC_FREQ_CTRL_BMSK                                                     0x18000
#define HWIO_GCC_GPLL1_TEST_CTL_NMOSC_FREQ_CTRL_SHFT                                                         0xf
#define HWIO_GCC_GPLL1_TEST_CTL_NMOSC_EN_BMSK                                                             0x4000
#define HWIO_GCC_GPLL1_TEST_CTL_NMOSC_EN_SHFT                                                                0xe
#define HWIO_GCC_GPLL1_TEST_CTL_FORCE_PFD_UP_BMSK                                                         0x2000
#define HWIO_GCC_GPLL1_TEST_CTL_FORCE_PFD_UP_SHFT                                                            0xd
#define HWIO_GCC_GPLL1_TEST_CTL_FORCE_PFD_DOWN_BMSK                                                       0x1000
#define HWIO_GCC_GPLL1_TEST_CTL_FORCE_PFD_DOWN_SHFT                                                          0xc
#define HWIO_GCC_GPLL1_TEST_CTL_TEST_OUT_SEL_BMSK                                                          0x800
#define HWIO_GCC_GPLL1_TEST_CTL_TEST_OUT_SEL_SHFT                                                            0xb
#define HWIO_GCC_GPLL1_TEST_CTL_ICP_TST_EN_BMSK                                                            0x400
#define HWIO_GCC_GPLL1_TEST_CTL_ICP_TST_EN_SHFT                                                              0xa
#define HWIO_GCC_GPLL1_TEST_CTL_ICP_EXT_SEL_BMSK                                                           0x200
#define HWIO_GCC_GPLL1_TEST_CTL_ICP_EXT_SEL_SHFT                                                             0x9
#define HWIO_GCC_GPLL1_TEST_CTL_DTEST_SEL_BMSK                                                             0x180
#define HWIO_GCC_GPLL1_TEST_CTL_DTEST_SEL_SHFT                                                               0x7
#define HWIO_GCC_GPLL1_TEST_CTL_BYP_TESTAMP_BMSK                                                            0x40
#define HWIO_GCC_GPLL1_TEST_CTL_BYP_TESTAMP_SHFT                                                             0x6
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST1_SEL_BMSK                                                             0x30
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST1_SEL_SHFT                                                              0x4
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST0_SEL_BMSK                                                              0xc
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST0_SEL_SHFT                                                              0x2
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST1_EN_BMSK                                                               0x2
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST1_EN_SHFT                                                               0x1
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST0_EN_BMSK                                                               0x1
#define HWIO_GCC_GPLL1_TEST_CTL_ATEST0_EN_SHFT                                                               0x0

#define HWIO_GCC_GPLL1_STATUS_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000005c)
#define HWIO_GCC_GPLL1_STATUS_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000005c)
#define HWIO_GCC_GPLL1_STATUS_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000005c)
#define HWIO_GCC_GPLL1_STATUS_RMSK                                                                       0x3ffff
#define HWIO_GCC_GPLL1_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL1_STATUS_ADDR, HWIO_GCC_GPLL1_STATUS_RMSK)
#define HWIO_GCC_GPLL1_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL1_STATUS_ADDR, m)
#define HWIO_GCC_GPLL1_STATUS_PLL_ACTIVE_FLAG_BMSK                                                       0x20000
#define HWIO_GCC_GPLL1_STATUS_PLL_ACTIVE_FLAG_SHFT                                                          0x11
#define HWIO_GCC_GPLL1_STATUS_PLL_LOCK_DET_BMSK                                                          0x10000
#define HWIO_GCC_GPLL1_STATUS_PLL_LOCK_DET_SHFT                                                             0x10
#define HWIO_GCC_GPLL1_STATUS_PLL_D_BMSK                                                                  0xffff
#define HWIO_GCC_GPLL1_STATUS_PLL_D_SHFT                                                                     0x0

#define HWIO_GCC_GPLL2_MODE_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00000080)
#define HWIO_GCC_GPLL2_MODE_PHYS                                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000080)
#define HWIO_GCC_GPLL2_MODE_OFFS                                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000080)
#define HWIO_GCC_GPLL2_MODE_RMSK                                                                        0x3fff0f
#define HWIO_GCC_GPLL2_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_MODE_ADDR, HWIO_GCC_GPLL2_MODE_RMSK)
#define HWIO_GCC_GPLL2_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_MODE_ADDR, m)
#define HWIO_GCC_GPLL2_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_MODE_ADDR,v)
#define HWIO_GCC_GPLL2_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_MODE_ADDR,m,v,HWIO_GCC_GPLL2_MODE_IN)
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_RESET_BMSK                                                     0x200000
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_RESET_SHFT                                                         0x15
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_ENA_BMSK                                                       0x100000
#define HWIO_GCC_GPLL2_MODE_PLL_VOTE_FSM_ENA_SHFT                                                           0x14
#define HWIO_GCC_GPLL2_MODE_PLL_BIAS_COUNT_BMSK                                                          0xfc000
#define HWIO_GCC_GPLL2_MODE_PLL_BIAS_COUNT_SHFT                                                              0xe
#define HWIO_GCC_GPLL2_MODE_PLL_LOCK_COUNT_BMSK                                                           0x3f00
#define HWIO_GCC_GPLL2_MODE_PLL_LOCK_COUNT_SHFT                                                              0x8
#define HWIO_GCC_GPLL2_MODE_PLL_PLLTEST_BMSK                                                                 0x8
#define HWIO_GCC_GPLL2_MODE_PLL_PLLTEST_SHFT                                                                 0x3
#define HWIO_GCC_GPLL2_MODE_PLL_RESET_N_BMSK                                                                 0x4
#define HWIO_GCC_GPLL2_MODE_PLL_RESET_N_SHFT                                                                 0x2
#define HWIO_GCC_GPLL2_MODE_PLL_BYPASSNL_BMSK                                                                0x2
#define HWIO_GCC_GPLL2_MODE_PLL_BYPASSNL_SHFT                                                                0x1
#define HWIO_GCC_GPLL2_MODE_PLL_OUTCTRL_BMSK                                                                 0x1
#define HWIO_GCC_GPLL2_MODE_PLL_OUTCTRL_SHFT                                                                 0x0

#define HWIO_GCC_GPLL2_L_VAL_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00000084)
#define HWIO_GCC_GPLL2_L_VAL_PHYS                                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000084)
#define HWIO_GCC_GPLL2_L_VAL_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000084)
#define HWIO_GCC_GPLL2_L_VAL_RMSK                                                                           0xff
#define HWIO_GCC_GPLL2_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_L_VAL_ADDR, HWIO_GCC_GPLL2_L_VAL_RMSK)
#define HWIO_GCC_GPLL2_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL2_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL2_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_L_VAL_ADDR,m,v,HWIO_GCC_GPLL2_L_VAL_IN)
#define HWIO_GCC_GPLL2_L_VAL_PLL_L_BMSK                                                                     0xff
#define HWIO_GCC_GPLL2_L_VAL_PLL_L_SHFT                                                                      0x0

#define HWIO_GCC_GPLL2_M_VAL_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00000088)
#define HWIO_GCC_GPLL2_M_VAL_PHYS                                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000088)
#define HWIO_GCC_GPLL2_M_VAL_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000088)
#define HWIO_GCC_GPLL2_M_VAL_RMSK                                                                        0x7ffff
#define HWIO_GCC_GPLL2_M_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_M_VAL_ADDR, HWIO_GCC_GPLL2_M_VAL_RMSK)
#define HWIO_GCC_GPLL2_M_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_M_VAL_ADDR, m)
#define HWIO_GCC_GPLL2_M_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_M_VAL_ADDR,v)
#define HWIO_GCC_GPLL2_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_M_VAL_ADDR,m,v,HWIO_GCC_GPLL2_M_VAL_IN)
#define HWIO_GCC_GPLL2_M_VAL_PLL_M_BMSK                                                                  0x7ffff
#define HWIO_GCC_GPLL2_M_VAL_PLL_M_SHFT                                                                      0x0

#define HWIO_GCC_GPLL2_N_VAL_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x0000008c)
#define HWIO_GCC_GPLL2_N_VAL_PHYS                                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000008c)
#define HWIO_GCC_GPLL2_N_VAL_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000008c)
#define HWIO_GCC_GPLL2_N_VAL_RMSK                                                                        0x7ffff
#define HWIO_GCC_GPLL2_N_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_N_VAL_ADDR, HWIO_GCC_GPLL2_N_VAL_RMSK)
#define HWIO_GCC_GPLL2_N_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_N_VAL_ADDR, m)
#define HWIO_GCC_GPLL2_N_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_N_VAL_ADDR,v)
#define HWIO_GCC_GPLL2_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_N_VAL_ADDR,m,v,HWIO_GCC_GPLL2_N_VAL_IN)
#define HWIO_GCC_GPLL2_N_VAL_PLL_N_BMSK                                                                  0x7ffff
#define HWIO_GCC_GPLL2_N_VAL_PLL_N_SHFT                                                                      0x0

#define HWIO_GCC_GPLL2_USER_CTL_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000090)
#define HWIO_GCC_GPLL2_USER_CTL_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000090)
#define HWIO_GCC_GPLL2_USER_CTL_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000090)
#define HWIO_GCC_GPLL2_USER_CTL_RMSK                                                                  0xffffffff
#define HWIO_GCC_GPLL2_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_USER_CTL_ADDR, HWIO_GCC_GPLL2_USER_CTL_RMSK)
#define HWIO_GCC_GPLL2_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL2_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL2_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL2_USER_CTL_IN)
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS31_25_BMSK                                                0xfe000000
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS31_25_SHFT                                                      0x19
#define HWIO_GCC_GPLL2_USER_CTL_MN_EN_BMSK                                                             0x1000000
#define HWIO_GCC_GPLL2_USER_CTL_MN_EN_SHFT                                                                  0x18
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS23_22_BMSK                                                  0xc00000
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS23_22_SHFT                                                      0x16
#define HWIO_GCC_GPLL2_USER_CTL_VCO_SEL_BMSK                                                            0x300000
#define HWIO_GCC_GPLL2_USER_CTL_VCO_SEL_SHFT                                                                0x14
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS19_15_BMSK                                                   0xf8000
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS19_15_SHFT                                                       0xf
#define HWIO_GCC_GPLL2_USER_CTL_PRE_DIV_RATIO_BMSK                                                        0x7000
#define HWIO_GCC_GPLL2_USER_CTL_PRE_DIV_RATIO_SHFT                                                           0xc
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS11_10_BMSK                                                     0xc00
#define HWIO_GCC_GPLL2_USER_CTL_RESERVE_BITS11_10_SHFT                                                       0xa
#define HWIO_GCC_GPLL2_USER_CTL_POST_DIV_RATIO_BMSK                                                        0x300
#define HWIO_GCC_GPLL2_USER_CTL_POST_DIV_RATIO_SHFT                                                          0x8
#define HWIO_GCC_GPLL2_USER_CTL_OUTPUT_INV_BMSK                                                             0x80
#define HWIO_GCC_GPLL2_USER_CTL_OUTPUT_INV_SHFT                                                              0x7
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_DIFF_90_BMSK                                                         0x40
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_DIFF_90_SHFT                                                          0x6
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_DIFF_0_BMSK                                                          0x20
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_DIFF_0_SHFT                                                           0x5
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_TEST_BMSK                                                         0x10
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_TEST_SHFT                                                          0x4
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                         0x8
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                         0x3
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_AUX2_BMSK                                                          0x4
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_AUX2_SHFT                                                          0x2
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_AUX_BMSK                                                           0x2
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_AUX_SHFT                                                           0x1
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                          0x1
#define HWIO_GCC_GPLL2_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                          0x0

#define HWIO_GCC_GPLL2_CONFIG_CTL_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00000094)
#define HWIO_GCC_GPLL2_CONFIG_CTL_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000094)
#define HWIO_GCC_GPLL2_CONFIG_CTL_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000094)
#define HWIO_GCC_GPLL2_CONFIG_CTL_RMSK                                                                0xffffffff
#define HWIO_GCC_GPLL2_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR, HWIO_GCC_GPLL2_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL2_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL2_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL2_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL2_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL2_CONFIG_CTL_RESERVE_BITS31_24_BMSK                                              0xff000000
#define HWIO_GCC_GPLL2_CONFIG_CTL_RESERVE_BITS31_24_SHFT                                                    0x18
#define HWIO_GCC_GPLL2_CONFIG_CTL_PFD_DZSEL_BMSK                                                        0xc00000
#define HWIO_GCC_GPLL2_CONFIG_CTL_PFD_DZSEL_SHFT                                                            0x16
#define HWIO_GCC_GPLL2_CONFIG_CTL_ICP_DIV_BMSK                                                          0x300000
#define HWIO_GCC_GPLL2_CONFIG_CTL_ICP_DIV_SHFT                                                              0x14
#define HWIO_GCC_GPLL2_CONFIG_CTL_IREG_DIV_BMSK                                                          0xc0000
#define HWIO_GCC_GPLL2_CONFIG_CTL_IREG_DIV_SHFT                                                             0x12
#define HWIO_GCC_GPLL2_CONFIG_CTL_RESERVE_BITS17_16_BMSK                                                 0x30000
#define HWIO_GCC_GPLL2_CONFIG_CTL_RESERVE_BITS17_16_SHFT                                                    0x10
#define HWIO_GCC_GPLL2_CONFIG_CTL_VREF_REF_MODE_BMSK                                                      0x8000
#define HWIO_GCC_GPLL2_CONFIG_CTL_VREF_REF_MODE_SHFT                                                         0xf
#define HWIO_GCC_GPLL2_CONFIG_CTL_VCO_REF_MODE_BMSK                                                       0x4000
#define HWIO_GCC_GPLL2_CONFIG_CTL_VCO_REF_MODE_SHFT                                                          0xe
#define HWIO_GCC_GPLL2_CONFIG_CTL_CFG_LOCKDET_BMSK                                                        0x3000
#define HWIO_GCC_GPLL2_CONFIG_CTL_CFG_LOCKDET_SHFT                                                           0xc
#define HWIO_GCC_GPLL2_CONFIG_CTL_FORCE_ISEED_BMSK                                                         0x800
#define HWIO_GCC_GPLL2_CONFIG_CTL_FORCE_ISEED_SHFT                                                           0xb
#define HWIO_GCC_GPLL2_CONFIG_CTL_COARSE_GM_BMSK                                                           0x600
#define HWIO_GCC_GPLL2_CONFIG_CTL_COARSE_GM_SHFT                                                             0x9
#define HWIO_GCC_GPLL2_CONFIG_CTL_FILTER_LOOP_ZERO_BMSK                                                    0x100
#define HWIO_GCC_GPLL2_CONFIG_CTL_FILTER_LOOP_ZERO_SHFT                                                      0x8
#define HWIO_GCC_GPLL2_CONFIG_CTL_FILTER_LOOP_MODE_BMSK                                                     0x80
#define HWIO_GCC_GPLL2_CONFIG_CTL_FILTER_LOOP_MODE_SHFT                                                      0x7
#define HWIO_GCC_GPLL2_CONFIG_CTL_FILTER_RESISTOR_BMSK                                                      0x60
#define HWIO_GCC_GPLL2_CONFIG_CTL_FILTER_RESISTOR_SHFT                                                       0x5
#define HWIO_GCC_GPLL2_CONFIG_CTL_GMC_SLEW_MODE_BMSK                                                        0x10
#define HWIO_GCC_GPLL2_CONFIG_CTL_GMC_SLEW_MODE_SHFT                                                         0x4
#define HWIO_GCC_GPLL2_CONFIG_CTL_RESERVE_BITS3_0_BMSK                                                       0xf
#define HWIO_GCC_GPLL2_CONFIG_CTL_RESERVE_BITS3_0_SHFT                                                       0x0

#define HWIO_GCC_GPLL2_TEST_CTL_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000098)
#define HWIO_GCC_GPLL2_TEST_CTL_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000098)
#define HWIO_GCC_GPLL2_TEST_CTL_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000098)
#define HWIO_GCC_GPLL2_TEST_CTL_RMSK                                                                  0xffffffff
#define HWIO_GCC_GPLL2_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_TEST_CTL_ADDR, HWIO_GCC_GPLL2_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL2_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL2_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL2_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL2_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL2_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL2_TEST_CTL_IN)
#define HWIO_GCC_GPLL2_TEST_CTL_RESERVE_BITS31_21_BMSK                                                0xffe00000
#define HWIO_GCC_GPLL2_TEST_CTL_RESERVE_BITS31_21_SHFT                                                      0x15
#define HWIO_GCC_GPLL2_TEST_CTL_NGEN_CFG_BMSK                                                           0x1c0000
#define HWIO_GCC_GPLL2_TEST_CTL_NGEN_CFG_SHFT                                                               0x12
#define HWIO_GCC_GPLL2_TEST_CTL_NGEN_EN_BMSK                                                             0x20000
#define HWIO_GCC_GPLL2_TEST_CTL_NGEN_EN_SHFT                                                                0x11
#define HWIO_GCC_GPLL2_TEST_CTL_NMOSC_FREQ_CTRL_BMSK                                                     0x18000
#define HWIO_GCC_GPLL2_TEST_CTL_NMOSC_FREQ_CTRL_SHFT                                                         0xf
#define HWIO_GCC_GPLL2_TEST_CTL_NMOSC_EN_BMSK                                                             0x4000
#define HWIO_GCC_GPLL2_TEST_CTL_NMOSC_EN_SHFT                                                                0xe
#define HWIO_GCC_GPLL2_TEST_CTL_FORCE_PFD_UP_BMSK                                                         0x2000
#define HWIO_GCC_GPLL2_TEST_CTL_FORCE_PFD_UP_SHFT                                                            0xd
#define HWIO_GCC_GPLL2_TEST_CTL_FORCE_PFD_DOWN_BMSK                                                       0x1000
#define HWIO_GCC_GPLL2_TEST_CTL_FORCE_PFD_DOWN_SHFT                                                          0xc
#define HWIO_GCC_GPLL2_TEST_CTL_TEST_OUT_SEL_BMSK                                                          0x800
#define HWIO_GCC_GPLL2_TEST_CTL_TEST_OUT_SEL_SHFT                                                            0xb
#define HWIO_GCC_GPLL2_TEST_CTL_ICP_TST_EN_BMSK                                                            0x400
#define HWIO_GCC_GPLL2_TEST_CTL_ICP_TST_EN_SHFT                                                              0xa
#define HWIO_GCC_GPLL2_TEST_CTL_ICP_EXT_SEL_BMSK                                                           0x200
#define HWIO_GCC_GPLL2_TEST_CTL_ICP_EXT_SEL_SHFT                                                             0x9
#define HWIO_GCC_GPLL2_TEST_CTL_DTEST_SEL_BMSK                                                             0x180
#define HWIO_GCC_GPLL2_TEST_CTL_DTEST_SEL_SHFT                                                               0x7
#define HWIO_GCC_GPLL2_TEST_CTL_BYP_TESTAMP_BMSK                                                            0x40
#define HWIO_GCC_GPLL2_TEST_CTL_BYP_TESTAMP_SHFT                                                             0x6
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_SEL_BMSK                                                             0x30
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_SEL_SHFT                                                              0x4
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_SEL_BMSK                                                              0xc
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_SEL_SHFT                                                              0x2
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_EN_BMSK                                                               0x2
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST1_EN_SHFT                                                               0x1
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_EN_BMSK                                                               0x1
#define HWIO_GCC_GPLL2_TEST_CTL_ATEST0_EN_SHFT                                                               0x0

#define HWIO_GCC_GPLL2_STATUS_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000009c)
#define HWIO_GCC_GPLL2_STATUS_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000009c)
#define HWIO_GCC_GPLL2_STATUS_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000009c)
#define HWIO_GCC_GPLL2_STATUS_RMSK                                                                       0x3ffff
#define HWIO_GCC_GPLL2_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL2_STATUS_ADDR, HWIO_GCC_GPLL2_STATUS_RMSK)
#define HWIO_GCC_GPLL2_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL2_STATUS_ADDR, m)
#define HWIO_GCC_GPLL2_STATUS_PLL_ACTIVE_FLAG_BMSK                                                       0x20000
#define HWIO_GCC_GPLL2_STATUS_PLL_ACTIVE_FLAG_SHFT                                                          0x11
#define HWIO_GCC_GPLL2_STATUS_PLL_LOCK_DET_BMSK                                                          0x10000
#define HWIO_GCC_GPLL2_STATUS_PLL_LOCK_DET_SHFT                                                             0x10
#define HWIO_GCC_GPLL2_STATUS_PLL_D_BMSK                                                                  0xffff
#define HWIO_GCC_GPLL2_STATUS_PLL_D_SHFT                                                                     0x0

#define HWIO_GCC_GPLL3_MODE_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x000000c0)
#define HWIO_GCC_GPLL3_MODE_PHYS                                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000000c0)
#define HWIO_GCC_GPLL3_MODE_OFFS                                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000000c0)
#define HWIO_GCC_GPLL3_MODE_RMSK                                                                        0x3fff0f
#define HWIO_GCC_GPLL3_MODE_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_MODE_ADDR, HWIO_GCC_GPLL3_MODE_RMSK)
#define HWIO_GCC_GPLL3_MODE_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_MODE_ADDR, m)
#define HWIO_GCC_GPLL3_MODE_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_MODE_ADDR,v)
#define HWIO_GCC_GPLL3_MODE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_MODE_ADDR,m,v,HWIO_GCC_GPLL3_MODE_IN)
#define HWIO_GCC_GPLL3_MODE_PLL_VOTE_FSM_RESET_BMSK                                                     0x200000
#define HWIO_GCC_GPLL3_MODE_PLL_VOTE_FSM_RESET_SHFT                                                         0x15
#define HWIO_GCC_GPLL3_MODE_PLL_VOTE_FSM_ENA_BMSK                                                       0x100000
#define HWIO_GCC_GPLL3_MODE_PLL_VOTE_FSM_ENA_SHFT                                                           0x14
#define HWIO_GCC_GPLL3_MODE_PLL_BIAS_COUNT_BMSK                                                          0xfc000
#define HWIO_GCC_GPLL3_MODE_PLL_BIAS_COUNT_SHFT                                                              0xe
#define HWIO_GCC_GPLL3_MODE_PLL_LOCK_COUNT_BMSK                                                           0x3f00
#define HWIO_GCC_GPLL3_MODE_PLL_LOCK_COUNT_SHFT                                                              0x8
#define HWIO_GCC_GPLL3_MODE_PLL_PLLTEST_BMSK                                                                 0x8
#define HWIO_GCC_GPLL3_MODE_PLL_PLLTEST_SHFT                                                                 0x3
#define HWIO_GCC_GPLL3_MODE_PLL_RESET_N_BMSK                                                                 0x4
#define HWIO_GCC_GPLL3_MODE_PLL_RESET_N_SHFT                                                                 0x2
#define HWIO_GCC_GPLL3_MODE_PLL_BYPASSNL_BMSK                                                                0x2
#define HWIO_GCC_GPLL3_MODE_PLL_BYPASSNL_SHFT                                                                0x1
#define HWIO_GCC_GPLL3_MODE_PLL_OUTCTRL_BMSK                                                                 0x1
#define HWIO_GCC_GPLL3_MODE_PLL_OUTCTRL_SHFT                                                                 0x0

#define HWIO_GCC_GPLL3_L_VAL_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x000000c4)
#define HWIO_GCC_GPLL3_L_VAL_PHYS                                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000000c4)
#define HWIO_GCC_GPLL3_L_VAL_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000000c4)
#define HWIO_GCC_GPLL3_L_VAL_RMSK                                                                           0xff
#define HWIO_GCC_GPLL3_L_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_L_VAL_ADDR, HWIO_GCC_GPLL3_L_VAL_RMSK)
#define HWIO_GCC_GPLL3_L_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_L_VAL_ADDR, m)
#define HWIO_GCC_GPLL3_L_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_L_VAL_ADDR,v)
#define HWIO_GCC_GPLL3_L_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_L_VAL_ADDR,m,v,HWIO_GCC_GPLL3_L_VAL_IN)
#define HWIO_GCC_GPLL3_L_VAL_PLL_L_BMSK                                                                     0xff
#define HWIO_GCC_GPLL3_L_VAL_PLL_L_SHFT                                                                      0x0

#define HWIO_GCC_GPLL3_M_VAL_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x000000c8)
#define HWIO_GCC_GPLL3_M_VAL_PHYS                                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000000c8)
#define HWIO_GCC_GPLL3_M_VAL_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000000c8)
#define HWIO_GCC_GPLL3_M_VAL_RMSK                                                                        0x7ffff
#define HWIO_GCC_GPLL3_M_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_M_VAL_ADDR, HWIO_GCC_GPLL3_M_VAL_RMSK)
#define HWIO_GCC_GPLL3_M_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_M_VAL_ADDR, m)
#define HWIO_GCC_GPLL3_M_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_M_VAL_ADDR,v)
#define HWIO_GCC_GPLL3_M_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_M_VAL_ADDR,m,v,HWIO_GCC_GPLL3_M_VAL_IN)
#define HWIO_GCC_GPLL3_M_VAL_PLL_M_BMSK                                                                  0x7ffff
#define HWIO_GCC_GPLL3_M_VAL_PLL_M_SHFT                                                                      0x0

#define HWIO_GCC_GPLL3_N_VAL_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x000000cc)
#define HWIO_GCC_GPLL3_N_VAL_PHYS                                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000000cc)
#define HWIO_GCC_GPLL3_N_VAL_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000000cc)
#define HWIO_GCC_GPLL3_N_VAL_RMSK                                                                        0x7ffff
#define HWIO_GCC_GPLL3_N_VAL_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_N_VAL_ADDR, HWIO_GCC_GPLL3_N_VAL_RMSK)
#define HWIO_GCC_GPLL3_N_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_N_VAL_ADDR, m)
#define HWIO_GCC_GPLL3_N_VAL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_N_VAL_ADDR,v)
#define HWIO_GCC_GPLL3_N_VAL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_N_VAL_ADDR,m,v,HWIO_GCC_GPLL3_N_VAL_IN)
#define HWIO_GCC_GPLL3_N_VAL_PLL_N_BMSK                                                                  0x7ffff
#define HWIO_GCC_GPLL3_N_VAL_PLL_N_SHFT                                                                      0x0

#define HWIO_GCC_GPLL3_USER_CTL_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x000000d0)
#define HWIO_GCC_GPLL3_USER_CTL_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000000d0)
#define HWIO_GCC_GPLL3_USER_CTL_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000000d0)
#define HWIO_GCC_GPLL3_USER_CTL_RMSK                                                                  0xffffffff
#define HWIO_GCC_GPLL3_USER_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_USER_CTL_ADDR, HWIO_GCC_GPLL3_USER_CTL_RMSK)
#define HWIO_GCC_GPLL3_USER_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_USER_CTL_ADDR, m)
#define HWIO_GCC_GPLL3_USER_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_USER_CTL_ADDR,v)
#define HWIO_GCC_GPLL3_USER_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_USER_CTL_ADDR,m,v,HWIO_GCC_GPLL3_USER_CTL_IN)
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS31_25_BMSK                                                0xfe000000
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS31_25_SHFT                                                      0x19
#define HWIO_GCC_GPLL3_USER_CTL_MN_EN_BMSK                                                             0x1000000
#define HWIO_GCC_GPLL3_USER_CTL_MN_EN_SHFT                                                                  0x18
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS23_22_BMSK                                                  0xc00000
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS23_22_SHFT                                                      0x16
#define HWIO_GCC_GPLL3_USER_CTL_VCO_SEL_BMSK                                                            0x300000
#define HWIO_GCC_GPLL3_USER_CTL_VCO_SEL_SHFT                                                                0x14
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS19_15_BMSK                                                   0xf8000
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS19_15_SHFT                                                       0xf
#define HWIO_GCC_GPLL3_USER_CTL_PRE_DIV_RATIO_BMSK                                                        0x7000
#define HWIO_GCC_GPLL3_USER_CTL_PRE_DIV_RATIO_SHFT                                                           0xc
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS11_10_BMSK                                                     0xc00
#define HWIO_GCC_GPLL3_USER_CTL_RESERVE_BITS11_10_SHFT                                                       0xa
#define HWIO_GCC_GPLL3_USER_CTL_POST_DIV_RATIO_BMSK                                                        0x300
#define HWIO_GCC_GPLL3_USER_CTL_POST_DIV_RATIO_SHFT                                                          0x8
#define HWIO_GCC_GPLL3_USER_CTL_OUTPUT_INV_BMSK                                                             0x80
#define HWIO_GCC_GPLL3_USER_CTL_OUTPUT_INV_SHFT                                                              0x7
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_DIFF_90_BMSK                                                         0x40
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_DIFF_90_SHFT                                                          0x6
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_DIFF_0_BMSK                                                          0x20
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_DIFF_0_SHFT                                                           0x5
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_TEST_BMSK                                                         0x10
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_TEST_SHFT                                                          0x4
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_EARLY_BMSK                                                         0x8
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_EARLY_SHFT                                                         0x3
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_AUX2_BMSK                                                          0x4
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_AUX2_SHFT                                                          0x2
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_AUX_BMSK                                                           0x2
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_AUX_SHFT                                                           0x1
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_MAIN_BMSK                                                          0x1
#define HWIO_GCC_GPLL3_USER_CTL_PLLOUT_LV_MAIN_SHFT                                                          0x0

#define HWIO_GCC_GPLL3_CONFIG_CTL_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x000000d4)
#define HWIO_GCC_GPLL3_CONFIG_CTL_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000000d4)
#define HWIO_GCC_GPLL3_CONFIG_CTL_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000000d4)
#define HWIO_GCC_GPLL3_CONFIG_CTL_RMSK                                                                0xffffffff
#define HWIO_GCC_GPLL3_CONFIG_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_CONFIG_CTL_ADDR, HWIO_GCC_GPLL3_CONFIG_CTL_RMSK)
#define HWIO_GCC_GPLL3_CONFIG_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_CONFIG_CTL_ADDR, m)
#define HWIO_GCC_GPLL3_CONFIG_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_CONFIG_CTL_ADDR,v)
#define HWIO_GCC_GPLL3_CONFIG_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_CONFIG_CTL_ADDR,m,v,HWIO_GCC_GPLL3_CONFIG_CTL_IN)
#define HWIO_GCC_GPLL3_CONFIG_CTL_RESERVE_BITS31_24_BMSK                                              0xff000000
#define HWIO_GCC_GPLL3_CONFIG_CTL_RESERVE_BITS31_24_SHFT                                                    0x18
#define HWIO_GCC_GPLL3_CONFIG_CTL_PFD_DZSEL_BMSK                                                        0xc00000
#define HWIO_GCC_GPLL3_CONFIG_CTL_PFD_DZSEL_SHFT                                                            0x16
#define HWIO_GCC_GPLL3_CONFIG_CTL_ICP_DIV_BMSK                                                          0x300000
#define HWIO_GCC_GPLL3_CONFIG_CTL_ICP_DIV_SHFT                                                              0x14
#define HWIO_GCC_GPLL3_CONFIG_CTL_IREG_DIV_BMSK                                                          0xc0000
#define HWIO_GCC_GPLL3_CONFIG_CTL_IREG_DIV_SHFT                                                             0x12
#define HWIO_GCC_GPLL3_CONFIG_CTL_RESERVE_BITS17_16_BMSK                                                 0x30000
#define HWIO_GCC_GPLL3_CONFIG_CTL_RESERVE_BITS17_16_SHFT                                                    0x10
#define HWIO_GCC_GPLL3_CONFIG_CTL_VREF_REF_MODE_BMSK                                                      0x8000
#define HWIO_GCC_GPLL3_CONFIG_CTL_VREF_REF_MODE_SHFT                                                         0xf
#define HWIO_GCC_GPLL3_CONFIG_CTL_VCO_REF_MODE_BMSK                                                       0x4000
#define HWIO_GCC_GPLL3_CONFIG_CTL_VCO_REF_MODE_SHFT                                                          0xe
#define HWIO_GCC_GPLL3_CONFIG_CTL_CFG_LOCKDET_BMSK                                                        0x3000
#define HWIO_GCC_GPLL3_CONFIG_CTL_CFG_LOCKDET_SHFT                                                           0xc
#define HWIO_GCC_GPLL3_CONFIG_CTL_FORCE_ISEED_BMSK                                                         0x800
#define HWIO_GCC_GPLL3_CONFIG_CTL_FORCE_ISEED_SHFT                                                           0xb
#define HWIO_GCC_GPLL3_CONFIG_CTL_COARSE_GM_BMSK                                                           0x600
#define HWIO_GCC_GPLL3_CONFIG_CTL_COARSE_GM_SHFT                                                             0x9
#define HWIO_GCC_GPLL3_CONFIG_CTL_FILTER_LOOP_ZERO_BMSK                                                    0x100
#define HWIO_GCC_GPLL3_CONFIG_CTL_FILTER_LOOP_ZERO_SHFT                                                      0x8
#define HWIO_GCC_GPLL3_CONFIG_CTL_FILTER_LOOP_MODE_BMSK                                                     0x80
#define HWIO_GCC_GPLL3_CONFIG_CTL_FILTER_LOOP_MODE_SHFT                                                      0x7
#define HWIO_GCC_GPLL3_CONFIG_CTL_FILTER_RESISTOR_BMSK                                                      0x60
#define HWIO_GCC_GPLL3_CONFIG_CTL_FILTER_RESISTOR_SHFT                                                       0x5
#define HWIO_GCC_GPLL3_CONFIG_CTL_GMC_SLEW_MODE_BMSK                                                        0x10
#define HWIO_GCC_GPLL3_CONFIG_CTL_GMC_SLEW_MODE_SHFT                                                         0x4
#define HWIO_GCC_GPLL3_CONFIG_CTL_RESERVE_BITS3_0_BMSK                                                       0xf
#define HWIO_GCC_GPLL3_CONFIG_CTL_RESERVE_BITS3_0_SHFT                                                       0x0

#define HWIO_GCC_GPLL3_TEST_CTL_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x000000d8)
#define HWIO_GCC_GPLL3_TEST_CTL_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000000d8)
#define HWIO_GCC_GPLL3_TEST_CTL_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000000d8)
#define HWIO_GCC_GPLL3_TEST_CTL_RMSK                                                                  0xffffffff
#define HWIO_GCC_GPLL3_TEST_CTL_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_TEST_CTL_ADDR, HWIO_GCC_GPLL3_TEST_CTL_RMSK)
#define HWIO_GCC_GPLL3_TEST_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_TEST_CTL_ADDR, m)
#define HWIO_GCC_GPLL3_TEST_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GPLL3_TEST_CTL_ADDR,v)
#define HWIO_GCC_GPLL3_TEST_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GPLL3_TEST_CTL_ADDR,m,v,HWIO_GCC_GPLL3_TEST_CTL_IN)
#define HWIO_GCC_GPLL3_TEST_CTL_RESERVE_BITS31_21_BMSK                                                0xffe00000
#define HWIO_GCC_GPLL3_TEST_CTL_RESERVE_BITS31_21_SHFT                                                      0x15
#define HWIO_GCC_GPLL3_TEST_CTL_NGEN_CFG_BMSK                                                           0x1c0000
#define HWIO_GCC_GPLL3_TEST_CTL_NGEN_CFG_SHFT                                                               0x12
#define HWIO_GCC_GPLL3_TEST_CTL_NGEN_EN_BMSK                                                             0x20000
#define HWIO_GCC_GPLL3_TEST_CTL_NGEN_EN_SHFT                                                                0x11
#define HWIO_GCC_GPLL3_TEST_CTL_NMOSC_FREQ_CTRL_BMSK                                                     0x18000
#define HWIO_GCC_GPLL3_TEST_CTL_NMOSC_FREQ_CTRL_SHFT                                                         0xf
#define HWIO_GCC_GPLL3_TEST_CTL_NMOSC_EN_BMSK                                                             0x4000
#define HWIO_GCC_GPLL3_TEST_CTL_NMOSC_EN_SHFT                                                                0xe
#define HWIO_GCC_GPLL3_TEST_CTL_FORCE_PFD_UP_BMSK                                                         0x2000
#define HWIO_GCC_GPLL3_TEST_CTL_FORCE_PFD_UP_SHFT                                                            0xd
#define HWIO_GCC_GPLL3_TEST_CTL_FORCE_PFD_DOWN_BMSK                                                       0x1000
#define HWIO_GCC_GPLL3_TEST_CTL_FORCE_PFD_DOWN_SHFT                                                          0xc
#define HWIO_GCC_GPLL3_TEST_CTL_TEST_OUT_SEL_BMSK                                                          0x800
#define HWIO_GCC_GPLL3_TEST_CTL_TEST_OUT_SEL_SHFT                                                            0xb
#define HWIO_GCC_GPLL3_TEST_CTL_ICP_TST_EN_BMSK                                                            0x400
#define HWIO_GCC_GPLL3_TEST_CTL_ICP_TST_EN_SHFT                                                              0xa
#define HWIO_GCC_GPLL3_TEST_CTL_ICP_EXT_SEL_BMSK                                                           0x200
#define HWIO_GCC_GPLL3_TEST_CTL_ICP_EXT_SEL_SHFT                                                             0x9
#define HWIO_GCC_GPLL3_TEST_CTL_DTEST_SEL_BMSK                                                             0x180
#define HWIO_GCC_GPLL3_TEST_CTL_DTEST_SEL_SHFT                                                               0x7
#define HWIO_GCC_GPLL3_TEST_CTL_BYP_TESTAMP_BMSK                                                            0x40
#define HWIO_GCC_GPLL3_TEST_CTL_BYP_TESTAMP_SHFT                                                             0x6
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST1_SEL_BMSK                                                             0x30
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST1_SEL_SHFT                                                              0x4
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST0_SEL_BMSK                                                              0xc
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST0_SEL_SHFT                                                              0x2
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST1_EN_BMSK                                                               0x2
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST1_EN_SHFT                                                               0x1
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST0_EN_BMSK                                                               0x1
#define HWIO_GCC_GPLL3_TEST_CTL_ATEST0_EN_SHFT                                                               0x0

#define HWIO_GCC_GPLL3_STATUS_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000000dc)
#define HWIO_GCC_GPLL3_STATUS_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000000dc)
#define HWIO_GCC_GPLL3_STATUS_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000000dc)
#define HWIO_GCC_GPLL3_STATUS_RMSK                                                                       0x3ffff
#define HWIO_GCC_GPLL3_STATUS_IN          \
        in_dword_masked(HWIO_GCC_GPLL3_STATUS_ADDR, HWIO_GCC_GPLL3_STATUS_RMSK)
#define HWIO_GCC_GPLL3_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_GPLL3_STATUS_ADDR, m)
#define HWIO_GCC_GPLL3_STATUS_PLL_ACTIVE_FLAG_BMSK                                                       0x20000
#define HWIO_GCC_GPLL3_STATUS_PLL_ACTIVE_FLAG_SHFT                                                          0x11
#define HWIO_GCC_GPLL3_STATUS_PLL_LOCK_DET_BMSK                                                          0x10000
#define HWIO_GCC_GPLL3_STATUS_PLL_LOCK_DET_SHFT                                                             0x10
#define HWIO_GCC_GPLL3_STATUS_PLL_D_BMSK                                                                  0xffff
#define HWIO_GCC_GPLL3_STATUS_PLL_D_SHFT                                                                     0x0

#define HWIO_GCC_SYSTEM_NOC_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000100)
#define HWIO_GCC_SYSTEM_NOC_BCR_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000100)
#define HWIO_GCC_SYSTEM_NOC_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000100)
#define HWIO_GCC_SYSTEM_NOC_BCR_RMSK                                                                         0x1
#define HWIO_GCC_SYSTEM_NOC_BCR_IN          \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_BCR_ADDR, HWIO_GCC_SYSTEM_NOC_BCR_RMSK)
#define HWIO_GCC_SYSTEM_NOC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_BCR_ADDR, m)
#define HWIO_GCC_SYSTEM_NOC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SYSTEM_NOC_BCR_ADDR,v)
#define HWIO_GCC_SYSTEM_NOC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYSTEM_NOC_BCR_ADDR,m,v,HWIO_GCC_SYSTEM_NOC_BCR_IN)
#define HWIO_GCC_SYSTEM_NOC_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_SYSTEM_NOC_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_SYSTEM_NOC_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_SYSTEM_NOC_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000120)
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000120)
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000120)
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_RMSK                                                             0x80000013
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ADDR, HWIO_GCC_SYSTEM_NOC_CMD_RCGR_RMSK)
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ADDR,m,v,HWIO_GCC_SYSTEM_NOC_CMD_RCGR_IN)
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                     0x1
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_UPDATE_SHFT                                                             0x0
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_UPDATE_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_SYSTEM_NOC_CMD_RCGR_UPDATE_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000124)
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000124)
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000124)
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_RMSK                                                                  0x71f
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_CFG_RCGR_ADDR, HWIO_GCC_SYSTEM_NOC_CFG_RCGR_RMSK)
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYSTEM_NOC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SYSTEM_NOC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYSTEM_NOC_CFG_RCGR_ADDR,m,v,HWIO_GCC_SYSTEM_NOC_CFG_RCGR_IN)
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                       0x0
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                       0x1
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                       0x2
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                       0x3
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                       0x4
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                       0x5
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                       0x6
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                       0x7
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_SHFT                                                            0x0
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                     0x0
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                       0x1
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                     0x2
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                       0x3
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                     0x4
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                       0x5
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                     0x6
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                       0x7
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                     0x8
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                       0x9
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                     0xa
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                       0xb
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                     0xc
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                       0xd
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                     0xe
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                       0xf
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                    0x10
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                      0x11
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                    0x12
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                     0x13
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                   0x14
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                     0x15
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                   0x16
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                     0x17
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                   0x18
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                     0x19
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                   0x1a
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                     0x1b
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                   0x1c
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                     0x1d
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                   0x1e
#define HWIO_GCC_SYSTEM_NOC_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                     0x1f

#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000150)
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000150)
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000150)
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_RMSK                                                             0x80000013
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CONFIG_NOC_CMD_RCGR_ADDR, HWIO_GCC_CONFIG_NOC_CMD_RCGR_RMSK)
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CONFIG_NOC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CONFIG_NOC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CONFIG_NOC_CMD_RCGR_ADDR,m,v,HWIO_GCC_CONFIG_NOC_CMD_RCGR_IN)
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                     0x1
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_UPDATE_SHFT                                                             0x0
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_UPDATE_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_CONFIG_NOC_CMD_RCGR_UPDATE_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000154)
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000154)
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000154)
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_RMSK                                                                  0x71f
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CONFIG_NOC_CFG_RCGR_ADDR, HWIO_GCC_CONFIG_NOC_CFG_RCGR_RMSK)
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CONFIG_NOC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CONFIG_NOC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CONFIG_NOC_CFG_RCGR_ADDR,m,v,HWIO_GCC_CONFIG_NOC_CFG_RCGR_IN)
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                       0x0
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                       0x1
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                       0x2
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                       0x3
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                       0x4
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                       0x5
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                       0x6
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                       0x7
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_SHFT                                                            0x0
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                     0x0
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                       0x1
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                     0x2
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                       0x3
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                     0x4
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                       0x5
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                     0x6
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                       0x7
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                     0x8
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                       0x9
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                     0xa
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                       0xb
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                     0xc
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                       0xd
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                     0xe
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                       0xf
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                    0x10
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                      0x11
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                    0x12
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                     0x13
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                   0x14
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                     0x15
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                   0x16
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                     0x17
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                   0x18
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                     0x19
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                   0x1a
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                     0x1b
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                   0x1c
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                     0x1d
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                   0x1e
#define HWIO_GCC_CONFIG_NOC_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                     0x1f

#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000190)
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000190)
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000190)
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_RMSK                                                             0x80000013
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_CMD_RCGR_ADDR, HWIO_GCC_PERIPH_NOC_CMD_RCGR_RMSK)
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PERIPH_NOC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PERIPH_NOC_CMD_RCGR_ADDR,m,v,HWIO_GCC_PERIPH_NOC_CMD_RCGR_IN)
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                     0x1
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_UPDATE_SHFT                                                             0x0
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_UPDATE_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_PERIPH_NOC_CMD_RCGR_UPDATE_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000194)
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000194)
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000194)
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_RMSK                                                                  0x71f
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_CFG_RCGR_ADDR, HWIO_GCC_PERIPH_NOC_CFG_RCGR_RMSK)
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PERIPH_NOC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PERIPH_NOC_CFG_RCGR_ADDR,m,v,HWIO_GCC_PERIPH_NOC_CFG_RCGR_IN)
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                       0x0
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                       0x1
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                       0x2
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                       0x3
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                       0x4
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                       0x5
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                       0x6
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                       0x7
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_DIV_SHFT                                                            0x0
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                     0x0
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                       0x1
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                     0x2
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                       0x3
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                     0x4
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                       0x5
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                     0x6
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                       0x7
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                     0x8
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                       0x9
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                     0xa
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                       0xb
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                     0xc
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                       0xd
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                     0xe
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                       0xf
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                    0x10
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                      0x11
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                    0x12
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                     0x13
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                   0x14
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                     0x15
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                   0x16
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                     0x17
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                   0x18
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                     0x19
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                   0x1a
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                     0x1b
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                   0x1c
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                     0x1d
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                   0x1e
#define HWIO_GCC_PERIPH_NOC_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                     0x1f

#define HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00000104)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000104)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000104)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_RMSK                                                                0x80000001
#define HWIO_GCC_SYS_NOC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_ENABLE_SHFT                                                            0x0
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_ENABLE_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_SYS_NOC_AXI_CBCR_CLK_ENABLE_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000108)
#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000108)
#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000108)
#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_SYS_NOC_USB3_AXI_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000010c)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000010c)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000010c)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_RMSK                                                       0x80000001
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR, HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_IN)
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_OFF_BMSK                                               0x80000000
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_OFF_SHFT                                                     0x1f
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_ENABLE_BMSK                                                   0x1
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_ENABLE_SHFT                                                   0x0
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_ENABLE_DISABLE_FVAL                                           0x0
#define HWIO_GCC_SYS_NOC_QDSS_STM_AXI_CBCR_CLK_ENABLE_ENABLE_FVAL                                            0x1

#define HWIO_GCC_SYS_NOC_KPSS_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000110)
#define HWIO_GCC_SYS_NOC_KPSS_AHB_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000110)
#define HWIO_GCC_SYS_NOC_KPSS_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000110)
#define HWIO_GCC_SYS_NOC_KPSS_AHB_CBCR_RMSK                                                           0x80000000
#define HWIO_GCC_SYS_NOC_KPSS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_KPSS_AHB_CBCR_ADDR, HWIO_GCC_SYS_NOC_KPSS_AHB_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_KPSS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_KPSS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_KPSS_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_SYS_NOC_KPSS_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f

#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000114)
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000114)
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000114)
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_RMSK                                                              0x80000001
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_CNOC_AHB_CBCR_ADDR, HWIO_GCC_SNOC_CNOC_AHB_CBCR_RMSK)
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_CNOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_CNOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_CNOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_SNOC_CNOC_AHB_CBCR_IN)
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_CLK_ENABLE_SHFT                                                          0x0
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_SNOC_CNOC_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_SNOC_PNOC_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000118)
#define HWIO_GCC_SNOC_PNOC_AHB_CBCR_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000118)
#define HWIO_GCC_SNOC_PNOC_AHB_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000118)
#define HWIO_GCC_SNOC_PNOC_AHB_CBCR_RMSK                                                              0x80000001
#define HWIO_GCC_SNOC_PNOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_PNOC_AHB_CBCR_ADDR, HWIO_GCC_SNOC_PNOC_AHB_CBCR_RMSK)
#define HWIO_GCC_SNOC_PNOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_PNOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SNOC_PNOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_PNOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SNOC_PNOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_PNOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_SNOC_PNOC_AHB_CBCR_IN)
#define HWIO_GCC_SNOC_PNOC_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SNOC_PNOC_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SNOC_PNOC_AHB_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_SNOC_PNOC_AHB_CBCR_CLK_ENABLE_SHFT                                                          0x0
#define HWIO_GCC_SNOC_PNOC_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_SNOC_PNOC_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_SYS_NOC_AT_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0000011c)
#define HWIO_GCC_SYS_NOC_AT_CBCR_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000011c)
#define HWIO_GCC_SYS_NOC_AT_CBCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000011c)
#define HWIO_GCC_SYS_NOC_AT_CBCR_RMSK                                                                 0x80000001
#define HWIO_GCC_SYS_NOC_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR, HWIO_GCC_SYS_NOC_AT_CBCR_RMSK)
#define HWIO_GCC_SYS_NOC_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR, m)
#define HWIO_GCC_SYS_NOC_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR,v)
#define HWIO_GCC_SYS_NOC_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SYS_NOC_AT_CBCR_ADDR,m,v,HWIO_GCC_SYS_NOC_AT_CBCR_IN)
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_ENABLE_SHFT                                                             0x0
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_ENABLE_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_SYS_NOC_AT_CBCR_CLK_ENABLE_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_CONFIG_NOC_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000140)
#define HWIO_GCC_CONFIG_NOC_BCR_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000140)
#define HWIO_GCC_CONFIG_NOC_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000140)
#define HWIO_GCC_CONFIG_NOC_BCR_RMSK                                                                         0x1
#define HWIO_GCC_CONFIG_NOC_BCR_IN          \
        in_dword_masked(HWIO_GCC_CONFIG_NOC_BCR_ADDR, HWIO_GCC_CONFIG_NOC_BCR_RMSK)
#define HWIO_GCC_CONFIG_NOC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CONFIG_NOC_BCR_ADDR, m)
#define HWIO_GCC_CONFIG_NOC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CONFIG_NOC_BCR_ADDR,v)
#define HWIO_GCC_CONFIG_NOC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CONFIG_NOC_BCR_ADDR,m,v,HWIO_GCC_CONFIG_NOC_BCR_IN)
#define HWIO_GCC_CONFIG_NOC_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_CONFIG_NOC_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_CONFIG_NOC_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_CONFIG_NOC_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_CFG_NOC_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00000144)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000144)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000144)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_RMSK                                                                0x80000001
#define HWIO_GCC_CFG_NOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_AHB_CBCR_ADDR, HWIO_GCC_CFG_NOC_AHB_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_AHB_CBCR_IN)
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_ENABLE_SHFT                                                            0x0
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_CFG_NOC_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000148)
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000148)
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000148)
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_ADDR, HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_IN)
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_CFG_NOC_DDR_CFG_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0000014c)
#define HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000014c)
#define HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000014c)
#define HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_ADDR, HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_RMSK)
#define HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_ADDR,m,v,HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_IN)
#define HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_CFG_NOC_RPM_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_PERIPH_NOC_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000180)
#define HWIO_GCC_PERIPH_NOC_BCR_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000180)
#define HWIO_GCC_PERIPH_NOC_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000180)
#define HWIO_GCC_PERIPH_NOC_BCR_RMSK                                                                         0x1
#define HWIO_GCC_PERIPH_NOC_BCR_IN          \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_BCR_ADDR, HWIO_GCC_PERIPH_NOC_BCR_RMSK)
#define HWIO_GCC_PERIPH_NOC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_BCR_ADDR, m)
#define HWIO_GCC_PERIPH_NOC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PERIPH_NOC_BCR_ADDR,v)
#define HWIO_GCC_PERIPH_NOC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PERIPH_NOC_BCR_ADDR,m,v,HWIO_GCC_PERIPH_NOC_BCR_IN)
#define HWIO_GCC_PERIPH_NOC_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_PERIPH_NOC_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_PERIPH_NOC_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_PERIPH_NOC_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_PERIPH_NOC_AHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000184)
#define HWIO_GCC_PERIPH_NOC_AHB_CBCR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000184)
#define HWIO_GCC_PERIPH_NOC_AHB_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000184)
#define HWIO_GCC_PERIPH_NOC_AHB_CBCR_RMSK                                                             0x80000001
#define HWIO_GCC_PERIPH_NOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_AHB_CBCR_ADDR, HWIO_GCC_PERIPH_NOC_AHB_CBCR_RMSK)
#define HWIO_GCC_PERIPH_NOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PERIPH_NOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PERIPH_NOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PERIPH_NOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PERIPH_NOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_PERIPH_NOC_AHB_CBCR_IN)
#define HWIO_GCC_PERIPH_NOC_AHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_PERIPH_NOC_AHB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_PERIPH_NOC_AHB_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_PERIPH_NOC_AHB_CBCR_CLK_ENABLE_SHFT                                                         0x0
#define HWIO_GCC_PERIPH_NOC_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_PERIPH_NOC_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00000188)
#define HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000188)
#define HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000188)
#define HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_RMSK                                                         0x80000001
#define HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_ADDR, HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_IN)
#define HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                     0x0
#define HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_GCC_PERIPH_NOC_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                              0x1

#define HWIO_GCC_PERIPH_NOC_AT_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000018c)
#define HWIO_GCC_PERIPH_NOC_AT_CBCR_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000018c)
#define HWIO_GCC_PERIPH_NOC_AT_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000018c)
#define HWIO_GCC_PERIPH_NOC_AT_CBCR_RMSK                                                              0x80000001
#define HWIO_GCC_PERIPH_NOC_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_AT_CBCR_ADDR, HWIO_GCC_PERIPH_NOC_AT_CBCR_RMSK)
#define HWIO_GCC_PERIPH_NOC_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_AT_CBCR_ADDR, m)
#define HWIO_GCC_PERIPH_NOC_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PERIPH_NOC_AT_CBCR_ADDR,v)
#define HWIO_GCC_PERIPH_NOC_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PERIPH_NOC_AT_CBCR_ADDR,m,v,HWIO_GCC_PERIPH_NOC_AT_CBCR_IN)
#define HWIO_GCC_PERIPH_NOC_AT_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_PERIPH_NOC_AT_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_PERIPH_NOC_AT_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_PERIPH_NOC_AT_CBCR_CLK_ENABLE_SHFT                                                          0x0
#define HWIO_GCC_PERIPH_NOC_AT_CBCR_CLK_ENABLE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_PERIPH_NOC_AT_CBCR_CLK_ENABLE_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000001c0)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000001c0)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000001c0)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_RMSK                                                           0x80008001
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR, HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_RMSK)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR, m)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR,v)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_ADDR,m,v,HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_IN)
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_NOC_CONF_XPU_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_IMEM_BCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000200)
#define HWIO_GCC_IMEM_BCR_PHYS                                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000200)
#define HWIO_GCC_IMEM_BCR_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000200)
#define HWIO_GCC_IMEM_BCR_RMSK                                                                               0x1
#define HWIO_GCC_IMEM_BCR_IN          \
        in_dword_masked(HWIO_GCC_IMEM_BCR_ADDR, HWIO_GCC_IMEM_BCR_RMSK)
#define HWIO_GCC_IMEM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IMEM_BCR_ADDR, m)
#define HWIO_GCC_IMEM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_IMEM_BCR_ADDR,v)
#define HWIO_GCC_IMEM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IMEM_BCR_ADDR,m,v,HWIO_GCC_IMEM_BCR_IN)
#define HWIO_GCC_IMEM_BCR_BLK_ARES_BMSK                                                                      0x1
#define HWIO_GCC_IMEM_BCR_BLK_ARES_SHFT                                                                      0x0
#define HWIO_GCC_IMEM_BCR_BLK_ARES_DISABLE_FVAL                                                              0x0
#define HWIO_GCC_IMEM_BCR_BLK_ARES_ENABLE_FVAL                                                               0x1

#define HWIO_GCC_IMEM_AXI_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000204)
#define HWIO_GCC_IMEM_AXI_CBCR_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000204)
#define HWIO_GCC_IMEM_AXI_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000204)
#define HWIO_GCC_IMEM_AXI_CBCR_RMSK                                                                   0x8000fff1
#define HWIO_GCC_IMEM_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_IMEM_AXI_CBCR_ADDR, HWIO_GCC_IMEM_AXI_CBCR_RMSK)
#define HWIO_GCC_IMEM_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IMEM_AXI_CBCR_ADDR, m)
#define HWIO_GCC_IMEM_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IMEM_AXI_CBCR_ADDR,v)
#define HWIO_GCC_IMEM_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IMEM_AXI_CBCR_ADDR,m,v,HWIO_GCC_IMEM_AXI_CBCR_IN)
#define HWIO_GCC_IMEM_AXI_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_IMEM_AXI_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                  0x8000
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                     0xf
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                             0x0
#define HWIO_GCC_IMEM_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                              0x1
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_CORE_ON_BMSK                                                     0x4000
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_CORE_ON_SHFT                                                        0xe
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                           0x1
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                   0x2000
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                      0xd
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                         0x1
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                  0x1000
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                     0xc
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                       0x0
#define HWIO_GCC_IMEM_AXI_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                        0x1
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_BMSK                                                                 0xf00
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_SHFT                                                                   0x8
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK0_FVAL                                                            0x0
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK1_FVAL                                                            0x1
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK2_FVAL                                                            0x2
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK3_FVAL                                                            0x3
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK4_FVAL                                                            0x4
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK5_FVAL                                                            0x5
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK6_FVAL                                                            0x6
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK7_FVAL                                                            0x7
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK8_FVAL                                                            0x8
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK9_FVAL                                                            0x9
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK10_FVAL                                                           0xa
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK11_FVAL                                                           0xb
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK12_FVAL                                                           0xc
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK13_FVAL                                                           0xd
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK14_FVAL                                                           0xe
#define HWIO_GCC_IMEM_AXI_CBCR_WAKEUP_CLOCK15_FVAL                                                           0xf
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_BMSK                                                                   0xf0
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_SHFT                                                                    0x4
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK0_FVAL                                                             0x0
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK1_FVAL                                                             0x1
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK2_FVAL                                                             0x2
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK3_FVAL                                                             0x3
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK4_FVAL                                                             0x4
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK5_FVAL                                                             0x5
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK6_FVAL                                                             0x6
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK7_FVAL                                                             0x7
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK8_FVAL                                                             0x8
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK9_FVAL                                                             0x9
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK10_FVAL                                                            0xa
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK11_FVAL                                                            0xb
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK12_FVAL                                                            0xc
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK13_FVAL                                                            0xd
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK14_FVAL                                                            0xe
#define HWIO_GCC_IMEM_AXI_CBCR_SLEEP_CLOCK15_FVAL                                                            0xf
#define HWIO_GCC_IMEM_AXI_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_IMEM_AXI_CBCR_CLK_ENABLE_SHFT                                                               0x0
#define HWIO_GCC_IMEM_AXI_CBCR_CLK_ENABLE_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_IMEM_AXI_CBCR_CLK_ENABLE_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000208)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000208)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000208)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_RMSK                                                               0x80008001
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR, HWIO_GCC_IMEM_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_IMEM_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_IMEM_CFG_AHB_CBCR_IN)
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                         0x0
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                          0x1
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_IMEM_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_MMSS_BCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000240)
#define HWIO_GCC_MMSS_BCR_PHYS                                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000240)
#define HWIO_GCC_MMSS_BCR_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000240)
#define HWIO_GCC_MMSS_BCR_RMSK                                                                               0x1
#define HWIO_GCC_MMSS_BCR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_BCR_ADDR, HWIO_GCC_MMSS_BCR_RMSK)
#define HWIO_GCC_MMSS_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_BCR_ADDR, m)
#define HWIO_GCC_MMSS_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_BCR_ADDR,v)
#define HWIO_GCC_MMSS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_BCR_ADDR,m,v,HWIO_GCC_MMSS_BCR_IN)
#define HWIO_GCC_MMSS_BCR_BLK_ARES_BMSK                                                                      0x1
#define HWIO_GCC_MMSS_BCR_BLK_ARES_SHFT                                                                      0x0
#define HWIO_GCC_MMSS_BCR_BLK_ARES_DISABLE_FVAL                                                              0x0
#define HWIO_GCC_MMSS_BCR_BLK_ARES_ENABLE_FVAL                                                               0x1

#define HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00000244)
#define HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000244)
#define HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000244)
#define HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_RMSK                                                          0x80008000
#define HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_ADDR, HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_RMSK)
#define HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_ADDR,m,v,HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_IN)
#define HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                         0x8000
#define HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                            0xf
#define HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                    0x0
#define HWIO_GCC_OCMEM_SYS_NOC_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                     0x1

#define HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00000248)
#define HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000248)
#define HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000248)
#define HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_RMSK                                                          0x80008001
#define HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_ADDR, HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_IN)
#define HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_CLK_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_CLK_OFF_SHFT                                                        0x1f
#define HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                         0x8000
#define HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                            0xf
#define HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                    0x0
#define HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                     0x1
#define HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                      0x1
#define HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                      0x0
#define HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_OCMEM_NOC_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                               0x1

#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000024c)
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000024c)
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000024c)
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_RMSK                                                           0x80008001
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_ADDR, HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_IN)
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                          0x8000
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                             0xf
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                     0x0
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                      0x1
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_MMSS_NOC_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_MMSS_NOC_AT_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00000250)
#define HWIO_GCC_MMSS_NOC_AT_CBCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000250)
#define HWIO_GCC_MMSS_NOC_AT_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000250)
#define HWIO_GCC_MMSS_NOC_AT_CBCR_RMSK                                                                0x80000001
#define HWIO_GCC_MMSS_NOC_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MMSS_NOC_AT_CBCR_ADDR, HWIO_GCC_MMSS_NOC_AT_CBCR_RMSK)
#define HWIO_GCC_MMSS_NOC_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MMSS_NOC_AT_CBCR_ADDR, m)
#define HWIO_GCC_MMSS_NOC_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MMSS_NOC_AT_CBCR_ADDR,v)
#define HWIO_GCC_MMSS_NOC_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MMSS_NOC_AT_CBCR_ADDR,m,v,HWIO_GCC_MMSS_NOC_AT_CBCR_IN)
#define HWIO_GCC_MMSS_NOC_AT_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_MMSS_NOC_AT_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_MMSS_NOC_AT_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_MMSS_NOC_AT_CBCR_CLK_ENABLE_SHFT                                                            0x0
#define HWIO_GCC_MMSS_NOC_AT_CBCR_CLK_ENABLE_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_MMSS_NOC_AT_CBCR_CLK_ENABLE_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00000280)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000280)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000280)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_RMSK                                                                0x80008001
#define HWIO_GCC_MSS_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR, HWIO_GCC_MSS_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_MSS_CFG_AHB_CBCR_IN)
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                               0x8000
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                  0xf
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                          0x0
#define HWIO_GCC_MSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                           0x1
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                            0x0
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_MSS_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000284)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000284)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000284)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_RMSK                                                            0x80000003
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR, HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_RMSK)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_ADDR,m,v,HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_IN)
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_HW_CTL_BMSK                                                            0x2
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_HW_CTL_SHFT                                                            0x1
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_HW_CTL_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_HW_CTL_ENABLE_FVAL                                                     0x1
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_MSS_Q6_BIMC_AXI_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x000002c0)
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000002c0)
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000002c0)
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_RMSK                                                         0x80008001
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_ADDR, HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_RMSK)
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_IN)
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_CLK_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_CLK_OFF_SHFT                                                       0x1f
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                        0x8000
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                           0xf
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                   0x0
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                    0x1
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_CLK_ENABLE_BMSK                                                     0x1
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_CLK_ENABLE_SHFT                                                     0x0
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_GCC_QDSS_RBCPR_XPU_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                              0x1

#define HWIO_GCC_QDSS_BCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000300)
#define HWIO_GCC_QDSS_BCR_PHYS                                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000300)
#define HWIO_GCC_QDSS_BCR_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000300)
#define HWIO_GCC_QDSS_BCR_RMSK                                                                               0x1
#define HWIO_GCC_QDSS_BCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_BCR_ADDR, HWIO_GCC_QDSS_BCR_RMSK)
#define HWIO_GCC_QDSS_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_BCR_ADDR, m)
#define HWIO_GCC_QDSS_BCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_BCR_ADDR,v)
#define HWIO_GCC_QDSS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_BCR_ADDR,m,v,HWIO_GCC_QDSS_BCR_IN)
#define HWIO_GCC_QDSS_BCR_BLK_ARES_BMSK                                                                      0x1
#define HWIO_GCC_QDSS_BCR_BLK_ARES_SHFT                                                                      0x0
#define HWIO_GCC_QDSS_BCR_BLK_ARES_DISABLE_FVAL                                                              0x0
#define HWIO_GCC_QDSS_BCR_BLK_ARES_ENABLE_FVAL                                                               0x1

#define HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000304)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000304)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000304)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_RMSK                                                               0x80000001
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR, HWIO_GCC_QDSS_DAP_AHB_CBCR_RMSK)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_DAP_AHB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_DAP_AHB_CBCR_IN)
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_QDSS_DAP_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000308)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000308)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000308)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_RMSK                                                               0x80008001
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR, HWIO_GCC_QDSS_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_CFG_AHB_CBCR_IN)
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                         0x0
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                          0x1
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_QDSS_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00000340)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000340)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000340)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_RMSK                                                                0x80000013
#define HWIO_GCC_QDSS_AT_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR, HWIO_GCC_QDSS_AT_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_AT_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_AT_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_OFF_SHFT                                                             0x1f
#define HWIO_GCC_QDSS_AT_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                       0x10
#define HWIO_GCC_QDSS_AT_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                        0x4
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_EN_BMSK                                                               0x2
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_EN_SHFT                                                               0x1
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_QDSS_AT_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                        0x1
#define HWIO_GCC_QDSS_AT_CMD_RCGR_UPDATE_BMSK                                                                0x1
#define HWIO_GCC_QDSS_AT_CMD_RCGR_UPDATE_SHFT                                                                0x0
#define HWIO_GCC_QDSS_AT_CMD_RCGR_UPDATE_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_QDSS_AT_CMD_RCGR_UPDATE_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00000344)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000344)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000344)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_RMSK                                                                     0x71f
#define HWIO_GCC_QDSS_AT_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR, HWIO_GCC_QDSS_AT_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_AT_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_AT_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_BMSK                                                             0x700
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SHFT                                                               0x8
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                          0x0
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                          0x1
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                          0x2
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                          0x3
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                          0x4
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                          0x5
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                          0x6
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                          0x7
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_BMSK                                                              0x1f
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_SHFT                                                               0x0
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                        0x0
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                          0x1
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                        0x2
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                          0x3
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                        0x4
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                          0x5
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                        0x6
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                          0x7
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                        0x8
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                          0x9
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                        0xa
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                          0xb
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                        0xc
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                          0xd
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                        0xe
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                          0xf
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                       0x10
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                         0x11
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                       0x12
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                        0x13
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                      0x14
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                        0x15
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                      0x16
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                        0x17
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                      0x18
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                        0x19
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                      0x1a
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                        0x1b
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                      0x1c
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                        0x1d
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                      0x1e
#define HWIO_GCC_QDSS_AT_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                        0x1f

#define HWIO_GCC_QDSS_AT_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000030c)
#define HWIO_GCC_QDSS_AT_CBCR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000030c)
#define HWIO_GCC_QDSS_AT_CBCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000030c)
#define HWIO_GCC_QDSS_AT_CBCR_RMSK                                                                    0x80007ff1
#define HWIO_GCC_QDSS_AT_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_AT_CBCR_ADDR, HWIO_GCC_QDSS_AT_CBCR_RMSK)
#define HWIO_GCC_QDSS_AT_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_AT_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_AT_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_AT_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_AT_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_AT_CBCR_ADDR,m,v,HWIO_GCC_QDSS_AT_CBCR_IN)
#define HWIO_GCC_QDSS_AT_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_QDSS_AT_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_CORE_ON_BMSK                                                      0x4000
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_CORE_ON_SHFT                                                         0xe
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                           0x0
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                            0x1
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                    0x2000
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                       0xd
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                         0x0
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                          0x1
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                   0x1000
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                      0xc
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_QDSS_AT_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                         0x1
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_BMSK                                                                  0xf00
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_SHFT                                                                    0x8
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK0_FVAL                                                             0x0
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK1_FVAL                                                             0x1
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK2_FVAL                                                             0x2
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK3_FVAL                                                             0x3
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK4_FVAL                                                             0x4
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK5_FVAL                                                             0x5
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK6_FVAL                                                             0x6
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK7_FVAL                                                             0x7
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK8_FVAL                                                             0x8
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK9_FVAL                                                             0x9
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK10_FVAL                                                            0xa
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK11_FVAL                                                            0xb
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK12_FVAL                                                            0xc
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK13_FVAL                                                            0xd
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK14_FVAL                                                            0xe
#define HWIO_GCC_QDSS_AT_CBCR_WAKEUP_CLOCK15_FVAL                                                            0xf
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_BMSK                                                                    0xf0
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_SHFT                                                                     0x4
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK0_FVAL                                                              0x0
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK1_FVAL                                                              0x1
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK2_FVAL                                                              0x2
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK3_FVAL                                                              0x3
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK4_FVAL                                                              0x4
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK5_FVAL                                                              0x5
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK6_FVAL                                                              0x6
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK7_FVAL                                                              0x7
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK8_FVAL                                                              0x8
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK9_FVAL                                                              0x9
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK10_FVAL                                                             0xa
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK11_FVAL                                                             0xb
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK12_FVAL                                                             0xc
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK13_FVAL                                                             0xd
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK14_FVAL                                                             0xe
#define HWIO_GCC_QDSS_AT_CBCR_SLEEP_CLOCK15_FVAL                                                             0xf
#define HWIO_GCC_QDSS_AT_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_QDSS_AT_CBCR_CLK_ENABLE_SHFT                                                                0x0
#define HWIO_GCC_QDSS_AT_CBCR_CLK_ENABLE_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_QDSS_AT_CBCR_CLK_ENABLE_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000310)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000310)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000310)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_RMSK                                                               0x80000001
#define HWIO_GCC_QDSS_ETR_USB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR, HWIO_GCC_QDSS_ETR_USB_CBCR_RMSK)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_ETR_USB_CBCR_ADDR,m,v,HWIO_GCC_QDSS_ETR_USB_CBCR_IN)
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ENABLE_SHFT                                                           0x0
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_QDSS_ETR_USB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000358)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000358)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000358)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_RMSK                                                               0x80000013
#define HWIO_GCC_QDSS_STM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR, HWIO_GCC_QDSS_STM_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_STM_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_OFF_SHFT                                                            0x1f
#define HWIO_GCC_QDSS_STM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                      0x10
#define HWIO_GCC_QDSS_STM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                       0x4
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_EN_BMSK                                                              0x2
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_EN_SHFT                                                              0x1
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_QDSS_STM_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                       0x1
#define HWIO_GCC_QDSS_STM_CMD_RCGR_UPDATE_BMSK                                                               0x1
#define HWIO_GCC_QDSS_STM_CMD_RCGR_UPDATE_SHFT                                                               0x0
#define HWIO_GCC_QDSS_STM_CMD_RCGR_UPDATE_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_QDSS_STM_CMD_RCGR_UPDATE_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000035c)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000035c)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000035c)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_RMSK                                                                    0x71f
#define HWIO_GCC_QDSS_STM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR, HWIO_GCC_QDSS_STM_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_STM_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_BMSK                                                            0x700
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SHFT                                                              0x8
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                         0x0
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                         0x1
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                         0x2
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                         0x3
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                         0x4
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                         0x5
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                         0x6
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                         0x7
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_BMSK                                                             0x1f
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_SHFT                                                              0x0
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                       0x0
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                         0x1
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                       0x2
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                         0x3
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                       0x4
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                         0x5
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                       0x6
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                         0x7
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                       0x8
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                         0x9
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                       0xa
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                         0xb
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                       0xc
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                         0xd
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                       0xe
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                         0xf
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                      0x10
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                        0x11
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                      0x12
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                       0x13
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                     0x14
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                       0x15
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                     0x16
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                       0x17
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                     0x18
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                       0x19
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                     0x1a
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                       0x1b
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                     0x1c
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                       0x1d
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                     0x1e
#define HWIO_GCC_QDSS_STM_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                       0x1f

#define HWIO_GCC_QDSS_STM_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000314)
#define HWIO_GCC_QDSS_STM_CBCR_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000314)
#define HWIO_GCC_QDSS_STM_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000314)
#define HWIO_GCC_QDSS_STM_CBCR_RMSK                                                                   0x80008001
#define HWIO_GCC_QDSS_STM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_CBCR_ADDR, HWIO_GCC_QDSS_STM_CBCR_RMSK)
#define HWIO_GCC_QDSS_STM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_STM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_STM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_CBCR_ADDR,m,v,HWIO_GCC_QDSS_STM_CBCR_IN)
#define HWIO_GCC_QDSS_STM_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_QDSS_STM_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                  0x8000
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                     0xf
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                             0x0
#define HWIO_GCC_QDSS_STM_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                              0x1
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ENABLE_SHFT                                                               0x0
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ENABLE_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_QDSS_STM_CBCR_CLK_ENABLE_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000380)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000380)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000380)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_RMSK                                                        0x80000013
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR, HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_OFF_BMSK                                               0x80000000
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_OFF_SHFT                                                     0x1f
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                               0x10
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                0x4
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_EN_BMSK                                                       0x2
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_EN_SHFT                                                       0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                               0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_UPDATE_BMSK                                                        0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_UPDATE_SHFT                                                        0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_UPDATE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CMD_RCGR_UPDATE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000384)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000384)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000384)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_RMSK                                                             0x71f
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR, HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_BMSK                                                     0x700
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SHFT                                                       0x8
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                  0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                  0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                  0x2
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                  0x3
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                  0x4
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                  0x5
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                  0x6
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                  0x7
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_BMSK                                                      0x1f
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_SHFT                                                       0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                  0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                0x2
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                  0x3
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                0x4
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                  0x5
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                0x6
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                  0x7
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                0x8
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                  0x9
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                0xa
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                  0xb
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                0xc
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                  0xd
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                0xe
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                  0xf
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                               0x10
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                 0x11
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                               0x12
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                0x13
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                              0x14
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                0x15
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                              0x16
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                0x17
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                              0x18
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                0x19
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                              0x1a
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                0x1b
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                              0x1c
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                0x1d
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                              0x1e
#define HWIO_GCC_QDSS_TRACECLKIN_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                0x1f

#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000318)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000318)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000318)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR, HWIO_GCC_QDSS_TRACECLKIN_CBCR_RMSK)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TRACECLKIN_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TRACECLKIN_CBCR_IN)
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_QDSS_TRACECLKIN_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000398)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000398)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000398)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_RMSK                                                             0x80000013
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR, HWIO_GCC_QDSS_TSCTR_CMD_RCGR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_CMD_RCGR_IN)
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                     0x1
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_UPDATE_SHFT                                                             0x0
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_UPDATE_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_QDSS_TSCTR_CMD_RCGR_UPDATE_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x0000039c)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000039c)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000039c)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_RMSK                                                                  0x71f
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR, HWIO_GCC_QDSS_TSCTR_CFG_RCGR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_CFG_RCGR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_CFG_RCGR_IN)
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                       0x0
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                       0x1
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                       0x2
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                       0x3
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                       0x4
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                       0x5
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                       0x6
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                       0x7
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_SHFT                                                            0x0
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                     0x0
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                       0x1
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                     0x2
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                       0x3
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                     0x4
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                       0x5
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                     0x6
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                       0x7
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                     0x8
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                       0x9
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                     0xa
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                       0xb
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                     0xc
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                       0xd
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                     0xe
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                       0xf
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                    0x10
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                      0x11
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                    0x12
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                     0x13
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                   0x14
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                     0x15
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                   0x16
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                     0x17
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                   0x18
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                     0x19
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                   0x1a
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                     0x1b
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                   0x1c
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                     0x1d
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                   0x1e
#define HWIO_GCC_QDSS_TSCTR_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                     0x1f

#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0000031c)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000031c)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000031c)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_QDSS_TSCTR_DIV2_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000320)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000320)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000320)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_QDSS_TSCTR_DIV3_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_QDSS_DAP_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000324)
#define HWIO_GCC_QDSS_DAP_CBCR_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000324)
#define HWIO_GCC_QDSS_DAP_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000324)
#define HWIO_GCC_QDSS_DAP_CBCR_RMSK                                                                   0x80000001
#define HWIO_GCC_QDSS_DAP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_DAP_CBCR_ADDR, HWIO_GCC_QDSS_DAP_CBCR_RMSK)
#define HWIO_GCC_QDSS_DAP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_DAP_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_DAP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_DAP_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_DAP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_DAP_CBCR_ADDR,m,v,HWIO_GCC_QDSS_DAP_CBCR_IN)
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_ENABLE_SHFT                                                               0x0
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_ENABLE_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_QDSS_DAP_CBCR_CLK_ENABLE_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000328)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000328)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000328)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_QDSS_TSCTR_DIV4_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0000032c)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000032c)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000032c)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_QDSS_TSCTR_DIV8_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000330)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000330)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000330)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_IN          \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR, HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_RMSK)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR, m)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR,v)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_ADDR,m,v,HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_IN)
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_QDSS_TSCTR_DIV16_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_USB_30_BCR_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x000003c0)
#define HWIO_GCC_USB_30_BCR_PHYS                                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000003c0)
#define HWIO_GCC_USB_30_BCR_OFFS                                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000003c0)
#define HWIO_GCC_USB_30_BCR_RMSK                                                                             0x1
#define HWIO_GCC_USB_30_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB_30_BCR_ADDR, HWIO_GCC_USB_30_BCR_RMSK)
#define HWIO_GCC_USB_30_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_30_BCR_ADDR, m)
#define HWIO_GCC_USB_30_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_30_BCR_ADDR,v)
#define HWIO_GCC_USB_30_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_30_BCR_ADDR,m,v,HWIO_GCC_USB_30_BCR_IN)
#define HWIO_GCC_USB_30_BCR_BLK_ARES_BMSK                                                                    0x1
#define HWIO_GCC_USB_30_BCR_BLK_ARES_SHFT                                                                    0x0
#define HWIO_GCC_USB_30_BCR_BLK_ARES_DISABLE_FVAL                                                            0x0
#define HWIO_GCC_USB_30_BCR_BLK_ARES_ENABLE_FVAL                                                             0x1

#define HWIO_GCC_USB_30_MISC_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x000003c4)
#define HWIO_GCC_USB_30_MISC_PHYS                                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000003c4)
#define HWIO_GCC_USB_30_MISC_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000003c4)
#define HWIO_GCC_USB_30_MISC_RMSK                                                                            0x1
#define HWIO_GCC_USB_30_MISC_IN          \
        in_dword_masked(HWIO_GCC_USB_30_MISC_ADDR, HWIO_GCC_USB_30_MISC_RMSK)
#define HWIO_GCC_USB_30_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_30_MISC_ADDR, m)
#define HWIO_GCC_USB_30_MISC_OUT(v)      \
        out_dword(HWIO_GCC_USB_30_MISC_ADDR,v)
#define HWIO_GCC_USB_30_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_30_MISC_ADDR,m,v,HWIO_GCC_USB_30_MISC_IN)
#define HWIO_GCC_USB_30_MISC_BLK_ARES_ALL_BMSK                                                               0x1
#define HWIO_GCC_USB_30_MISC_BLK_ARES_ALL_SHFT                                                               0x0
#define HWIO_GCC_USB_30_MISC_BLK_ARES_ALL_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_USB_30_MISC_BLK_ARES_ALL_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_USB30_MASTER_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x000003c8)
#define HWIO_GCC_USB30_MASTER_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000003c8)
#define HWIO_GCC_USB30_MASTER_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000003c8)
#define HWIO_GCC_USB30_MASTER_CBCR_RMSK                                                               0x8000fff1
#define HWIO_GCC_USB30_MASTER_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB30_MASTER_CBCR_ADDR, HWIO_GCC_USB30_MASTER_CBCR_RMSK)
#define HWIO_GCC_USB30_MASTER_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MASTER_CBCR_ADDR, m)
#define HWIO_GCC_USB30_MASTER_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MASTER_CBCR_ADDR,v)
#define HWIO_GCC_USB30_MASTER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MASTER_CBCR_ADDR,m,v,HWIO_GCC_USB30_MASTER_CBCR_IN)
#define HWIO_GCC_USB30_MASTER_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_USB30_MASTER_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_USB30_MASTER_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_USB30_MASTER_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_USB30_MASTER_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                         0x0
#define HWIO_GCC_USB30_MASTER_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                          0x1
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_CORE_ON_BMSK                                                 0x4000
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_CORE_ON_SHFT                                                    0xe
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                       0x1
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                               0x2000
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                  0xd
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                              0x1000
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                 0xc
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_USB30_MASTER_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_BMSK                                                             0xf00
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_SHFT                                                               0x8
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_CLOCK0_FVAL                                                        0x0
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_CLOCK1_FVAL                                                        0x1
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_CLOCK2_FVAL                                                        0x2
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_CLOCK3_FVAL                                                        0x3
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_CLOCK4_FVAL                                                        0x4
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_CLOCK5_FVAL                                                        0x5
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_CLOCK6_FVAL                                                        0x6
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_CLOCK7_FVAL                                                        0x7
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_CLOCK8_FVAL                                                        0x8
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_CLOCK9_FVAL                                                        0x9
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_CLOCK10_FVAL                                                       0xa
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_CLOCK11_FVAL                                                       0xb
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_CLOCK12_FVAL                                                       0xc
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_CLOCK13_FVAL                                                       0xd
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_CLOCK14_FVAL                                                       0xe
#define HWIO_GCC_USB30_MASTER_CBCR_WAKEUP_CLOCK15_FVAL                                                       0xf
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_BMSK                                                               0xf0
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_SHFT                                                                0x4
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_CLOCK0_FVAL                                                         0x0
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_CLOCK1_FVAL                                                         0x1
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_CLOCK2_FVAL                                                         0x2
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_CLOCK3_FVAL                                                         0x3
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_CLOCK4_FVAL                                                         0x4
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_CLOCK5_FVAL                                                         0x5
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_CLOCK6_FVAL                                                         0x6
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_CLOCK7_FVAL                                                         0x7
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_CLOCK8_FVAL                                                         0x8
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_CLOCK9_FVAL                                                         0x9
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_CLOCK10_FVAL                                                        0xa
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_CLOCK11_FVAL                                                        0xb
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_CLOCK12_FVAL                                                        0xc
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_CLOCK13_FVAL                                                        0xd
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_CLOCK14_FVAL                                                        0xe
#define HWIO_GCC_USB30_MASTER_CBCR_SLEEP_CLOCK15_FVAL                                                        0xf
#define HWIO_GCC_USB30_MASTER_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_USB30_MASTER_CBCR_CLK_ENABLE_SHFT                                                           0x0
#define HWIO_GCC_USB30_MASTER_CBCR_CLK_ENABLE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_USB30_MASTER_CBCR_CLK_ENABLE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_USB30_SLEEP_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x000003cc)
#define HWIO_GCC_USB30_SLEEP_CBCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000003cc)
#define HWIO_GCC_USB30_SLEEP_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000003cc)
#define HWIO_GCC_USB30_SLEEP_CBCR_RMSK                                                                0x80000001
#define HWIO_GCC_USB30_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB30_SLEEP_CBCR_ADDR, HWIO_GCC_USB30_SLEEP_CBCR_RMSK)
#define HWIO_GCC_USB30_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_USB30_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_USB30_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_USB30_SLEEP_CBCR_IN)
#define HWIO_GCC_USB30_SLEEP_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_USB30_SLEEP_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_USB30_SLEEP_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_USB30_SLEEP_CBCR_CLK_ENABLE_SHFT                                                            0x0
#define HWIO_GCC_USB30_SLEEP_CBCR_CLK_ENABLE_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_USB30_SLEEP_CBCR_CLK_ENABLE_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x000003d0)
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000003d0)
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000003d0)
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB30_MOCK_UTMI_CBCR_ADDR, HWIO_GCC_USB30_MOCK_UTMI_CBCR_RMSK)
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MOCK_UTMI_CBCR_ADDR, m)
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MOCK_UTMI_CBCR_ADDR,v)
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MOCK_UTMI_CBCR_ADDR,m,v,HWIO_GCC_USB30_MOCK_UTMI_CBCR_IN)
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_USB30_MOCK_UTMI_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_USB30_MASTER_CMD_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000003d4)
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000003d4)
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000003d4)
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_RMSK                                                           0x800000f3
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB30_MASTER_CMD_RCGR_ADDR, HWIO_GCC_USB30_MASTER_CMD_RCGR_RMSK)
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MASTER_CMD_RCGR_ADDR, m)
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MASTER_CMD_RCGR_ADDR,v)
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MASTER_CMD_RCGR_ADDR,m,v,HWIO_GCC_USB30_MASTER_CMD_RCGR_IN)
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_ROOT_OFF_BMSK                                                  0x80000000
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_ROOT_OFF_SHFT                                                        0x1f
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_D_BMSK                                                         0x80
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_D_SHFT                                                          0x7
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_M_BMSK                                                         0x40
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_M_SHFT                                                          0x6
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_N_BMSK                                                         0x20
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_N_SHFT                                                          0x5
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                  0x10
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                   0x4
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_ROOT_EN_BMSK                                                          0x2
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_ROOT_EN_SHFT                                                          0x1
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                   0x1
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_UPDATE_BMSK                                                           0x1
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_UPDATE_SHFT                                                           0x0
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_UPDATE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_USB30_MASTER_CMD_RCGR_UPDATE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_USB30_MASTER_CFG_RCGR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000003d8)
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000003d8)
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000003d8)
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_RMSK                                                               0x371f
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB30_MASTER_CFG_RCGR_ADDR, HWIO_GCC_USB30_MASTER_CFG_RCGR_RMSK)
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MASTER_CFG_RCGR_ADDR, m)
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MASTER_CFG_RCGR_ADDR,v)
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MASTER_CFG_RCGR_ADDR,m,v,HWIO_GCC_USB30_MASTER_CFG_RCGR_IN)
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_MODE_BMSK                                                          0x3000
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_MODE_SHFT                                                             0xc
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                                 0x0
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                                   0x1
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_MODE_SWALLOW_FVAL                                                     0x2
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_MODE_BYPASS_FVAL                                                      0x3
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_SEL_BMSK                                                        0x700
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_SEL_SHFT                                                          0x8
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                     0x0
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                     0x1
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                     0x2
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                     0x3
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                     0x4
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                     0x5
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                     0x6
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                     0x7
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_BMSK                                                         0x1f
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_SHFT                                                          0x0
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                   0x0
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                     0x1
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                   0x2
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                     0x3
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                   0x4
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                     0x5
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                   0x6
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                     0x7
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                   0x8
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                     0x9
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                   0xa
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                     0xb
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                   0xc
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                     0xd
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                   0xe
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                     0xf
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                  0x10
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                    0x11
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                  0x12
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                   0x13
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                 0x14
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                   0x15
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                 0x16
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                   0x17
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                 0x18
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                   0x19
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                 0x1a
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                   0x1b
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                 0x1c
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                   0x1d
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                 0x1e
#define HWIO_GCC_USB30_MASTER_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                   0x1f

#define HWIO_GCC_USB30_MASTER_M_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x000003dc)
#define HWIO_GCC_USB30_MASTER_M_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000003dc)
#define HWIO_GCC_USB30_MASTER_M_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000003dc)
#define HWIO_GCC_USB30_MASTER_M_RMSK                                                                        0xff
#define HWIO_GCC_USB30_MASTER_M_IN          \
        in_dword_masked(HWIO_GCC_USB30_MASTER_M_ADDR, HWIO_GCC_USB30_MASTER_M_RMSK)
#define HWIO_GCC_USB30_MASTER_M_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MASTER_M_ADDR, m)
#define HWIO_GCC_USB30_MASTER_M_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MASTER_M_ADDR,v)
#define HWIO_GCC_USB30_MASTER_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MASTER_M_ADDR,m,v,HWIO_GCC_USB30_MASTER_M_IN)
#define HWIO_GCC_USB30_MASTER_M_M_BMSK                                                                      0xff
#define HWIO_GCC_USB30_MASTER_M_M_SHFT                                                                       0x0

#define HWIO_GCC_USB30_MASTER_N_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x000003e0)
#define HWIO_GCC_USB30_MASTER_N_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000003e0)
#define HWIO_GCC_USB30_MASTER_N_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000003e0)
#define HWIO_GCC_USB30_MASTER_N_RMSK                                                                        0xff
#define HWIO_GCC_USB30_MASTER_N_IN          \
        in_dword_masked(HWIO_GCC_USB30_MASTER_N_ADDR, HWIO_GCC_USB30_MASTER_N_RMSK)
#define HWIO_GCC_USB30_MASTER_N_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MASTER_N_ADDR, m)
#define HWIO_GCC_USB30_MASTER_N_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MASTER_N_ADDR,v)
#define HWIO_GCC_USB30_MASTER_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MASTER_N_ADDR,m,v,HWIO_GCC_USB30_MASTER_N_IN)
#define HWIO_GCC_USB30_MASTER_N_N_BMSK                                                                      0xff
#define HWIO_GCC_USB30_MASTER_N_N_SHFT                                                                       0x0

#define HWIO_GCC_USB30_MASTER_D_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x000003e4)
#define HWIO_GCC_USB30_MASTER_D_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000003e4)
#define HWIO_GCC_USB30_MASTER_D_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000003e4)
#define HWIO_GCC_USB30_MASTER_D_RMSK                                                                        0xff
#define HWIO_GCC_USB30_MASTER_D_IN          \
        in_dword_masked(HWIO_GCC_USB30_MASTER_D_ADDR, HWIO_GCC_USB30_MASTER_D_RMSK)
#define HWIO_GCC_USB30_MASTER_D_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MASTER_D_ADDR, m)
#define HWIO_GCC_USB30_MASTER_D_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MASTER_D_ADDR,v)
#define HWIO_GCC_USB30_MASTER_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MASTER_D_ADDR,m,v,HWIO_GCC_USB30_MASTER_D_IN)
#define HWIO_GCC_USB30_MASTER_D_D_BMSK                                                                      0xff
#define HWIO_GCC_USB30_MASTER_D_D_SHFT                                                                       0x0

#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x000003e8)
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000003e8)
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000003e8)
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_RMSK                                                        0x80000013
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ADDR, HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_RMSK)
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ADDR, m)
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ADDR,v)
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ADDR,m,v,HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_IN)
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ROOT_OFF_BMSK                                               0x80000000
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ROOT_OFF_SHFT                                                     0x1f
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                               0x10
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                0x4
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ROOT_EN_BMSK                                                       0x2
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ROOT_EN_SHFT                                                       0x1
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                               0x0
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                0x1
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_UPDATE_BMSK                                                        0x1
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_UPDATE_SHFT                                                        0x0
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_UPDATE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_USB30_MOCK_UTMI_CMD_RCGR_UPDATE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x000003ec)
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000003ec)
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000003ec)
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_RMSK                                                             0x71f
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_ADDR, HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_RMSK)
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_ADDR, m)
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_ADDR,v)
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_ADDR,m,v,HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_IN)
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_SEL_BMSK                                                     0x700
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_SEL_SHFT                                                       0x8
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                  0x0
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                  0x1
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                  0x2
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                  0x3
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                  0x4
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                  0x5
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                  0x6
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                  0x7
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_BMSK                                                      0x1f
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_SHFT                                                       0x0
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                0x0
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                  0x1
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                0x2
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                  0x3
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                0x4
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                  0x5
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                0x6
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                  0x7
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                0x8
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                  0x9
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                0xa
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                  0xb
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                0xc
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                  0xd
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                0xe
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                  0xf
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                               0x10
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                 0x11
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                               0x12
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                0x13
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                              0x14
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                0x15
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                              0x16
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                0x17
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                              0x18
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                0x19
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                              0x1a
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                0x1b
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                              0x1c
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                0x1d
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                              0x1e
#define HWIO_GCC_USB30_MOCK_UTMI_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                0x1f

#define HWIO_GCC_USB3_PHY_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000003fc)
#define HWIO_GCC_USB3_PHY_BCR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000003fc)
#define HWIO_GCC_USB3_PHY_BCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000003fc)
#define HWIO_GCC_USB3_PHY_BCR_RMSK                                                                           0x1
#define HWIO_GCC_USB3_PHY_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB3_PHY_BCR_ADDR, HWIO_GCC_USB3_PHY_BCR_RMSK)
#define HWIO_GCC_USB3_PHY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB3_PHY_BCR_ADDR, m)
#define HWIO_GCC_USB3_PHY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB3_PHY_BCR_ADDR,v)
#define HWIO_GCC_USB3_PHY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB3_PHY_BCR_ADDR,m,v,HWIO_GCC_USB3_PHY_BCR_IN)
#define HWIO_GCC_USB3_PHY_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_USB3_PHY_BCR_BLK_ARES_SHFT                                                                  0x0
#define HWIO_GCC_USB3_PHY_BCR_BLK_ARES_DISABLE_FVAL                                                          0x0
#define HWIO_GCC_USB3_PHY_BCR_BLK_ARES_ENABLE_FVAL                                                           0x1

#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x000010d0)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000010d0)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000010d0)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_RMSK                                                              0x80000003
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR, HWIO_GCC_GCC_SLEEP_CMD_RCGR_RMSK)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_SLEEP_CMD_RCGR_ADDR,m,v,HWIO_GCC_GCC_SLEEP_CMD_RCGR_IN)
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_OFF_SHFT                                                           0x1f
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_EN_BMSK                                                             0x2
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_EN_SHFT                                                             0x1
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                      0x1
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_UPDATE_BMSK                                                              0x1
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_UPDATE_SHFT                                                              0x0
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_UPDATE_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_GCC_SLEEP_CMD_RCGR_UPDATE_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_USB_HS_HSIC_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000400)
#define HWIO_GCC_USB_HS_HSIC_BCR_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000400)
#define HWIO_GCC_USB_HS_HSIC_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000400)
#define HWIO_GCC_USB_HS_HSIC_BCR_RMSK                                                                        0x1
#define HWIO_GCC_USB_HS_HSIC_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_HSIC_BCR_ADDR, HWIO_GCC_USB_HS_HSIC_BCR_RMSK)
#define HWIO_GCC_USB_HS_HSIC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_HSIC_BCR_ADDR, m)
#define HWIO_GCC_USB_HS_HSIC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_HSIC_BCR_ADDR,v)
#define HWIO_GCC_USB_HS_HSIC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_HSIC_BCR_ADDR,m,v,HWIO_GCC_USB_HS_HSIC_BCR_IN)
#define HWIO_GCC_USB_HS_HSIC_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_USB_HS_HSIC_BCR_BLK_ARES_SHFT                                                               0x0
#define HWIO_GCC_USB_HS_HSIC_BCR_BLK_ARES_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_USB_HS_HSIC_BCR_BLK_ARES_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_USB_HS_HSIC_GDSCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000404)
#define HWIO_GCC_USB_HS_HSIC_GDSCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000404)
#define HWIO_GCC_USB_HS_HSIC_GDSCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000404)
#define HWIO_GCC_USB_HS_HSIC_GDSCR_RMSK                                                               0xf8ffffff
#define HWIO_GCC_USB_HS_HSIC_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_HSIC_GDSCR_ADDR, HWIO_GCC_USB_HS_HSIC_GDSCR_RMSK)
#define HWIO_GCC_USB_HS_HSIC_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_HSIC_GDSCR_ADDR, m)
#define HWIO_GCC_USB_HS_HSIC_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_HSIC_GDSCR_ADDR,v)
#define HWIO_GCC_USB_HS_HSIC_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_HSIC_GDSCR_ADDR,m,v,HWIO_GCC_USB_HS_HSIC_GDSCR_IN)
#define HWIO_GCC_USB_HS_HSIC_GDSCR_PWR_ON_BMSK                                                        0x80000000
#define HWIO_GCC_USB_HS_HSIC_GDSCR_PWR_ON_SHFT                                                              0x1f
#define HWIO_GCC_USB_HS_HSIC_GDSCR_GDSC_STATE_BMSK                                                    0x78000000
#define HWIO_GCC_USB_HS_HSIC_GDSCR_GDSC_STATE_SHFT                                                          0x1b
#define HWIO_GCC_USB_HS_HSIC_GDSCR_EN_REST_WAIT_BMSK                                                    0xf00000
#define HWIO_GCC_USB_HS_HSIC_GDSCR_EN_REST_WAIT_SHFT                                                        0x14
#define HWIO_GCC_USB_HS_HSIC_GDSCR_EN_FEW_WAIT_BMSK                                                      0xf0000
#define HWIO_GCC_USB_HS_HSIC_GDSCR_EN_FEW_WAIT_SHFT                                                         0x10
#define HWIO_GCC_USB_HS_HSIC_GDSCR_CLK_DIS_WAIT_BMSK                                                      0xf000
#define HWIO_GCC_USB_HS_HSIC_GDSCR_CLK_DIS_WAIT_SHFT                                                         0xc
#define HWIO_GCC_USB_HS_HSIC_GDSCR_RETAIN_FF_ENABLE_BMSK                                                   0x800
#define HWIO_GCC_USB_HS_HSIC_GDSCR_RETAIN_FF_ENABLE_SHFT                                                     0xb
#define HWIO_GCC_USB_HS_HSIC_GDSCR_RETAIN_FF_ENABLE_DISABLE_FVAL                                             0x0
#define HWIO_GCC_USB_HS_HSIC_GDSCR_RETAIN_FF_ENABLE_ENABLE_FVAL                                              0x1
#define HWIO_GCC_USB_HS_HSIC_GDSCR_RESTORE_BMSK                                                            0x400
#define HWIO_GCC_USB_HS_HSIC_GDSCR_RESTORE_SHFT                                                              0xa
#define HWIO_GCC_USB_HS_HSIC_GDSCR_RESTORE_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_USB_HS_HSIC_GDSCR_RESTORE_ENABLE_FVAL                                                       0x1
#define HWIO_GCC_USB_HS_HSIC_GDSCR_SAVE_BMSK                                                               0x200
#define HWIO_GCC_USB_HS_HSIC_GDSCR_SAVE_SHFT                                                                 0x9
#define HWIO_GCC_USB_HS_HSIC_GDSCR_SAVE_DISABLE_FVAL                                                         0x0
#define HWIO_GCC_USB_HS_HSIC_GDSCR_SAVE_ENABLE_FVAL                                                          0x1
#define HWIO_GCC_USB_HS_HSIC_GDSCR_RETAIN_BMSK                                                             0x100
#define HWIO_GCC_USB_HS_HSIC_GDSCR_RETAIN_SHFT                                                               0x8
#define HWIO_GCC_USB_HS_HSIC_GDSCR_RETAIN_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_USB_HS_HSIC_GDSCR_RETAIN_ENABLE_FVAL                                                        0x1
#define HWIO_GCC_USB_HS_HSIC_GDSCR_EN_REST_BMSK                                                             0x80
#define HWIO_GCC_USB_HS_HSIC_GDSCR_EN_REST_SHFT                                                              0x7
#define HWIO_GCC_USB_HS_HSIC_GDSCR_EN_REST_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_USB_HS_HSIC_GDSCR_EN_REST_ENABLE_FVAL                                                       0x1
#define HWIO_GCC_USB_HS_HSIC_GDSCR_EN_FEW_BMSK                                                              0x40
#define HWIO_GCC_USB_HS_HSIC_GDSCR_EN_FEW_SHFT                                                               0x6
#define HWIO_GCC_USB_HS_HSIC_GDSCR_EN_FEW_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_USB_HS_HSIC_GDSCR_EN_FEW_ENABLE_FVAL                                                        0x1
#define HWIO_GCC_USB_HS_HSIC_GDSCR_CLAMP_IO_BMSK                                                            0x20
#define HWIO_GCC_USB_HS_HSIC_GDSCR_CLAMP_IO_SHFT                                                             0x5
#define HWIO_GCC_USB_HS_HSIC_GDSCR_CLAMP_IO_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_USB_HS_HSIC_GDSCR_CLAMP_IO_ENABLE_FVAL                                                      0x1
#define HWIO_GCC_USB_HS_HSIC_GDSCR_CLK_DISABLE_BMSK                                                         0x10
#define HWIO_GCC_USB_HS_HSIC_GDSCR_CLK_DISABLE_SHFT                                                          0x4
#define HWIO_GCC_USB_HS_HSIC_GDSCR_CLK_DISABLE_CLK_NOT_DISABLE_FVAL                                          0x0
#define HWIO_GCC_USB_HS_HSIC_GDSCR_CLK_DISABLE_CLK_DISABLE_FVAL                                              0x1
#define HWIO_GCC_USB_HS_HSIC_GDSCR_PD_ARES_BMSK                                                              0x8
#define HWIO_GCC_USB_HS_HSIC_GDSCR_PD_ARES_SHFT                                                              0x3
#define HWIO_GCC_USB_HS_HSIC_GDSCR_PD_ARES_NO_RESET_FVAL                                                     0x0
#define HWIO_GCC_USB_HS_HSIC_GDSCR_PD_ARES_RESET_FVAL                                                        0x1
#define HWIO_GCC_USB_HS_HSIC_GDSCR_SW_OVERRIDE_BMSK                                                          0x4
#define HWIO_GCC_USB_HS_HSIC_GDSCR_SW_OVERRIDE_SHFT                                                          0x2
#define HWIO_GCC_USB_HS_HSIC_GDSCR_SW_OVERRIDE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_USB_HS_HSIC_GDSCR_SW_OVERRIDE_ENABLE_FVAL                                                   0x1
#define HWIO_GCC_USB_HS_HSIC_GDSCR_HW_CONTROL_BMSK                                                           0x2
#define HWIO_GCC_USB_HS_HSIC_GDSCR_HW_CONTROL_SHFT                                                           0x1
#define HWIO_GCC_USB_HS_HSIC_GDSCR_HW_CONTROL_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_USB_HS_HSIC_GDSCR_HW_CONTROL_ENABLE_FVAL                                                    0x1
#define HWIO_GCC_USB_HS_HSIC_GDSCR_SW_COLLAPSE_BMSK                                                          0x1
#define HWIO_GCC_USB_HS_HSIC_GDSCR_SW_COLLAPSE_SHFT                                                          0x0
#define HWIO_GCC_USB_HS_HSIC_GDSCR_SW_COLLAPSE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_USB_HS_HSIC_GDSCR_SW_COLLAPSE_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_USB_HSIC_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000408)
#define HWIO_GCC_USB_HSIC_AHB_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000408)
#define HWIO_GCC_USB_HSIC_AHB_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000408)
#define HWIO_GCC_USB_HSIC_AHB_CBCR_RMSK                                                               0x8000fff1
#define HWIO_GCC_USB_HSIC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HSIC_AHB_CBCR_ADDR, HWIO_GCC_USB_HSIC_AHB_CBCR_RMSK)
#define HWIO_GCC_USB_HSIC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HSIC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_USB_HSIC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HSIC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_USB_HSIC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HSIC_AHB_CBCR_ADDR,m,v,HWIO_GCC_USB_HSIC_AHB_CBCR_IN)
#define HWIO_GCC_USB_HSIC_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_USB_HSIC_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_USB_HSIC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_USB_HSIC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_USB_HSIC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                         0x0
#define HWIO_GCC_USB_HSIC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                          0x1
#define HWIO_GCC_USB_HSIC_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                 0x4000
#define HWIO_GCC_USB_HSIC_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                    0xe
#define HWIO_GCC_USB_HSIC_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_USB_HSIC_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                       0x1
#define HWIO_GCC_USB_HSIC_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                               0x2000
#define HWIO_GCC_USB_HSIC_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                  0xd
#define HWIO_GCC_USB_HSIC_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_USB_HSIC_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_GCC_USB_HSIC_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                              0x1000
#define HWIO_GCC_USB_HSIC_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                 0xc
#define HWIO_GCC_USB_HSIC_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_USB_HSIC_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_USB_HSIC_AHB_CBCR_WAKEUP_BMSK                                                             0xf00
#define HWIO_GCC_USB_HSIC_AHB_CBCR_WAKEUP_SHFT                                                               0x8
#define HWIO_GCC_USB_HSIC_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                        0x0
#define HWIO_GCC_USB_HSIC_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                        0x1
#define HWIO_GCC_USB_HSIC_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                        0x2
#define HWIO_GCC_USB_HSIC_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                        0x3
#define HWIO_GCC_USB_HSIC_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                        0x4
#define HWIO_GCC_USB_HSIC_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                        0x5
#define HWIO_GCC_USB_HSIC_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                        0x6
#define HWIO_GCC_USB_HSIC_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                        0x7
#define HWIO_GCC_USB_HSIC_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                        0x8
#define HWIO_GCC_USB_HSIC_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                        0x9
#define HWIO_GCC_USB_HSIC_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                       0xa
#define HWIO_GCC_USB_HSIC_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                       0xb
#define HWIO_GCC_USB_HSIC_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                       0xc
#define HWIO_GCC_USB_HSIC_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                       0xd
#define HWIO_GCC_USB_HSIC_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                       0xe
#define HWIO_GCC_USB_HSIC_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                       0xf
#define HWIO_GCC_USB_HSIC_AHB_CBCR_SLEEP_BMSK                                                               0xf0
#define HWIO_GCC_USB_HSIC_AHB_CBCR_SLEEP_SHFT                                                                0x4
#define HWIO_GCC_USB_HSIC_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                         0x0
#define HWIO_GCC_USB_HSIC_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                         0x1
#define HWIO_GCC_USB_HSIC_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                         0x2
#define HWIO_GCC_USB_HSIC_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                         0x3
#define HWIO_GCC_USB_HSIC_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                         0x4
#define HWIO_GCC_USB_HSIC_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                         0x5
#define HWIO_GCC_USB_HSIC_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                         0x6
#define HWIO_GCC_USB_HSIC_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                         0x7
#define HWIO_GCC_USB_HSIC_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                         0x8
#define HWIO_GCC_USB_HSIC_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                         0x9
#define HWIO_GCC_USB_HSIC_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                        0xa
#define HWIO_GCC_USB_HSIC_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                        0xb
#define HWIO_GCC_USB_HSIC_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                        0xc
#define HWIO_GCC_USB_HSIC_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                        0xd
#define HWIO_GCC_USB_HSIC_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                        0xe
#define HWIO_GCC_USB_HSIC_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                        0xf
#define HWIO_GCC_USB_HSIC_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_USB_HSIC_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0
#define HWIO_GCC_USB_HSIC_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_USB_HSIC_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000041c)
#define HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000041c)
#define HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000041c)
#define HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_RMSK                                                        0x80000013
#define HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_ADDR, HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_RMSK)
#define HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_ADDR,m,v,HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_IN)
#define HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_ROOT_OFF_BMSK                                               0x80000000
#define HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_ROOT_OFF_SHFT                                                     0x1f
#define HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                               0x10
#define HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                0x4
#define HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_ROOT_EN_BMSK                                                       0x2
#define HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_ROOT_EN_SHFT                                                       0x1
#define HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                               0x0
#define HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                0x1
#define HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_UPDATE_BMSK                                                        0x1
#define HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_UPDATE_SHFT                                                        0x0
#define HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_UPDATE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_USB_HSIC_SYSTEM_CMD_RCGR_UPDATE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000420)
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000420)
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000420)
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_RMSK                                                             0x71f
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_ADDR, HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_RMSK)
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_ADDR,m,v,HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_IN)
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_SEL_BMSK                                                     0x700
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_SEL_SHFT                                                       0x8
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                  0x0
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                  0x1
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                  0x2
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                  0x3
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                  0x4
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                  0x5
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                  0x6
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                  0x7
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_DIV_BMSK                                                      0x1f
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_DIV_SHFT                                                       0x0
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                0x0
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                  0x1
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                0x2
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                  0x3
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                0x4
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                  0x5
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                0x6
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                  0x7
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                0x8
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                  0x9
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                0xa
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                  0xb
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                0xc
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                  0xd
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                0xe
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                  0xf
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                               0x10
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                 0x11
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                               0x12
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                0x13
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                              0x14
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                0x15
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                              0x16
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                0x17
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                              0x18
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                0x19
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                              0x1a
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                0x1b
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                              0x1c
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                0x1d
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                              0x1e
#define HWIO_GCC_USB_HSIC_SYSTEM_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                0x1f

#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x0000040c)
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000040c)
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000040c)
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_RMSK                                                            0x80007ff1
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HSIC_SYSTEM_CBCR_ADDR, HWIO_GCC_USB_HSIC_SYSTEM_CBCR_RMSK)
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HSIC_SYSTEM_CBCR_ADDR, m)
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HSIC_SYSTEM_CBCR_ADDR,v)
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HSIC_SYSTEM_CBCR_ADDR,m,v,HWIO_GCC_USB_HSIC_SYSTEM_CBCR_IN)
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_FORCE_MEM_CORE_ON_BMSK                                              0x4000
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_FORCE_MEM_CORE_ON_SHFT                                                 0xe
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                            0x2000
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                               0xd
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                 0x0
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                  0x1
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                           0x1000
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                              0xc
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                0x0
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                 0x1
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_WAKEUP_BMSK                                                          0xf00
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_WAKEUP_SHFT                                                            0x8
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_WAKEUP_CLOCK0_FVAL                                                     0x0
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_WAKEUP_CLOCK1_FVAL                                                     0x1
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_WAKEUP_CLOCK2_FVAL                                                     0x2
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_WAKEUP_CLOCK3_FVAL                                                     0x3
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_WAKEUP_CLOCK4_FVAL                                                     0x4
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_WAKEUP_CLOCK5_FVAL                                                     0x5
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_WAKEUP_CLOCK6_FVAL                                                     0x6
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_WAKEUP_CLOCK7_FVAL                                                     0x7
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_WAKEUP_CLOCK8_FVAL                                                     0x8
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_WAKEUP_CLOCK9_FVAL                                                     0x9
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_WAKEUP_CLOCK10_FVAL                                                    0xa
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_WAKEUP_CLOCK11_FVAL                                                    0xb
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_WAKEUP_CLOCK12_FVAL                                                    0xc
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_WAKEUP_CLOCK13_FVAL                                                    0xd
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_WAKEUP_CLOCK14_FVAL                                                    0xe
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_WAKEUP_CLOCK15_FVAL                                                    0xf
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_SLEEP_BMSK                                                            0xf0
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_SLEEP_SHFT                                                             0x4
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_SLEEP_CLOCK0_FVAL                                                      0x0
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_SLEEP_CLOCK1_FVAL                                                      0x1
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_SLEEP_CLOCK2_FVAL                                                      0x2
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_SLEEP_CLOCK3_FVAL                                                      0x3
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_SLEEP_CLOCK4_FVAL                                                      0x4
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_SLEEP_CLOCK5_FVAL                                                      0x5
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_SLEEP_CLOCK6_FVAL                                                      0x6
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_SLEEP_CLOCK7_FVAL                                                      0x7
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_SLEEP_CLOCK8_FVAL                                                      0x8
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_SLEEP_CLOCK9_FVAL                                                      0x9
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_SLEEP_CLOCK10_FVAL                                                     0xa
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_SLEEP_CLOCK11_FVAL                                                     0xb
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_SLEEP_CLOCK12_FVAL                                                     0xc
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_SLEEP_CLOCK13_FVAL                                                     0xd
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_SLEEP_CLOCK14_FVAL                                                     0xe
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_SLEEP_CLOCK15_FVAL                                                     0xf
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_USB_HSIC_SYSTEM_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_USB_HSIC_CMD_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000440)
#define HWIO_GCC_USB_HSIC_CMD_RCGR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000440)
#define HWIO_GCC_USB_HSIC_CMD_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000440)
#define HWIO_GCC_USB_HSIC_CMD_RCGR_RMSK                                                               0x80000013
#define HWIO_GCC_USB_HSIC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB_HSIC_CMD_RCGR_ADDR, HWIO_GCC_USB_HSIC_CMD_RCGR_RMSK)
#define HWIO_GCC_USB_HSIC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HSIC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_USB_HSIC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HSIC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_USB_HSIC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HSIC_CMD_RCGR_ADDR,m,v,HWIO_GCC_USB_HSIC_CMD_RCGR_IN)
#define HWIO_GCC_USB_HSIC_CMD_RCGR_ROOT_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_USB_HSIC_CMD_RCGR_ROOT_OFF_SHFT                                                            0x1f
#define HWIO_GCC_USB_HSIC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                      0x10
#define HWIO_GCC_USB_HSIC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                       0x4
#define HWIO_GCC_USB_HSIC_CMD_RCGR_ROOT_EN_BMSK                                                              0x2
#define HWIO_GCC_USB_HSIC_CMD_RCGR_ROOT_EN_SHFT                                                              0x1
#define HWIO_GCC_USB_HSIC_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_USB_HSIC_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                       0x1
#define HWIO_GCC_USB_HSIC_CMD_RCGR_UPDATE_BMSK                                                               0x1
#define HWIO_GCC_USB_HSIC_CMD_RCGR_UPDATE_SHFT                                                               0x0
#define HWIO_GCC_USB_HSIC_CMD_RCGR_UPDATE_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_USB_HSIC_CMD_RCGR_UPDATE_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_USB_HSIC_CFG_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000444)
#define HWIO_GCC_USB_HSIC_CFG_RCGR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000444)
#define HWIO_GCC_USB_HSIC_CFG_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000444)
#define HWIO_GCC_USB_HSIC_CFG_RCGR_RMSK                                                                    0x71f
#define HWIO_GCC_USB_HSIC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB_HSIC_CFG_RCGR_ADDR, HWIO_GCC_USB_HSIC_CFG_RCGR_RMSK)
#define HWIO_GCC_USB_HSIC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HSIC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_USB_HSIC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HSIC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_USB_HSIC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HSIC_CFG_RCGR_ADDR,m,v,HWIO_GCC_USB_HSIC_CFG_RCGR_IN)
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_SEL_BMSK                                                            0x700
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_SEL_SHFT                                                              0x8
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                         0x0
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                         0x1
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                         0x2
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                         0x3
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                         0x4
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                         0x5
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                         0x6
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                         0x7
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_DIV_BMSK                                                             0x1f
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_DIV_SHFT                                                              0x0
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                       0x0
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                         0x1
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                       0x2
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                         0x3
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                       0x4
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                         0x5
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                       0x6
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                         0x7
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                       0x8
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                         0x9
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                       0xa
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                         0xb
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                       0xc
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                         0xd
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                       0xe
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                         0xf
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                      0x10
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                        0x11
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                      0x12
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                       0x13
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                     0x14
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                       0x15
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                     0x16
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                       0x17
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                     0x18
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                       0x19
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                     0x1a
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                       0x1b
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                     0x1c
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                       0x1d
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                     0x1e
#define HWIO_GCC_USB_HSIC_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                       0x1f

#define HWIO_GCC_USB_HSIC_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000410)
#define HWIO_GCC_USB_HSIC_CBCR_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000410)
#define HWIO_GCC_USB_HSIC_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000410)
#define HWIO_GCC_USB_HSIC_CBCR_RMSK                                                                   0x80000001
#define HWIO_GCC_USB_HSIC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HSIC_CBCR_ADDR, HWIO_GCC_USB_HSIC_CBCR_RMSK)
#define HWIO_GCC_USB_HSIC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HSIC_CBCR_ADDR, m)
#define HWIO_GCC_USB_HSIC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HSIC_CBCR_ADDR,v)
#define HWIO_GCC_USB_HSIC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HSIC_CBCR_ADDR,m,v,HWIO_GCC_USB_HSIC_CBCR_IN)
#define HWIO_GCC_USB_HSIC_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_USB_HSIC_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_USB_HSIC_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_USB_HSIC_CBCR_CLK_ENABLE_SHFT                                                               0x0
#define HWIO_GCC_USB_HSIC_CBCR_CLK_ENABLE_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_USB_HSIC_CBCR_CLK_ENABLE_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000458)
#define HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000458)
#define HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000458)
#define HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_RMSK                                                        0x80000013
#define HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_ADDR, HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_RMSK)
#define HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_ADDR, m)
#define HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_ADDR,v)
#define HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_ADDR,m,v,HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_IN)
#define HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_ROOT_OFF_BMSK                                               0x80000000
#define HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_ROOT_OFF_SHFT                                                     0x1f
#define HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                               0x10
#define HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                0x4
#define HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_ROOT_EN_BMSK                                                       0x2
#define HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_ROOT_EN_SHFT                                                       0x1
#define HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                               0x0
#define HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                0x1
#define HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_UPDATE_BMSK                                                        0x1
#define HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_UPDATE_SHFT                                                        0x0
#define HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_UPDATE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_USB_HSIC_IO_CAL_CMD_RCGR_UPDATE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000045c)
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000045c)
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000045c)
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_RMSK                                                              0x1f
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_ADDR, HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_RMSK)
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_ADDR, m)
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_ADDR,v)
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_ADDR,m,v,HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_IN)
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_SRC_DIV_BMSK                                                      0x1f
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_SRC_DIV_SHFT                                                       0x0
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                0x0
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                  0x1
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                0x2
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                  0x3
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                0x4
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                  0x5
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                0x6
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                  0x7
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                0x8
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                  0x9
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                0xa
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                  0xb
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                0xc
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                  0xd
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                0xe
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                  0xf
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                               0x10
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                 0x11
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                               0x12
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                0x13
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                              0x14
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                0x15
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                              0x16
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                0x17
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                              0x18
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                0x19
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                              0x1a
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                0x1b
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                              0x1c
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                0x1d
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                              0x1e
#define HWIO_GCC_USB_HSIC_IO_CAL_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                0x1f

#define HWIO_GCC_USB_HSIC_IO_CAL_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000414)
#define HWIO_GCC_USB_HSIC_IO_CAL_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000414)
#define HWIO_GCC_USB_HSIC_IO_CAL_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000414)
#define HWIO_GCC_USB_HSIC_IO_CAL_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_USB_HSIC_IO_CAL_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HSIC_IO_CAL_CBCR_ADDR, HWIO_GCC_USB_HSIC_IO_CAL_CBCR_RMSK)
#define HWIO_GCC_USB_HSIC_IO_CAL_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HSIC_IO_CAL_CBCR_ADDR, m)
#define HWIO_GCC_USB_HSIC_IO_CAL_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HSIC_IO_CAL_CBCR_ADDR,v)
#define HWIO_GCC_USB_HSIC_IO_CAL_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HSIC_IO_CAL_CBCR_ADDR,m,v,HWIO_GCC_USB_HSIC_IO_CAL_CBCR_IN)
#define HWIO_GCC_USB_HSIC_IO_CAL_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_USB_HSIC_IO_CAL_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_USB_HSIC_IO_CAL_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_USB_HSIC_IO_CAL_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_USB_HSIC_IO_CAL_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_USB_HSIC_IO_CAL_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_USB_HSIC_IO_CAL_SLEEP_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00000418)
#define HWIO_GCC_USB_HSIC_IO_CAL_SLEEP_CBCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000418)
#define HWIO_GCC_USB_HSIC_IO_CAL_SLEEP_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000418)
#define HWIO_GCC_USB_HSIC_IO_CAL_SLEEP_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_USB_HSIC_IO_CAL_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HSIC_IO_CAL_SLEEP_CBCR_ADDR, HWIO_GCC_USB_HSIC_IO_CAL_SLEEP_CBCR_RMSK)
#define HWIO_GCC_USB_HSIC_IO_CAL_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HSIC_IO_CAL_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_USB_HSIC_IO_CAL_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HSIC_IO_CAL_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_USB_HSIC_IO_CAL_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HSIC_IO_CAL_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_USB_HSIC_IO_CAL_SLEEP_CBCR_IN)
#define HWIO_GCC_USB_HSIC_IO_CAL_SLEEP_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_USB_HSIC_IO_CAL_SLEEP_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_USB_HSIC_IO_CAL_SLEEP_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_USB_HSIC_IO_CAL_SLEEP_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_USB_HSIC_IO_CAL_SLEEP_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_USB_HSIC_IO_CAL_SLEEP_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_USB_HS_BCR_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00000480)
#define HWIO_GCC_USB_HS_BCR_PHYS                                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000480)
#define HWIO_GCC_USB_HS_BCR_OFFS                                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000480)
#define HWIO_GCC_USB_HS_BCR_RMSK                                                                             0x1
#define HWIO_GCC_USB_HS_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_BCR_ADDR, HWIO_GCC_USB_HS_BCR_RMSK)
#define HWIO_GCC_USB_HS_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_BCR_ADDR, m)
#define HWIO_GCC_USB_HS_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_BCR_ADDR,v)
#define HWIO_GCC_USB_HS_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_BCR_ADDR,m,v,HWIO_GCC_USB_HS_BCR_IN)
#define HWIO_GCC_USB_HS_BCR_BLK_ARES_BMSK                                                                    0x1
#define HWIO_GCC_USB_HS_BCR_BLK_ARES_SHFT                                                                    0x0
#define HWIO_GCC_USB_HS_BCR_BLK_ARES_DISABLE_FVAL                                                            0x0
#define HWIO_GCC_USB_HS_BCR_BLK_ARES_ENABLE_FVAL                                                             0x1

#define HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000484)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000484)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000484)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_RMSK                                                              0x80007ff1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR, HWIO_GCC_USB_HS_SYSTEM_CBCR_RMSK)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR, m)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR,v)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_SYSTEM_CBCR_ADDR,m,v,HWIO_GCC_USB_HS_SYSTEM_CBCR_IN)
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_CORE_ON_BMSK                                                0x4000
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_CORE_ON_SHFT                                                   0xe
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                      0x1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                              0x2000
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                 0xd
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                             0x1000
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                0xc
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                  0x0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                   0x1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_BMSK                                                            0xf00
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_SHFT                                                              0x8
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK0_FVAL                                                       0x0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK1_FVAL                                                       0x1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK2_FVAL                                                       0x2
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK3_FVAL                                                       0x3
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK4_FVAL                                                       0x4
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK5_FVAL                                                       0x5
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK6_FVAL                                                       0x6
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK7_FVAL                                                       0x7
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK8_FVAL                                                       0x8
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK9_FVAL                                                       0x9
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK10_FVAL                                                      0xa
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK11_FVAL                                                      0xb
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK12_FVAL                                                      0xc
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK13_FVAL                                                      0xd
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK14_FVAL                                                      0xe
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_WAKEUP_CLOCK15_FVAL                                                      0xf
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_BMSK                                                              0xf0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_SHFT                                                               0x4
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK0_FVAL                                                        0x0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK1_FVAL                                                        0x1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK2_FVAL                                                        0x2
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK3_FVAL                                                        0x3
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK4_FVAL                                                        0x4
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK5_FVAL                                                        0x5
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK6_FVAL                                                        0x6
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK7_FVAL                                                        0x7
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK8_FVAL                                                        0x8
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK9_FVAL                                                        0x9
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK10_FVAL                                                       0xa
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK11_FVAL                                                       0xb
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK12_FVAL                                                       0xc
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK13_FVAL                                                       0xd
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK14_FVAL                                                       0xe
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_SLEEP_CLOCK15_FVAL                                                       0xf
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_ENABLE_SHFT                                                          0x0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_ENABLE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_USB_HS_SYSTEM_CBCR_CLK_ENABLE_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_USB_HS_AHB_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000488)
#define HWIO_GCC_USB_HS_AHB_CBCR_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000488)
#define HWIO_GCC_USB_HS_AHB_CBCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000488)
#define HWIO_GCC_USB_HS_AHB_CBCR_RMSK                                                                 0x8000fff1
#define HWIO_GCC_USB_HS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_AHB_CBCR_ADDR, HWIO_GCC_USB_HS_AHB_CBCR_RMSK)
#define HWIO_GCC_USB_HS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_USB_HS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_USB_HS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_AHB_CBCR_ADDR,m,v,HWIO_GCC_USB_HS_AHB_CBCR_IN)
#define HWIO_GCC_USB_HS_AHB_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_USB_HS_AHB_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_USB_HS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                0x8000
#define HWIO_GCC_USB_HS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                   0xf
#define HWIO_GCC_USB_HS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                           0x0
#define HWIO_GCC_USB_HS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                            0x1
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                   0x4000
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                      0xe
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                         0x1
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                 0x2000
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                    0xd
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                       0x1
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                0x1000
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                   0xc
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_USB_HS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                      0x1
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_BMSK                                                               0xf00
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_SHFT                                                                 0x8
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                          0x0
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                          0x1
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                          0x2
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                          0x3
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                          0x4
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                          0x5
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                          0x6
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                          0x7
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                          0x8
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                          0x9
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                         0xa
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                         0xb
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                         0xc
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                         0xd
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                         0xe
#define HWIO_GCC_USB_HS_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                         0xf
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_BMSK                                                                 0xf0
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_SHFT                                                                  0x4
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                           0x0
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                           0x1
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                           0x2
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                           0x3
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                           0x4
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                           0x5
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                           0x6
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                           0x7
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                           0x8
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                           0x9
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                          0xa
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                          0xb
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                          0xc
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                          0xd
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                          0xe
#define HWIO_GCC_USB_HS_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                          0xf
#define HWIO_GCC_USB_HS_AHB_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_USB_HS_AHB_CBCR_CLK_ENABLE_SHFT                                                             0x0
#define HWIO_GCC_USB_HS_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_USB_HS_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x0000048c)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000048c)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000048c)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_RMSK                                                   0x80000001
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR, HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_RMSK)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR, m)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR,v)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_ADDR,m,v,HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_IN)
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_OFF_BMSK                                           0x80000000
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_OFF_SHFT                                                 0x1f
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_BMSK                                               0x1
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_SHFT                                               0x0
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_DISABLE_FVAL                                       0x0
#define HWIO_GCC_USB_HS_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_ENABLE_FVAL                                        0x1

#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00000490)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000490)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000490)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_RMSK                                                          0x80000013
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR, HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_RMSK)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ADDR,m,v,HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_IN)
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_OFF_SHFT                                                       0x1f
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                 0x10
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                  0x4
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_EN_BMSK                                                         0x2
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_EN_SHFT                                                         0x1
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                  0x1
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_UPDATE_BMSK                                                          0x1
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_UPDATE_SHFT                                                          0x0
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_UPDATE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_USB_HS_SYSTEM_CMD_RCGR_UPDATE_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00000494)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000494)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000494)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_RMSK                                                               0x71f
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR, HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_RMSK)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_ADDR,m,v,HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_IN)
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_BMSK                                                       0x700
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SHFT                                                         0x8
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                    0x0
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                    0x1
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                    0x2
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                    0x3
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                    0x4
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                    0x5
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                    0x6
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                    0x7
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_BMSK                                                        0x1f
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_SHFT                                                         0x0
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                  0x0
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                    0x1
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                  0x2
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                    0x3
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                  0x4
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                    0x5
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                  0x6
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                    0x7
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                  0x8
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                    0x9
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                  0xa
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                    0xb
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                  0xc
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                    0xd
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                  0xe
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                    0xf
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                 0x10
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                   0x11
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                 0x12
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                  0x13
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                0x14
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                  0x15
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                0x16
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                  0x17
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                0x18
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                  0x19
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                0x1a
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                  0x1b
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                0x1c
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                  0x1d
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                0x1e
#define HWIO_GCC_USB_HS_SYSTEM_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                  0x1f

#define HWIO_GCC_USB2A_PHY_BCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x000004a8)
#define HWIO_GCC_USB2A_PHY_BCR_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000004a8)
#define HWIO_GCC_USB2A_PHY_BCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000004a8)
#define HWIO_GCC_USB2A_PHY_BCR_RMSK                                                                          0x1
#define HWIO_GCC_USB2A_PHY_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB2A_PHY_BCR_ADDR, HWIO_GCC_USB2A_PHY_BCR_RMSK)
#define HWIO_GCC_USB2A_PHY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB2A_PHY_BCR_ADDR, m)
#define HWIO_GCC_USB2A_PHY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB2A_PHY_BCR_ADDR,v)
#define HWIO_GCC_USB2A_PHY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB2A_PHY_BCR_ADDR,m,v,HWIO_GCC_USB2A_PHY_BCR_IN)
#define HWIO_GCC_USB2A_PHY_BCR_BLK_ARES_BMSK                                                                 0x1
#define HWIO_GCC_USB2A_PHY_BCR_BLK_ARES_SHFT                                                                 0x0
#define HWIO_GCC_USB2A_PHY_BCR_BLK_ARES_DISABLE_FVAL                                                         0x0
#define HWIO_GCC_USB2A_PHY_BCR_BLK_ARES_ENABLE_FVAL                                                          0x1

#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x000004ac)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000004ac)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000004ac)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR, HWIO_GCC_USB2A_PHY_SLEEP_CBCR_RMSK)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB2A_PHY_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_USB2A_PHY_SLEEP_CBCR_IN)
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_USB2A_PHY_SLEEP_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_USB2B_PHY_BCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x000004b0)
#define HWIO_GCC_USB2B_PHY_BCR_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000004b0)
#define HWIO_GCC_USB2B_PHY_BCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000004b0)
#define HWIO_GCC_USB2B_PHY_BCR_RMSK                                                                          0x1
#define HWIO_GCC_USB2B_PHY_BCR_IN          \
        in_dword_masked(HWIO_GCC_USB2B_PHY_BCR_ADDR, HWIO_GCC_USB2B_PHY_BCR_RMSK)
#define HWIO_GCC_USB2B_PHY_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB2B_PHY_BCR_ADDR, m)
#define HWIO_GCC_USB2B_PHY_BCR_OUT(v)      \
        out_dword(HWIO_GCC_USB2B_PHY_BCR_ADDR,v)
#define HWIO_GCC_USB2B_PHY_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB2B_PHY_BCR_ADDR,m,v,HWIO_GCC_USB2B_PHY_BCR_IN)
#define HWIO_GCC_USB2B_PHY_BCR_BLK_ARES_BMSK                                                                 0x1
#define HWIO_GCC_USB2B_PHY_BCR_BLK_ARES_SHFT                                                                 0x0
#define HWIO_GCC_USB2B_PHY_BCR_BLK_ARES_DISABLE_FVAL                                                         0x0
#define HWIO_GCC_USB2B_PHY_BCR_BLK_ARES_ENABLE_FVAL                                                          0x1

#define HWIO_GCC_USB2B_PHY_SLEEP_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x000004b4)
#define HWIO_GCC_USB2B_PHY_SLEEP_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000004b4)
#define HWIO_GCC_USB2B_PHY_SLEEP_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000004b4)
#define HWIO_GCC_USB2B_PHY_SLEEP_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_USB2B_PHY_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_USB2B_PHY_SLEEP_CBCR_ADDR, HWIO_GCC_USB2B_PHY_SLEEP_CBCR_RMSK)
#define HWIO_GCC_USB2B_PHY_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_USB2B_PHY_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_USB2B_PHY_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_USB2B_PHY_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_USB2B_PHY_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB2B_PHY_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_USB2B_PHY_SLEEP_CBCR_IN)
#define HWIO_GCC_USB2B_PHY_SLEEP_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_USB2B_PHY_SLEEP_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_USB2B_PHY_SLEEP_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_USB2B_PHY_SLEEP_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_USB2B_PHY_SLEEP_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_USB2B_PHY_SLEEP_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_SDCC1_BCR_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x000004c0)
#define HWIO_GCC_SDCC1_BCR_PHYS                                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000004c0)
#define HWIO_GCC_SDCC1_BCR_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000004c0)
#define HWIO_GCC_SDCC1_BCR_RMSK                                                                              0x1
#define HWIO_GCC_SDCC1_BCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_BCR_ADDR, HWIO_GCC_SDCC1_BCR_RMSK)
#define HWIO_GCC_SDCC1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_BCR_ADDR, m)
#define HWIO_GCC_SDCC1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_BCR_ADDR,v)
#define HWIO_GCC_SDCC1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_BCR_ADDR,m,v,HWIO_GCC_SDCC1_BCR_IN)
#define HWIO_GCC_SDCC1_BCR_BLK_ARES_BMSK                                                                     0x1
#define HWIO_GCC_SDCC1_BCR_BLK_ARES_SHFT                                                                     0x0
#define HWIO_GCC_SDCC1_BCR_BLK_ARES_DISABLE_FVAL                                                             0x0
#define HWIO_GCC_SDCC1_BCR_BLK_ARES_ENABLE_FVAL                                                              0x1

#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x000004d0)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000004d0)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000004d0)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_RMSK                                                             0x800000f3
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR, HWIO_GCC_SDCC1_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_SDCC1_APPS_CMD_RCGR_IN)
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_D_BMSK                                                           0x80
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_D_SHFT                                                            0x7
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_M_BMSK                                                           0x40
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_M_SHFT                                                            0x6
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_N_BMSK                                                           0x20
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_N_SHFT                                                            0x5
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                     0x1
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_UPDATE_SHFT                                                             0x0
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_SDCC1_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x000004d4)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000004d4)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000004d4)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_RMSK                                                                 0x371f
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR, HWIO_GCC_SDCC1_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_SDCC1_APPS_CFG_RCGR_IN)
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_MODE_BMSK                                                            0x3000
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_MODE_SHFT                                                               0xc
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                                   0x0
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                                     0x1
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                                       0x2
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                                        0x3
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                       0x0
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                       0x1
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                       0x2
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                       0x3
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                       0x4
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                       0x5
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                       0x6
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                       0x7
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_SHFT                                                            0x0
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                     0x0
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                       0x1
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                     0x2
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                       0x3
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                     0x4
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                       0x5
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                     0x6
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                       0x7
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                     0x8
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                       0x9
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                     0xa
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                       0xb
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                     0xc
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                       0xd
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                     0xe
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                       0xf
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                    0x10
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                      0x11
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                    0x12
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                     0x13
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                   0x14
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                     0x15
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                   0x16
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                     0x17
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                   0x18
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                     0x19
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                   0x1a
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                     0x1b
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                   0x1c
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                     0x1d
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                   0x1e
#define HWIO_GCC_SDCC1_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                     0x1f

#define HWIO_GCC_SDCC1_APPS_M_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000004d8)
#define HWIO_GCC_SDCC1_APPS_M_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000004d8)
#define HWIO_GCC_SDCC1_APPS_M_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000004d8)
#define HWIO_GCC_SDCC1_APPS_M_RMSK                                                                          0xff
#define HWIO_GCC_SDCC1_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_M_ADDR, HWIO_GCC_SDCC1_APPS_M_RMSK)
#define HWIO_GCC_SDCC1_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_M_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_M_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_M_ADDR,m,v,HWIO_GCC_SDCC1_APPS_M_IN)
#define HWIO_GCC_SDCC1_APPS_M_M_BMSK                                                                        0xff
#define HWIO_GCC_SDCC1_APPS_M_M_SHFT                                                                         0x0

#define HWIO_GCC_SDCC1_APPS_N_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000004dc)
#define HWIO_GCC_SDCC1_APPS_N_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000004dc)
#define HWIO_GCC_SDCC1_APPS_N_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000004dc)
#define HWIO_GCC_SDCC1_APPS_N_RMSK                                                                          0xff
#define HWIO_GCC_SDCC1_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_N_ADDR, HWIO_GCC_SDCC1_APPS_N_RMSK)
#define HWIO_GCC_SDCC1_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_N_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_N_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_N_ADDR,m,v,HWIO_GCC_SDCC1_APPS_N_IN)
#define HWIO_GCC_SDCC1_APPS_N_N_BMSK                                                                        0xff
#define HWIO_GCC_SDCC1_APPS_N_N_SHFT                                                                         0x0

#define HWIO_GCC_SDCC1_APPS_D_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000004e0)
#define HWIO_GCC_SDCC1_APPS_D_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000004e0)
#define HWIO_GCC_SDCC1_APPS_D_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000004e0)
#define HWIO_GCC_SDCC1_APPS_D_RMSK                                                                          0xff
#define HWIO_GCC_SDCC1_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_D_ADDR, HWIO_GCC_SDCC1_APPS_D_RMSK)
#define HWIO_GCC_SDCC1_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_D_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_D_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_D_ADDR,m,v,HWIO_GCC_SDCC1_APPS_D_IN)
#define HWIO_GCC_SDCC1_APPS_D_D_BMSK                                                                        0xff
#define HWIO_GCC_SDCC1_APPS_D_D_SHFT                                                                         0x0

#define HWIO_GCC_SDCC1_APPS_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x000004c4)
#define HWIO_GCC_SDCC1_APPS_CBCR_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000004c4)
#define HWIO_GCC_SDCC1_APPS_CBCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000004c4)
#define HWIO_GCC_SDCC1_APPS_CBCR_RMSK                                                                 0x80007ff1
#define HWIO_GCC_SDCC1_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CBCR_ADDR, HWIO_GCC_SDCC1_APPS_CBCR_RMSK)
#define HWIO_GCC_SDCC1_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_APPS_CBCR_ADDR, m)
#define HWIO_GCC_SDCC1_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_APPS_CBCR_ADDR,v)
#define HWIO_GCC_SDCC1_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_APPS_CBCR_ADDR,m,v,HWIO_GCC_SDCC1_APPS_CBCR_IN)
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_CORE_ON_BMSK                                                   0x4000
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_CORE_ON_SHFT                                                      0xe
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                         0x1
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                 0x2000
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                    0xd
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                       0x1
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                0x1000
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                   0xc
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_SDCC1_APPS_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                      0x1
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_BMSK                                                               0xf00
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_SHFT                                                                 0x8
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK0_FVAL                                                          0x0
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK1_FVAL                                                          0x1
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK2_FVAL                                                          0x2
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK3_FVAL                                                          0x3
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK4_FVAL                                                          0x4
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK5_FVAL                                                          0x5
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK6_FVAL                                                          0x6
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK7_FVAL                                                          0x7
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK8_FVAL                                                          0x8
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK9_FVAL                                                          0x9
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK10_FVAL                                                         0xa
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK11_FVAL                                                         0xb
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK12_FVAL                                                         0xc
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK13_FVAL                                                         0xd
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK14_FVAL                                                         0xe
#define HWIO_GCC_SDCC1_APPS_CBCR_WAKEUP_CLOCK15_FVAL                                                         0xf
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_BMSK                                                                 0xf0
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_SHFT                                                                  0x4
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK0_FVAL                                                           0x0
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK1_FVAL                                                           0x1
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK2_FVAL                                                           0x2
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK3_FVAL                                                           0x3
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK4_FVAL                                                           0x4
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK5_FVAL                                                           0x5
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK6_FVAL                                                           0x6
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK7_FVAL                                                           0x7
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK8_FVAL                                                           0x8
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK9_FVAL                                                           0x9
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK10_FVAL                                                          0xa
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK11_FVAL                                                          0xb
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK12_FVAL                                                          0xc
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK13_FVAL                                                          0xd
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK14_FVAL                                                          0xe
#define HWIO_GCC_SDCC1_APPS_CBCR_SLEEP_CLOCK15_FVAL                                                          0xf
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_ENABLE_SHFT                                                             0x0
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_SDCC1_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_SDCC1_AHB_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x000004c8)
#define HWIO_GCC_SDCC1_AHB_CBCR_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000004c8)
#define HWIO_GCC_SDCC1_AHB_CBCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000004c8)
#define HWIO_GCC_SDCC1_AHB_CBCR_RMSK                                                                  0x8000fff1
#define HWIO_GCC_SDCC1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_AHB_CBCR_ADDR, HWIO_GCC_SDCC1_AHB_CBCR_RMSK)
#define HWIO_GCC_SDCC1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SDCC1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SDCC1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_AHB_CBCR_ADDR,m,v,HWIO_GCC_SDCC1_AHB_CBCR_IN)
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                 0x8000
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                    0xf
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                            0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                             0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                    0x4000
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                       0xe
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                         0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                          0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                  0x2000
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                     0xd
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                       0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                        0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                 0x1000
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                    0xc
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                       0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_BMSK                                                                0xf00
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_SHFT                                                                  0x8
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                           0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                           0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                           0x2
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                           0x3
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                           0x4
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                           0x5
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                           0x6
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                           0x7
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                           0x8
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                           0x9
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                          0xa
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                          0xb
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                          0xc
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                          0xd
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                          0xe
#define HWIO_GCC_SDCC1_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                          0xf
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_BMSK                                                                  0xf0
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_SHFT                                                                   0x4
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                            0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                            0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                            0x2
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                            0x3
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                            0x4
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                            0x5
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                            0x6
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                            0x7
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                            0x8
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                            0x9
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                           0xa
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                           0xb
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                           0xc
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                           0xd
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                           0xe
#define HWIO_GCC_SDCC1_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                           0xf
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_ENABLE_SHFT                                                              0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_SDCC1_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_SDCC1_INACTIVITY_TIMERS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000004cc)
#define HWIO_GCC_SDCC1_INACTIVITY_TIMERS_CBCR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000004cc)
#define HWIO_GCC_SDCC1_INACTIVITY_TIMERS_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000004cc)
#define HWIO_GCC_SDCC1_INACTIVITY_TIMERS_CBCR_RMSK                                                    0x80000001
#define HWIO_GCC_SDCC1_INACTIVITY_TIMERS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC1_INACTIVITY_TIMERS_CBCR_ADDR, HWIO_GCC_SDCC1_INACTIVITY_TIMERS_CBCR_RMSK)
#define HWIO_GCC_SDCC1_INACTIVITY_TIMERS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC1_INACTIVITY_TIMERS_CBCR_ADDR, m)
#define HWIO_GCC_SDCC1_INACTIVITY_TIMERS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC1_INACTIVITY_TIMERS_CBCR_ADDR,v)
#define HWIO_GCC_SDCC1_INACTIVITY_TIMERS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC1_INACTIVITY_TIMERS_CBCR_ADDR,m,v,HWIO_GCC_SDCC1_INACTIVITY_TIMERS_CBCR_IN)
#define HWIO_GCC_SDCC1_INACTIVITY_TIMERS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_SDCC1_INACTIVITY_TIMERS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_SDCC1_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_SDCC1_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_SHFT                                                0x0
#define HWIO_GCC_SDCC1_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_SDCC1_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_ENABLE_FVAL                                         0x1

#define HWIO_GCC_SDCC2_BCR_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000500)
#define HWIO_GCC_SDCC2_BCR_PHYS                                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000500)
#define HWIO_GCC_SDCC2_BCR_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000500)
#define HWIO_GCC_SDCC2_BCR_RMSK                                                                              0x1
#define HWIO_GCC_SDCC2_BCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_BCR_ADDR, HWIO_GCC_SDCC2_BCR_RMSK)
#define HWIO_GCC_SDCC2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_BCR_ADDR, m)
#define HWIO_GCC_SDCC2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_BCR_ADDR,v)
#define HWIO_GCC_SDCC2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_BCR_ADDR,m,v,HWIO_GCC_SDCC2_BCR_IN)
#define HWIO_GCC_SDCC2_BCR_BLK_ARES_BMSK                                                                     0x1
#define HWIO_GCC_SDCC2_BCR_BLK_ARES_SHFT                                                                     0x0
#define HWIO_GCC_SDCC2_BCR_BLK_ARES_DISABLE_FVAL                                                             0x0
#define HWIO_GCC_SDCC2_BCR_BLK_ARES_ENABLE_FVAL                                                              0x1

#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000510)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000510)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000510)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_RMSK                                                             0x800000f3
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR, HWIO_GCC_SDCC2_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_SDCC2_APPS_CMD_RCGR_IN)
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_D_BMSK                                                           0x80
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_D_SHFT                                                            0x7
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_M_BMSK                                                           0x40
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_M_SHFT                                                            0x6
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_N_BMSK                                                           0x20
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_N_SHFT                                                            0x5
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                     0x1
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_UPDATE_SHFT                                                             0x0
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_SDCC2_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000514)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000514)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000514)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_RMSK                                                                 0x371f
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR, HWIO_GCC_SDCC2_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_SDCC2_APPS_CFG_RCGR_IN)
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_MODE_BMSK                                                            0x3000
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_MODE_SHFT                                                               0xc
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                                   0x0
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                                     0x1
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                                       0x2
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                                        0x3
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                       0x0
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                       0x1
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                       0x2
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                       0x3
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                       0x4
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                       0x5
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                       0x6
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                       0x7
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_SHFT                                                            0x0
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                     0x0
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                       0x1
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                     0x2
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                       0x3
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                     0x4
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                       0x5
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                     0x6
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                       0x7
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                     0x8
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                       0x9
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                     0xa
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                       0xb
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                     0xc
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                       0xd
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                     0xe
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                       0xf
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                    0x10
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                      0x11
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                    0x12
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                     0x13
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                   0x14
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                     0x15
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                   0x16
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                     0x17
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                   0x18
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                     0x19
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                   0x1a
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                     0x1b
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                   0x1c
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                     0x1d
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                   0x1e
#define HWIO_GCC_SDCC2_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                     0x1f

#define HWIO_GCC_SDCC2_APPS_M_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000518)
#define HWIO_GCC_SDCC2_APPS_M_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000518)
#define HWIO_GCC_SDCC2_APPS_M_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000518)
#define HWIO_GCC_SDCC2_APPS_M_RMSK                                                                          0xff
#define HWIO_GCC_SDCC2_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_M_ADDR, HWIO_GCC_SDCC2_APPS_M_RMSK)
#define HWIO_GCC_SDCC2_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_M_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_M_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_M_ADDR,m,v,HWIO_GCC_SDCC2_APPS_M_IN)
#define HWIO_GCC_SDCC2_APPS_M_M_BMSK                                                                        0xff
#define HWIO_GCC_SDCC2_APPS_M_M_SHFT                                                                         0x0

#define HWIO_GCC_SDCC2_APPS_N_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000051c)
#define HWIO_GCC_SDCC2_APPS_N_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000051c)
#define HWIO_GCC_SDCC2_APPS_N_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000051c)
#define HWIO_GCC_SDCC2_APPS_N_RMSK                                                                          0xff
#define HWIO_GCC_SDCC2_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_N_ADDR, HWIO_GCC_SDCC2_APPS_N_RMSK)
#define HWIO_GCC_SDCC2_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_N_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_N_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_N_ADDR,m,v,HWIO_GCC_SDCC2_APPS_N_IN)
#define HWIO_GCC_SDCC2_APPS_N_N_BMSK                                                                        0xff
#define HWIO_GCC_SDCC2_APPS_N_N_SHFT                                                                         0x0

#define HWIO_GCC_SDCC2_APPS_D_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000520)
#define HWIO_GCC_SDCC2_APPS_D_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000520)
#define HWIO_GCC_SDCC2_APPS_D_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000520)
#define HWIO_GCC_SDCC2_APPS_D_RMSK                                                                          0xff
#define HWIO_GCC_SDCC2_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_D_ADDR, HWIO_GCC_SDCC2_APPS_D_RMSK)
#define HWIO_GCC_SDCC2_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_D_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_D_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_D_ADDR,m,v,HWIO_GCC_SDCC2_APPS_D_IN)
#define HWIO_GCC_SDCC2_APPS_D_D_BMSK                                                                        0xff
#define HWIO_GCC_SDCC2_APPS_D_D_SHFT                                                                         0x0

#define HWIO_GCC_SDCC2_APPS_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000504)
#define HWIO_GCC_SDCC2_APPS_CBCR_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000504)
#define HWIO_GCC_SDCC2_APPS_CBCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000504)
#define HWIO_GCC_SDCC2_APPS_CBCR_RMSK                                                                 0x80007ff1
#define HWIO_GCC_SDCC2_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CBCR_ADDR, HWIO_GCC_SDCC2_APPS_CBCR_RMSK)
#define HWIO_GCC_SDCC2_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_APPS_CBCR_ADDR, m)
#define HWIO_GCC_SDCC2_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_APPS_CBCR_ADDR,v)
#define HWIO_GCC_SDCC2_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_APPS_CBCR_ADDR,m,v,HWIO_GCC_SDCC2_APPS_CBCR_IN)
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_CORE_ON_BMSK                                                   0x4000
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_CORE_ON_SHFT                                                      0xe
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                         0x1
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                 0x2000
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                    0xd
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                       0x1
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                0x1000
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                   0xc
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_SDCC2_APPS_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                      0x1
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_BMSK                                                               0xf00
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_SHFT                                                                 0x8
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK0_FVAL                                                          0x0
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK1_FVAL                                                          0x1
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK2_FVAL                                                          0x2
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK3_FVAL                                                          0x3
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK4_FVAL                                                          0x4
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK5_FVAL                                                          0x5
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK6_FVAL                                                          0x6
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK7_FVAL                                                          0x7
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK8_FVAL                                                          0x8
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK9_FVAL                                                          0x9
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK10_FVAL                                                         0xa
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK11_FVAL                                                         0xb
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK12_FVAL                                                         0xc
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK13_FVAL                                                         0xd
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK14_FVAL                                                         0xe
#define HWIO_GCC_SDCC2_APPS_CBCR_WAKEUP_CLOCK15_FVAL                                                         0xf
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_BMSK                                                                 0xf0
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_SHFT                                                                  0x4
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK0_FVAL                                                           0x0
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK1_FVAL                                                           0x1
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK2_FVAL                                                           0x2
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK3_FVAL                                                           0x3
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK4_FVAL                                                           0x4
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK5_FVAL                                                           0x5
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK6_FVAL                                                           0x6
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK7_FVAL                                                           0x7
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK8_FVAL                                                           0x8
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK9_FVAL                                                           0x9
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK10_FVAL                                                          0xa
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK11_FVAL                                                          0xb
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK12_FVAL                                                          0xc
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK13_FVAL                                                          0xd
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK14_FVAL                                                          0xe
#define HWIO_GCC_SDCC2_APPS_CBCR_SLEEP_CLOCK15_FVAL                                                          0xf
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_ENABLE_SHFT                                                             0x0
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_SDCC2_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_SDCC2_AHB_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000508)
#define HWIO_GCC_SDCC2_AHB_CBCR_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000508)
#define HWIO_GCC_SDCC2_AHB_CBCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000508)
#define HWIO_GCC_SDCC2_AHB_CBCR_RMSK                                                                  0x8000fff1
#define HWIO_GCC_SDCC2_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_AHB_CBCR_ADDR, HWIO_GCC_SDCC2_AHB_CBCR_RMSK)
#define HWIO_GCC_SDCC2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SDCC2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SDCC2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_AHB_CBCR_ADDR,m,v,HWIO_GCC_SDCC2_AHB_CBCR_IN)
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_SDCC2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                 0x8000
#define HWIO_GCC_SDCC2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                    0xf
#define HWIO_GCC_SDCC2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                            0x0
#define HWIO_GCC_SDCC2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                             0x1
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                    0x4000
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                       0xe
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                         0x0
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                          0x1
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                  0x2000
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                     0xd
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                       0x0
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                        0x1
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                 0x1000
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                    0xc
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_SDCC2_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                       0x1
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_BMSK                                                                0xf00
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_SHFT                                                                  0x8
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                           0x0
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                           0x1
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                           0x2
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                           0x3
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                           0x4
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                           0x5
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                           0x6
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                           0x7
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                           0x8
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                           0x9
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                          0xa
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                          0xb
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                          0xc
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                          0xd
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                          0xe
#define HWIO_GCC_SDCC2_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                          0xf
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_BMSK                                                                  0xf0
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_SHFT                                                                   0x4
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                            0x0
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                            0x1
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                            0x2
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                            0x3
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                            0x4
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                            0x5
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                            0x6
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                            0x7
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                            0x8
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                            0x9
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                           0xa
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                           0xb
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                           0xc
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                           0xd
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                           0xe
#define HWIO_GCC_SDCC2_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                           0xf
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_ENABLE_SHFT                                                              0x0
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_SDCC2_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000050c)
#define HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000050c)
#define HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000050c)
#define HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_RMSK                                                    0x80000001
#define HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_ADDR, HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_RMSK)
#define HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_ADDR, m)
#define HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_ADDR,v)
#define HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_ADDR,m,v,HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_IN)
#define HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_SHFT                                                0x0
#define HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_SDCC2_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_ENABLE_FVAL                                         0x1

#define HWIO_GCC_SDCC3_BCR_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000540)
#define HWIO_GCC_SDCC3_BCR_PHYS                                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000540)
#define HWIO_GCC_SDCC3_BCR_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000540)
#define HWIO_GCC_SDCC3_BCR_RMSK                                                                              0x1
#define HWIO_GCC_SDCC3_BCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC3_BCR_ADDR, HWIO_GCC_SDCC3_BCR_RMSK)
#define HWIO_GCC_SDCC3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC3_BCR_ADDR, m)
#define HWIO_GCC_SDCC3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC3_BCR_ADDR,v)
#define HWIO_GCC_SDCC3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC3_BCR_ADDR,m,v,HWIO_GCC_SDCC3_BCR_IN)
#define HWIO_GCC_SDCC3_BCR_BLK_ARES_BMSK                                                                     0x1
#define HWIO_GCC_SDCC3_BCR_BLK_ARES_SHFT                                                                     0x0
#define HWIO_GCC_SDCC3_BCR_BLK_ARES_DISABLE_FVAL                                                             0x0
#define HWIO_GCC_SDCC3_BCR_BLK_ARES_ENABLE_FVAL                                                              0x1

#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000550)
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000550)
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000550)
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_RMSK                                                             0x800000f3
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC3_APPS_CMD_RCGR_ADDR, HWIO_GCC_SDCC3_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC3_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC3_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC3_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_SDCC3_APPS_CMD_RCGR_IN)
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_DIRTY_D_BMSK                                                           0x80
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_DIRTY_D_SHFT                                                            0x7
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_DIRTY_M_BMSK                                                           0x40
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_DIRTY_M_SHFT                                                            0x6
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_DIRTY_N_BMSK                                                           0x20
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_DIRTY_N_SHFT                                                            0x5
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                     0x1
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_UPDATE_SHFT                                                             0x0
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_SDCC3_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000554)
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000554)
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000554)
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_RMSK                                                                 0x371f
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC3_APPS_CFG_RCGR_ADDR, HWIO_GCC_SDCC3_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC3_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC3_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC3_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_SDCC3_APPS_CFG_RCGR_IN)
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_MODE_BMSK                                                            0x3000
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_MODE_SHFT                                                               0xc
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                                   0x0
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                                     0x1
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                                       0x2
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                                        0x3
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                       0x0
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                       0x1
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                       0x2
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                       0x3
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                       0x4
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                       0x5
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                       0x6
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                       0x7
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_SHFT                                                            0x0
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                     0x0
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                       0x1
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                     0x2
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                       0x3
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                     0x4
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                       0x5
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                     0x6
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                       0x7
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                     0x8
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                       0x9
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                     0xa
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                       0xb
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                     0xc
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                       0xd
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                     0xe
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                       0xf
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                    0x10
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                      0x11
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                    0x12
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                     0x13
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                   0x14
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                     0x15
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                   0x16
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                     0x17
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                   0x18
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                     0x19
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                   0x1a
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                     0x1b
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                   0x1c
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                     0x1d
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                   0x1e
#define HWIO_GCC_SDCC3_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                     0x1f

#define HWIO_GCC_SDCC3_APPS_M_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000558)
#define HWIO_GCC_SDCC3_APPS_M_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000558)
#define HWIO_GCC_SDCC3_APPS_M_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000558)
#define HWIO_GCC_SDCC3_APPS_M_RMSK                                                                          0xff
#define HWIO_GCC_SDCC3_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_SDCC3_APPS_M_ADDR, HWIO_GCC_SDCC3_APPS_M_RMSK)
#define HWIO_GCC_SDCC3_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC3_APPS_M_ADDR, m)
#define HWIO_GCC_SDCC3_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_SDCC3_APPS_M_ADDR,v)
#define HWIO_GCC_SDCC3_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC3_APPS_M_ADDR,m,v,HWIO_GCC_SDCC3_APPS_M_IN)
#define HWIO_GCC_SDCC3_APPS_M_M_BMSK                                                                        0xff
#define HWIO_GCC_SDCC3_APPS_M_M_SHFT                                                                         0x0

#define HWIO_GCC_SDCC3_APPS_N_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000055c)
#define HWIO_GCC_SDCC3_APPS_N_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000055c)
#define HWIO_GCC_SDCC3_APPS_N_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000055c)
#define HWIO_GCC_SDCC3_APPS_N_RMSK                                                                          0xff
#define HWIO_GCC_SDCC3_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_SDCC3_APPS_N_ADDR, HWIO_GCC_SDCC3_APPS_N_RMSK)
#define HWIO_GCC_SDCC3_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC3_APPS_N_ADDR, m)
#define HWIO_GCC_SDCC3_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_SDCC3_APPS_N_ADDR,v)
#define HWIO_GCC_SDCC3_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC3_APPS_N_ADDR,m,v,HWIO_GCC_SDCC3_APPS_N_IN)
#define HWIO_GCC_SDCC3_APPS_N_N_BMSK                                                                        0xff
#define HWIO_GCC_SDCC3_APPS_N_N_SHFT                                                                         0x0

#define HWIO_GCC_SDCC3_APPS_D_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000560)
#define HWIO_GCC_SDCC3_APPS_D_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000560)
#define HWIO_GCC_SDCC3_APPS_D_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000560)
#define HWIO_GCC_SDCC3_APPS_D_RMSK                                                                          0xff
#define HWIO_GCC_SDCC3_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_SDCC3_APPS_D_ADDR, HWIO_GCC_SDCC3_APPS_D_RMSK)
#define HWIO_GCC_SDCC3_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC3_APPS_D_ADDR, m)
#define HWIO_GCC_SDCC3_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_SDCC3_APPS_D_ADDR,v)
#define HWIO_GCC_SDCC3_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC3_APPS_D_ADDR,m,v,HWIO_GCC_SDCC3_APPS_D_IN)
#define HWIO_GCC_SDCC3_APPS_D_D_BMSK                                                                        0xff
#define HWIO_GCC_SDCC3_APPS_D_D_SHFT                                                                         0x0

#define HWIO_GCC_SDCC3_APPS_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000544)
#define HWIO_GCC_SDCC3_APPS_CBCR_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000544)
#define HWIO_GCC_SDCC3_APPS_CBCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000544)
#define HWIO_GCC_SDCC3_APPS_CBCR_RMSK                                                                 0x80007ff1
#define HWIO_GCC_SDCC3_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC3_APPS_CBCR_ADDR, HWIO_GCC_SDCC3_APPS_CBCR_RMSK)
#define HWIO_GCC_SDCC3_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC3_APPS_CBCR_ADDR, m)
#define HWIO_GCC_SDCC3_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC3_APPS_CBCR_ADDR,v)
#define HWIO_GCC_SDCC3_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC3_APPS_CBCR_ADDR,m,v,HWIO_GCC_SDCC3_APPS_CBCR_IN)
#define HWIO_GCC_SDCC3_APPS_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_SDCC3_APPS_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_SDCC3_APPS_CBCR_FORCE_MEM_CORE_ON_BMSK                                                   0x4000
#define HWIO_GCC_SDCC3_APPS_CBCR_FORCE_MEM_CORE_ON_SHFT                                                      0xe
#define HWIO_GCC_SDCC3_APPS_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_SDCC3_APPS_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                         0x1
#define HWIO_GCC_SDCC3_APPS_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                 0x2000
#define HWIO_GCC_SDCC3_APPS_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                    0xd
#define HWIO_GCC_SDCC3_APPS_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_SDCC3_APPS_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                       0x1
#define HWIO_GCC_SDCC3_APPS_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                0x1000
#define HWIO_GCC_SDCC3_APPS_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                   0xc
#define HWIO_GCC_SDCC3_APPS_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_SDCC3_APPS_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                      0x1
#define HWIO_GCC_SDCC3_APPS_CBCR_WAKEUP_BMSK                                                               0xf00
#define HWIO_GCC_SDCC3_APPS_CBCR_WAKEUP_SHFT                                                                 0x8
#define HWIO_GCC_SDCC3_APPS_CBCR_WAKEUP_CLOCK0_FVAL                                                          0x0
#define HWIO_GCC_SDCC3_APPS_CBCR_WAKEUP_CLOCK1_FVAL                                                          0x1
#define HWIO_GCC_SDCC3_APPS_CBCR_WAKEUP_CLOCK2_FVAL                                                          0x2
#define HWIO_GCC_SDCC3_APPS_CBCR_WAKEUP_CLOCK3_FVAL                                                          0x3
#define HWIO_GCC_SDCC3_APPS_CBCR_WAKEUP_CLOCK4_FVAL                                                          0x4
#define HWIO_GCC_SDCC3_APPS_CBCR_WAKEUP_CLOCK5_FVAL                                                          0x5
#define HWIO_GCC_SDCC3_APPS_CBCR_WAKEUP_CLOCK6_FVAL                                                          0x6
#define HWIO_GCC_SDCC3_APPS_CBCR_WAKEUP_CLOCK7_FVAL                                                          0x7
#define HWIO_GCC_SDCC3_APPS_CBCR_WAKEUP_CLOCK8_FVAL                                                          0x8
#define HWIO_GCC_SDCC3_APPS_CBCR_WAKEUP_CLOCK9_FVAL                                                          0x9
#define HWIO_GCC_SDCC3_APPS_CBCR_WAKEUP_CLOCK10_FVAL                                                         0xa
#define HWIO_GCC_SDCC3_APPS_CBCR_WAKEUP_CLOCK11_FVAL                                                         0xb
#define HWIO_GCC_SDCC3_APPS_CBCR_WAKEUP_CLOCK12_FVAL                                                         0xc
#define HWIO_GCC_SDCC3_APPS_CBCR_WAKEUP_CLOCK13_FVAL                                                         0xd
#define HWIO_GCC_SDCC3_APPS_CBCR_WAKEUP_CLOCK14_FVAL                                                         0xe
#define HWIO_GCC_SDCC3_APPS_CBCR_WAKEUP_CLOCK15_FVAL                                                         0xf
#define HWIO_GCC_SDCC3_APPS_CBCR_SLEEP_BMSK                                                                 0xf0
#define HWIO_GCC_SDCC3_APPS_CBCR_SLEEP_SHFT                                                                  0x4
#define HWIO_GCC_SDCC3_APPS_CBCR_SLEEP_CLOCK0_FVAL                                                           0x0
#define HWIO_GCC_SDCC3_APPS_CBCR_SLEEP_CLOCK1_FVAL                                                           0x1
#define HWIO_GCC_SDCC3_APPS_CBCR_SLEEP_CLOCK2_FVAL                                                           0x2
#define HWIO_GCC_SDCC3_APPS_CBCR_SLEEP_CLOCK3_FVAL                                                           0x3
#define HWIO_GCC_SDCC3_APPS_CBCR_SLEEP_CLOCK4_FVAL                                                           0x4
#define HWIO_GCC_SDCC3_APPS_CBCR_SLEEP_CLOCK5_FVAL                                                           0x5
#define HWIO_GCC_SDCC3_APPS_CBCR_SLEEP_CLOCK6_FVAL                                                           0x6
#define HWIO_GCC_SDCC3_APPS_CBCR_SLEEP_CLOCK7_FVAL                                                           0x7
#define HWIO_GCC_SDCC3_APPS_CBCR_SLEEP_CLOCK8_FVAL                                                           0x8
#define HWIO_GCC_SDCC3_APPS_CBCR_SLEEP_CLOCK9_FVAL                                                           0x9
#define HWIO_GCC_SDCC3_APPS_CBCR_SLEEP_CLOCK10_FVAL                                                          0xa
#define HWIO_GCC_SDCC3_APPS_CBCR_SLEEP_CLOCK11_FVAL                                                          0xb
#define HWIO_GCC_SDCC3_APPS_CBCR_SLEEP_CLOCK12_FVAL                                                          0xc
#define HWIO_GCC_SDCC3_APPS_CBCR_SLEEP_CLOCK13_FVAL                                                          0xd
#define HWIO_GCC_SDCC3_APPS_CBCR_SLEEP_CLOCK14_FVAL                                                          0xe
#define HWIO_GCC_SDCC3_APPS_CBCR_SLEEP_CLOCK15_FVAL                                                          0xf
#define HWIO_GCC_SDCC3_APPS_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_SDCC3_APPS_CBCR_CLK_ENABLE_SHFT                                                             0x0
#define HWIO_GCC_SDCC3_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_SDCC3_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_SDCC3_AHB_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000548)
#define HWIO_GCC_SDCC3_AHB_CBCR_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000548)
#define HWIO_GCC_SDCC3_AHB_CBCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000548)
#define HWIO_GCC_SDCC3_AHB_CBCR_RMSK                                                                  0x8000fff1
#define HWIO_GCC_SDCC3_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC3_AHB_CBCR_ADDR, HWIO_GCC_SDCC3_AHB_CBCR_RMSK)
#define HWIO_GCC_SDCC3_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC3_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SDCC3_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC3_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SDCC3_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC3_AHB_CBCR_ADDR,m,v,HWIO_GCC_SDCC3_AHB_CBCR_IN)
#define HWIO_GCC_SDCC3_AHB_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_SDCC3_AHB_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_SDCC3_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                 0x8000
#define HWIO_GCC_SDCC3_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                    0xf
#define HWIO_GCC_SDCC3_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                            0x0
#define HWIO_GCC_SDCC3_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                             0x1
#define HWIO_GCC_SDCC3_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                    0x4000
#define HWIO_GCC_SDCC3_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                       0xe
#define HWIO_GCC_SDCC3_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                         0x0
#define HWIO_GCC_SDCC3_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                          0x1
#define HWIO_GCC_SDCC3_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                  0x2000
#define HWIO_GCC_SDCC3_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                     0xd
#define HWIO_GCC_SDCC3_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                       0x0
#define HWIO_GCC_SDCC3_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                        0x1
#define HWIO_GCC_SDCC3_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                 0x1000
#define HWIO_GCC_SDCC3_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                    0xc
#define HWIO_GCC_SDCC3_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_SDCC3_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                       0x1
#define HWIO_GCC_SDCC3_AHB_CBCR_WAKEUP_BMSK                                                                0xf00
#define HWIO_GCC_SDCC3_AHB_CBCR_WAKEUP_SHFT                                                                  0x8
#define HWIO_GCC_SDCC3_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                           0x0
#define HWIO_GCC_SDCC3_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                           0x1
#define HWIO_GCC_SDCC3_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                           0x2
#define HWIO_GCC_SDCC3_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                           0x3
#define HWIO_GCC_SDCC3_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                           0x4
#define HWIO_GCC_SDCC3_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                           0x5
#define HWIO_GCC_SDCC3_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                           0x6
#define HWIO_GCC_SDCC3_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                           0x7
#define HWIO_GCC_SDCC3_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                           0x8
#define HWIO_GCC_SDCC3_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                           0x9
#define HWIO_GCC_SDCC3_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                          0xa
#define HWIO_GCC_SDCC3_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                          0xb
#define HWIO_GCC_SDCC3_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                          0xc
#define HWIO_GCC_SDCC3_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                          0xd
#define HWIO_GCC_SDCC3_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                          0xe
#define HWIO_GCC_SDCC3_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                          0xf
#define HWIO_GCC_SDCC3_AHB_CBCR_SLEEP_BMSK                                                                  0xf0
#define HWIO_GCC_SDCC3_AHB_CBCR_SLEEP_SHFT                                                                   0x4
#define HWIO_GCC_SDCC3_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                            0x0
#define HWIO_GCC_SDCC3_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                            0x1
#define HWIO_GCC_SDCC3_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                            0x2
#define HWIO_GCC_SDCC3_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                            0x3
#define HWIO_GCC_SDCC3_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                            0x4
#define HWIO_GCC_SDCC3_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                            0x5
#define HWIO_GCC_SDCC3_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                            0x6
#define HWIO_GCC_SDCC3_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                            0x7
#define HWIO_GCC_SDCC3_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                            0x8
#define HWIO_GCC_SDCC3_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                            0x9
#define HWIO_GCC_SDCC3_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                           0xa
#define HWIO_GCC_SDCC3_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                           0xb
#define HWIO_GCC_SDCC3_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                           0xc
#define HWIO_GCC_SDCC3_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                           0xd
#define HWIO_GCC_SDCC3_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                           0xe
#define HWIO_GCC_SDCC3_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                           0xf
#define HWIO_GCC_SDCC3_AHB_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_SDCC3_AHB_CBCR_CLK_ENABLE_SHFT                                                              0x0
#define HWIO_GCC_SDCC3_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_SDCC3_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_SDCC3_INACTIVITY_TIMERS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000054c)
#define HWIO_GCC_SDCC3_INACTIVITY_TIMERS_CBCR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000054c)
#define HWIO_GCC_SDCC3_INACTIVITY_TIMERS_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000054c)
#define HWIO_GCC_SDCC3_INACTIVITY_TIMERS_CBCR_RMSK                                                    0x80000001
#define HWIO_GCC_SDCC3_INACTIVITY_TIMERS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC3_INACTIVITY_TIMERS_CBCR_ADDR, HWIO_GCC_SDCC3_INACTIVITY_TIMERS_CBCR_RMSK)
#define HWIO_GCC_SDCC3_INACTIVITY_TIMERS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC3_INACTIVITY_TIMERS_CBCR_ADDR, m)
#define HWIO_GCC_SDCC3_INACTIVITY_TIMERS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC3_INACTIVITY_TIMERS_CBCR_ADDR,v)
#define HWIO_GCC_SDCC3_INACTIVITY_TIMERS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC3_INACTIVITY_TIMERS_CBCR_ADDR,m,v,HWIO_GCC_SDCC3_INACTIVITY_TIMERS_CBCR_IN)
#define HWIO_GCC_SDCC3_INACTIVITY_TIMERS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_SDCC3_INACTIVITY_TIMERS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_SDCC3_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_SDCC3_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_SHFT                                                0x0
#define HWIO_GCC_SDCC3_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_SDCC3_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_ENABLE_FVAL                                         0x1

#define HWIO_GCC_SDCC4_BCR_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000580)
#define HWIO_GCC_SDCC4_BCR_PHYS                                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000580)
#define HWIO_GCC_SDCC4_BCR_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000580)
#define HWIO_GCC_SDCC4_BCR_RMSK                                                                              0x1
#define HWIO_GCC_SDCC4_BCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC4_BCR_ADDR, HWIO_GCC_SDCC4_BCR_RMSK)
#define HWIO_GCC_SDCC4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC4_BCR_ADDR, m)
#define HWIO_GCC_SDCC4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC4_BCR_ADDR,v)
#define HWIO_GCC_SDCC4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC4_BCR_ADDR,m,v,HWIO_GCC_SDCC4_BCR_IN)
#define HWIO_GCC_SDCC4_BCR_BLK_ARES_BMSK                                                                     0x1
#define HWIO_GCC_SDCC4_BCR_BLK_ARES_SHFT                                                                     0x0
#define HWIO_GCC_SDCC4_BCR_BLK_ARES_DISABLE_FVAL                                                             0x0
#define HWIO_GCC_SDCC4_BCR_BLK_ARES_ENABLE_FVAL                                                              0x1

#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000590)
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000590)
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000590)
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_RMSK                                                             0x800000f3
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC4_APPS_CMD_RCGR_ADDR, HWIO_GCC_SDCC4_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC4_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC4_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC4_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_SDCC4_APPS_CMD_RCGR_IN)
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_ROOT_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                          0x1f
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_DIRTY_D_BMSK                                                           0x80
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_DIRTY_D_SHFT                                                            0x7
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_DIRTY_M_BMSK                                                           0x40
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_DIRTY_M_SHFT                                                            0x6
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_DIRTY_N_BMSK                                                           0x20
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_DIRTY_N_SHFT                                                            0x5
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                    0x10
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                     0x4
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_ROOT_EN_BMSK                                                            0x2
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_ROOT_EN_SHFT                                                            0x1
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                     0x1
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_UPDATE_BMSK                                                             0x1
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_UPDATE_SHFT                                                             0x0
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_SDCC4_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000594)
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000594)
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000594)
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_RMSK                                                                 0x371f
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SDCC4_APPS_CFG_RCGR_ADDR, HWIO_GCC_SDCC4_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC4_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC4_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC4_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_SDCC4_APPS_CFG_RCGR_IN)
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_MODE_BMSK                                                            0x3000
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_MODE_SHFT                                                               0xc
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                                   0x0
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                                     0x1
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                                       0x2
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                                        0x3
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_SEL_BMSK                                                          0x700
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_SEL_SHFT                                                            0x8
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                       0x0
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                       0x1
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                       0x2
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                       0x3
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                       0x4
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                       0x5
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                       0x6
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                       0x7
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_DIV_BMSK                                                           0x1f
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_DIV_SHFT                                                            0x0
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                     0x0
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                       0x1
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                     0x2
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                       0x3
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                     0x4
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                       0x5
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                     0x6
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                       0x7
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                     0x8
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                       0x9
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                     0xa
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                       0xb
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                     0xc
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                       0xd
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                     0xe
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                       0xf
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                    0x10
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                      0x11
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                    0x12
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                     0x13
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                   0x14
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                     0x15
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                   0x16
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                     0x17
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                   0x18
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                     0x19
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                   0x1a
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                     0x1b
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                   0x1c
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                     0x1d
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                   0x1e
#define HWIO_GCC_SDCC4_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                     0x1f

#define HWIO_GCC_SDCC4_APPS_M_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000598)
#define HWIO_GCC_SDCC4_APPS_M_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000598)
#define HWIO_GCC_SDCC4_APPS_M_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000598)
#define HWIO_GCC_SDCC4_APPS_M_RMSK                                                                          0xff
#define HWIO_GCC_SDCC4_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_SDCC4_APPS_M_ADDR, HWIO_GCC_SDCC4_APPS_M_RMSK)
#define HWIO_GCC_SDCC4_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC4_APPS_M_ADDR, m)
#define HWIO_GCC_SDCC4_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_SDCC4_APPS_M_ADDR,v)
#define HWIO_GCC_SDCC4_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC4_APPS_M_ADDR,m,v,HWIO_GCC_SDCC4_APPS_M_IN)
#define HWIO_GCC_SDCC4_APPS_M_M_BMSK                                                                        0xff
#define HWIO_GCC_SDCC4_APPS_M_M_SHFT                                                                         0x0

#define HWIO_GCC_SDCC4_APPS_N_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000059c)
#define HWIO_GCC_SDCC4_APPS_N_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000059c)
#define HWIO_GCC_SDCC4_APPS_N_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000059c)
#define HWIO_GCC_SDCC4_APPS_N_RMSK                                                                          0xff
#define HWIO_GCC_SDCC4_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_SDCC4_APPS_N_ADDR, HWIO_GCC_SDCC4_APPS_N_RMSK)
#define HWIO_GCC_SDCC4_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC4_APPS_N_ADDR, m)
#define HWIO_GCC_SDCC4_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_SDCC4_APPS_N_ADDR,v)
#define HWIO_GCC_SDCC4_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC4_APPS_N_ADDR,m,v,HWIO_GCC_SDCC4_APPS_N_IN)
#define HWIO_GCC_SDCC4_APPS_N_N_BMSK                                                                        0xff
#define HWIO_GCC_SDCC4_APPS_N_N_SHFT                                                                         0x0

#define HWIO_GCC_SDCC4_APPS_D_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000005a0)
#define HWIO_GCC_SDCC4_APPS_D_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000005a0)
#define HWIO_GCC_SDCC4_APPS_D_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000005a0)
#define HWIO_GCC_SDCC4_APPS_D_RMSK                                                                          0xff
#define HWIO_GCC_SDCC4_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_SDCC4_APPS_D_ADDR, HWIO_GCC_SDCC4_APPS_D_RMSK)
#define HWIO_GCC_SDCC4_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC4_APPS_D_ADDR, m)
#define HWIO_GCC_SDCC4_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_SDCC4_APPS_D_ADDR,v)
#define HWIO_GCC_SDCC4_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC4_APPS_D_ADDR,m,v,HWIO_GCC_SDCC4_APPS_D_IN)
#define HWIO_GCC_SDCC4_APPS_D_D_BMSK                                                                        0xff
#define HWIO_GCC_SDCC4_APPS_D_D_SHFT                                                                         0x0

#define HWIO_GCC_SDCC4_APPS_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000584)
#define HWIO_GCC_SDCC4_APPS_CBCR_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000584)
#define HWIO_GCC_SDCC4_APPS_CBCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000584)
#define HWIO_GCC_SDCC4_APPS_CBCR_RMSK                                                                 0x80007ff1
#define HWIO_GCC_SDCC4_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC4_APPS_CBCR_ADDR, HWIO_GCC_SDCC4_APPS_CBCR_RMSK)
#define HWIO_GCC_SDCC4_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC4_APPS_CBCR_ADDR, m)
#define HWIO_GCC_SDCC4_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC4_APPS_CBCR_ADDR,v)
#define HWIO_GCC_SDCC4_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC4_APPS_CBCR_ADDR,m,v,HWIO_GCC_SDCC4_APPS_CBCR_IN)
#define HWIO_GCC_SDCC4_APPS_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_SDCC4_APPS_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_SDCC4_APPS_CBCR_FORCE_MEM_CORE_ON_BMSK                                                   0x4000
#define HWIO_GCC_SDCC4_APPS_CBCR_FORCE_MEM_CORE_ON_SHFT                                                      0xe
#define HWIO_GCC_SDCC4_APPS_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_SDCC4_APPS_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                         0x1
#define HWIO_GCC_SDCC4_APPS_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                 0x2000
#define HWIO_GCC_SDCC4_APPS_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                    0xd
#define HWIO_GCC_SDCC4_APPS_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_SDCC4_APPS_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                       0x1
#define HWIO_GCC_SDCC4_APPS_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                0x1000
#define HWIO_GCC_SDCC4_APPS_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                   0xc
#define HWIO_GCC_SDCC4_APPS_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_SDCC4_APPS_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                      0x1
#define HWIO_GCC_SDCC4_APPS_CBCR_WAKEUP_BMSK                                                               0xf00
#define HWIO_GCC_SDCC4_APPS_CBCR_WAKEUP_SHFT                                                                 0x8
#define HWIO_GCC_SDCC4_APPS_CBCR_WAKEUP_CLOCK0_FVAL                                                          0x0
#define HWIO_GCC_SDCC4_APPS_CBCR_WAKEUP_CLOCK1_FVAL                                                          0x1
#define HWIO_GCC_SDCC4_APPS_CBCR_WAKEUP_CLOCK2_FVAL                                                          0x2
#define HWIO_GCC_SDCC4_APPS_CBCR_WAKEUP_CLOCK3_FVAL                                                          0x3
#define HWIO_GCC_SDCC4_APPS_CBCR_WAKEUP_CLOCK4_FVAL                                                          0x4
#define HWIO_GCC_SDCC4_APPS_CBCR_WAKEUP_CLOCK5_FVAL                                                          0x5
#define HWIO_GCC_SDCC4_APPS_CBCR_WAKEUP_CLOCK6_FVAL                                                          0x6
#define HWIO_GCC_SDCC4_APPS_CBCR_WAKEUP_CLOCK7_FVAL                                                          0x7
#define HWIO_GCC_SDCC4_APPS_CBCR_WAKEUP_CLOCK8_FVAL                                                          0x8
#define HWIO_GCC_SDCC4_APPS_CBCR_WAKEUP_CLOCK9_FVAL                                                          0x9
#define HWIO_GCC_SDCC4_APPS_CBCR_WAKEUP_CLOCK10_FVAL                                                         0xa
#define HWIO_GCC_SDCC4_APPS_CBCR_WAKEUP_CLOCK11_FVAL                                                         0xb
#define HWIO_GCC_SDCC4_APPS_CBCR_WAKEUP_CLOCK12_FVAL                                                         0xc
#define HWIO_GCC_SDCC4_APPS_CBCR_WAKEUP_CLOCK13_FVAL                                                         0xd
#define HWIO_GCC_SDCC4_APPS_CBCR_WAKEUP_CLOCK14_FVAL                                                         0xe
#define HWIO_GCC_SDCC4_APPS_CBCR_WAKEUP_CLOCK15_FVAL                                                         0xf
#define HWIO_GCC_SDCC4_APPS_CBCR_SLEEP_BMSK                                                                 0xf0
#define HWIO_GCC_SDCC4_APPS_CBCR_SLEEP_SHFT                                                                  0x4
#define HWIO_GCC_SDCC4_APPS_CBCR_SLEEP_CLOCK0_FVAL                                                           0x0
#define HWIO_GCC_SDCC4_APPS_CBCR_SLEEP_CLOCK1_FVAL                                                           0x1
#define HWIO_GCC_SDCC4_APPS_CBCR_SLEEP_CLOCK2_FVAL                                                           0x2
#define HWIO_GCC_SDCC4_APPS_CBCR_SLEEP_CLOCK3_FVAL                                                           0x3
#define HWIO_GCC_SDCC4_APPS_CBCR_SLEEP_CLOCK4_FVAL                                                           0x4
#define HWIO_GCC_SDCC4_APPS_CBCR_SLEEP_CLOCK5_FVAL                                                           0x5
#define HWIO_GCC_SDCC4_APPS_CBCR_SLEEP_CLOCK6_FVAL                                                           0x6
#define HWIO_GCC_SDCC4_APPS_CBCR_SLEEP_CLOCK7_FVAL                                                           0x7
#define HWIO_GCC_SDCC4_APPS_CBCR_SLEEP_CLOCK8_FVAL                                                           0x8
#define HWIO_GCC_SDCC4_APPS_CBCR_SLEEP_CLOCK9_FVAL                                                           0x9
#define HWIO_GCC_SDCC4_APPS_CBCR_SLEEP_CLOCK10_FVAL                                                          0xa
#define HWIO_GCC_SDCC4_APPS_CBCR_SLEEP_CLOCK11_FVAL                                                          0xb
#define HWIO_GCC_SDCC4_APPS_CBCR_SLEEP_CLOCK12_FVAL                                                          0xc
#define HWIO_GCC_SDCC4_APPS_CBCR_SLEEP_CLOCK13_FVAL                                                          0xd
#define HWIO_GCC_SDCC4_APPS_CBCR_SLEEP_CLOCK14_FVAL                                                          0xe
#define HWIO_GCC_SDCC4_APPS_CBCR_SLEEP_CLOCK15_FVAL                                                          0xf
#define HWIO_GCC_SDCC4_APPS_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_SDCC4_APPS_CBCR_CLK_ENABLE_SHFT                                                             0x0
#define HWIO_GCC_SDCC4_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_SDCC4_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_SDCC4_AHB_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000588)
#define HWIO_GCC_SDCC4_AHB_CBCR_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000588)
#define HWIO_GCC_SDCC4_AHB_CBCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000588)
#define HWIO_GCC_SDCC4_AHB_CBCR_RMSK                                                                  0x8000fff1
#define HWIO_GCC_SDCC4_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC4_AHB_CBCR_ADDR, HWIO_GCC_SDCC4_AHB_CBCR_RMSK)
#define HWIO_GCC_SDCC4_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC4_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SDCC4_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC4_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SDCC4_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC4_AHB_CBCR_ADDR,m,v,HWIO_GCC_SDCC4_AHB_CBCR_IN)
#define HWIO_GCC_SDCC4_AHB_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_SDCC4_AHB_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_SDCC4_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                 0x8000
#define HWIO_GCC_SDCC4_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                    0xf
#define HWIO_GCC_SDCC4_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                            0x0
#define HWIO_GCC_SDCC4_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                             0x1
#define HWIO_GCC_SDCC4_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                    0x4000
#define HWIO_GCC_SDCC4_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                       0xe
#define HWIO_GCC_SDCC4_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                         0x0
#define HWIO_GCC_SDCC4_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                          0x1
#define HWIO_GCC_SDCC4_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                  0x2000
#define HWIO_GCC_SDCC4_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                     0xd
#define HWIO_GCC_SDCC4_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                       0x0
#define HWIO_GCC_SDCC4_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                        0x1
#define HWIO_GCC_SDCC4_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                 0x1000
#define HWIO_GCC_SDCC4_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                    0xc
#define HWIO_GCC_SDCC4_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_SDCC4_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                       0x1
#define HWIO_GCC_SDCC4_AHB_CBCR_WAKEUP_BMSK                                                                0xf00
#define HWIO_GCC_SDCC4_AHB_CBCR_WAKEUP_SHFT                                                                  0x8
#define HWIO_GCC_SDCC4_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                           0x0
#define HWIO_GCC_SDCC4_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                           0x1
#define HWIO_GCC_SDCC4_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                           0x2
#define HWIO_GCC_SDCC4_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                           0x3
#define HWIO_GCC_SDCC4_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                           0x4
#define HWIO_GCC_SDCC4_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                           0x5
#define HWIO_GCC_SDCC4_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                           0x6
#define HWIO_GCC_SDCC4_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                           0x7
#define HWIO_GCC_SDCC4_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                           0x8
#define HWIO_GCC_SDCC4_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                           0x9
#define HWIO_GCC_SDCC4_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                          0xa
#define HWIO_GCC_SDCC4_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                          0xb
#define HWIO_GCC_SDCC4_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                          0xc
#define HWIO_GCC_SDCC4_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                          0xd
#define HWIO_GCC_SDCC4_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                          0xe
#define HWIO_GCC_SDCC4_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                          0xf
#define HWIO_GCC_SDCC4_AHB_CBCR_SLEEP_BMSK                                                                  0xf0
#define HWIO_GCC_SDCC4_AHB_CBCR_SLEEP_SHFT                                                                   0x4
#define HWIO_GCC_SDCC4_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                            0x0
#define HWIO_GCC_SDCC4_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                            0x1
#define HWIO_GCC_SDCC4_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                            0x2
#define HWIO_GCC_SDCC4_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                            0x3
#define HWIO_GCC_SDCC4_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                            0x4
#define HWIO_GCC_SDCC4_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                            0x5
#define HWIO_GCC_SDCC4_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                            0x6
#define HWIO_GCC_SDCC4_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                            0x7
#define HWIO_GCC_SDCC4_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                            0x8
#define HWIO_GCC_SDCC4_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                            0x9
#define HWIO_GCC_SDCC4_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                           0xa
#define HWIO_GCC_SDCC4_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                           0xb
#define HWIO_GCC_SDCC4_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                           0xc
#define HWIO_GCC_SDCC4_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                           0xd
#define HWIO_GCC_SDCC4_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                           0xe
#define HWIO_GCC_SDCC4_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                           0xf
#define HWIO_GCC_SDCC4_AHB_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_SDCC4_AHB_CBCR_CLK_ENABLE_SHFT                                                              0x0
#define HWIO_GCC_SDCC4_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_SDCC4_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_SDCC4_INACTIVITY_TIMERS_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000058c)
#define HWIO_GCC_SDCC4_INACTIVITY_TIMERS_CBCR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000058c)
#define HWIO_GCC_SDCC4_INACTIVITY_TIMERS_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000058c)
#define HWIO_GCC_SDCC4_INACTIVITY_TIMERS_CBCR_RMSK                                                    0x80000001
#define HWIO_GCC_SDCC4_INACTIVITY_TIMERS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SDCC4_INACTIVITY_TIMERS_CBCR_ADDR, HWIO_GCC_SDCC4_INACTIVITY_TIMERS_CBCR_RMSK)
#define HWIO_GCC_SDCC4_INACTIVITY_TIMERS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SDCC4_INACTIVITY_TIMERS_CBCR_ADDR, m)
#define HWIO_GCC_SDCC4_INACTIVITY_TIMERS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SDCC4_INACTIVITY_TIMERS_CBCR_ADDR,v)
#define HWIO_GCC_SDCC4_INACTIVITY_TIMERS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SDCC4_INACTIVITY_TIMERS_CBCR_ADDR,m,v,HWIO_GCC_SDCC4_INACTIVITY_TIMERS_CBCR_IN)
#define HWIO_GCC_SDCC4_INACTIVITY_TIMERS_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_SDCC4_INACTIVITY_TIMERS_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_SDCC4_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_SDCC4_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_SHFT                                                0x0
#define HWIO_GCC_SDCC4_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_SDCC4_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_ENABLE_FVAL                                         0x1

#define HWIO_GCC_BLSP1_BCR_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x000005c0)
#define HWIO_GCC_BLSP1_BCR_PHYS                                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000005c0)
#define HWIO_GCC_BLSP1_BCR_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000005c0)
#define HWIO_GCC_BLSP1_BCR_RMSK                                                                              0x1
#define HWIO_GCC_BLSP1_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_BCR_ADDR, HWIO_GCC_BLSP1_BCR_RMSK)
#define HWIO_GCC_BLSP1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_BCR_ADDR,m,v,HWIO_GCC_BLSP1_BCR_IN)
#define HWIO_GCC_BLSP1_BCR_BLK_ARES_BMSK                                                                     0x1
#define HWIO_GCC_BLSP1_BCR_BLK_ARES_SHFT                                                                     0x0
#define HWIO_GCC_BLSP1_BCR_BLK_ARES_DISABLE_FVAL                                                             0x0
#define HWIO_GCC_BLSP1_BCR_BLK_ARES_ENABLE_FVAL                                                              0x1

#define HWIO_GCC_BLSP1_SLEEP_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x000005c8)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000005c8)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000005c8)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_RMSK                                                                0x80000000
#define HWIO_GCC_BLSP1_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_SLEEP_CBCR_ADDR, HWIO_GCC_BLSP1_SLEEP_CBCR_RMSK)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_SLEEP_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_BLSP1_SLEEP_CBCR_CLK_OFF_SHFT                                                              0x1f

#define HWIO_GCC_BLSP1_AHB_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x000005c4)
#define HWIO_GCC_BLSP1_AHB_CBCR_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000005c4)
#define HWIO_GCC_BLSP1_AHB_CBCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000005c4)
#define HWIO_GCC_BLSP1_AHB_CBCR_RMSK                                                                  0x8000fff0
#define HWIO_GCC_BLSP1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_AHB_CBCR_ADDR, HWIO_GCC_BLSP1_AHB_CBCR_RMSK)
#define HWIO_GCC_BLSP1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_AHB_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_AHB_CBCR_IN)
#define HWIO_GCC_BLSP1_AHB_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_BLSP1_AHB_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                 0x8000
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                    0xf
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                             0x1
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                    0x4000
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                       0xe
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                         0x0
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                          0x1
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                  0x2000
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                     0xd
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                       0x0
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                        0x1
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                 0x1000
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                    0xc
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP1_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                       0x1
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_BMSK                                                                0xf00
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_SHFT                                                                  0x8
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                           0x0
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                           0x1
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                           0x2
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                           0x3
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                           0x4
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                           0x5
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                           0x6
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                           0x7
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                           0x8
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                           0x9
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                          0xa
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                          0xb
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                          0xc
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                          0xd
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                          0xe
#define HWIO_GCC_BLSP1_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                          0xf
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_BMSK                                                                  0xf0
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_SHFT                                                                   0x4
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                            0x0
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                            0x1
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                            0x2
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                            0x3
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                            0x4
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                            0x5
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                            0x6
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                            0x7
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                            0x8
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                            0x9
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                           0xa
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                           0xb
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                           0xc
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                           0xd
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                           0xe
#define HWIO_GCC_BLSP1_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                           0xf

#define HWIO_GCC_BLSP1_QUP1_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000640)
#define HWIO_GCC_BLSP1_QUP1_BCR_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000640)
#define HWIO_GCC_BLSP1_QUP1_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000640)
#define HWIO_GCC_BLSP1_QUP1_BCR_RMSK                                                                         0x1
#define HWIO_GCC_BLSP1_QUP1_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_BCR_ADDR, HWIO_GCC_BLSP1_QUP1_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_BCR_IN)
#define HWIO_GCC_BLSP1_QUP1_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_BLSP1_QUP1_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_BLSP1_QUP1_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_BLSP1_QUP1_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000644)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000644)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000644)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000648)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000648)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000648)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP1_QUP1_I2C_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000064c)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000064c)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000064c)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_RMSK                                                    0x800000f3
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                                  0x80
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                                   0x7
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                                  0x40
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                                   0x6
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                                  0x20
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                                   0x5
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                           0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                            0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000650)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000650)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000650)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_RMSK                                                        0x371f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_BMSK                                                   0x3000
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_SHFT                                                      0xc
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                          0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                            0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                              0x2
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                               0x3
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                              0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                              0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                              0x2
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                              0x3
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                              0x4
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                              0x5
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                              0x6
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                              0x7
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                            0x0
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                              0x1
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                            0x2
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                              0x3
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                            0x4
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                              0x5
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                            0x6
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                              0x7
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                            0x8
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                              0x9
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                            0xa
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                              0xb
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                            0xc
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                              0xd
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                            0xe
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                              0xf
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                           0x10
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                             0x11
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                           0x12
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                            0x13
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                          0x14
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                            0x15
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                          0x16
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                            0x17
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                          0x18
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                            0x19
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                          0x1a
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                            0x1b
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                          0x1c
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                            0x1d
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                          0x1e
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                            0x1f

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000654)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000654)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000654)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_M_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_M_M_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000658)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000658)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000658)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_N_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_N_N_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000065c)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000065c)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000065c)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_D_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP1_SPI_APPS_D_D_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_UART1_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000680)
#define HWIO_GCC_BLSP1_UART1_BCR_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000680)
#define HWIO_GCC_BLSP1_UART1_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000680)
#define HWIO_GCC_BLSP1_UART1_BCR_RMSK                                                                        0x1
#define HWIO_GCC_BLSP1_UART1_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_BCR_ADDR, HWIO_GCC_BLSP1_UART1_BCR_RMSK)
#define HWIO_GCC_BLSP1_UART1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_BCR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_BCR_IN)
#define HWIO_GCC_BLSP1_UART1_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_BLSP1_UART1_BCR_BLK_ARES_SHFT                                                               0x0
#define HWIO_GCC_BLSP1_UART1_BCR_BLK_ARES_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_BLSP1_UART1_BCR_BLK_ARES_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000684)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000684)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000684)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_UART1_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000688)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000688)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000688)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR, HWIO_GCC_BLSP1_UART1_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_SIM_CBCR_IN)
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_BLSP1_UART1_SIM_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000068c)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000068c)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000068c)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                              0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                               0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_UPDATE_SHFT                                                       0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000690)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000690)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000690)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                             0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                               0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                                 0x2
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                                  0x3
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                 0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                 0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                 0x2
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                 0x3
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                 0x4
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                 0x5
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                 0x6
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                 0x7
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_SHFT                                                      0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                               0x0
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                 0x1
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                               0x2
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                 0x3
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                               0x4
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                 0x5
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                               0x6
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                 0x7
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                               0x8
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                 0x9
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                               0xa
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                 0xb
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                               0xc
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                 0xd
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                               0xe
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                 0xf
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                              0x10
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                0x11
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                              0x12
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                               0x13
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                             0x14
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                               0x15
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                             0x16
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                               0x17
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                             0x18
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                               0x19
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                             0x1a
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                               0x1b
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                             0x1c
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                               0x1d
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                             0x1e
#define HWIO_GCC_BLSP1_UART1_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                               0x1f

#define HWIO_GCC_BLSP1_UART1_APPS_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000694)
#define HWIO_GCC_BLSP1_UART1_APPS_M_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000694)
#define HWIO_GCC_BLSP1_UART1_APPS_M_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000694)
#define HWIO_GCC_BLSP1_UART1_APPS_M_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR, HWIO_GCC_BLSP1_UART1_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_M_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_M_M_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_M_M_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_UART1_APPS_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000698)
#define HWIO_GCC_BLSP1_UART1_APPS_N_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000698)
#define HWIO_GCC_BLSP1_UART1_APPS_N_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000698)
#define HWIO_GCC_BLSP1_UART1_APPS_N_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR, HWIO_GCC_BLSP1_UART1_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_N_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_N_N_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_N_N_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_UART1_APPS_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000069c)
#define HWIO_GCC_BLSP1_UART1_APPS_D_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000069c)
#define HWIO_GCC_BLSP1_UART1_APPS_D_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000069c)
#define HWIO_GCC_BLSP1_UART1_APPS_D_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR, HWIO_GCC_BLSP1_UART1_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_UART1_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_UART1_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_UART1_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART1_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_UART1_APPS_D_IN)
#define HWIO_GCC_BLSP1_UART1_APPS_D_D_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART1_APPS_D_D_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_QUP2_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x000006c0)
#define HWIO_GCC_BLSP1_QUP2_BCR_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000006c0)
#define HWIO_GCC_BLSP1_QUP2_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000006c0)
#define HWIO_GCC_BLSP1_QUP2_BCR_RMSK                                                                         0x1
#define HWIO_GCC_BLSP1_QUP2_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_BCR_ADDR, HWIO_GCC_BLSP1_QUP2_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_BCR_IN)
#define HWIO_GCC_BLSP1_QUP2_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_BLSP1_QUP2_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_BLSP1_QUP2_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_BLSP1_QUP2_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x000006c4)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000006c4)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000006c4)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x000006c8)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000006c8)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000006c8)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP1_QUP2_I2C_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000006cc)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000006cc)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000006cc)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_RMSK                                                    0x800000f3
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                                  0x80
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                                   0x7
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                                  0x40
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                                   0x6
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                                  0x20
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                                   0x5
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                           0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                            0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000006d0)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000006d0)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000006d0)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_RMSK                                                        0x371f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_BMSK                                                   0x3000
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_SHFT                                                      0xc
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                          0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                            0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                              0x2
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                               0x3
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                              0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                              0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                              0x2
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                              0x3
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                              0x4
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                              0x5
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                              0x6
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                              0x7
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                            0x0
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                              0x1
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                            0x2
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                              0x3
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                            0x4
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                              0x5
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                            0x6
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                              0x7
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                            0x8
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                              0x9
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                            0xa
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                              0xb
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                            0xc
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                              0xd
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                            0xe
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                              0xf
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                           0x10
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                             0x11
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                           0x12
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                            0x13
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                          0x14
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                            0x15
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                          0x16
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                            0x17
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                          0x18
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                            0x19
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                          0x1a
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                            0x1b
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                          0x1c
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                            0x1d
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                          0x1e
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                            0x1f

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000006d4)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000006d4)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000006d4)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_M_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_M_M_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000006d8)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000006d8)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000006d8)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_N_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_N_N_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000006dc)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000006dc)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000006dc)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_D_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP2_SPI_APPS_D_D_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_UART2_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000700)
#define HWIO_GCC_BLSP1_UART2_BCR_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000700)
#define HWIO_GCC_BLSP1_UART2_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000700)
#define HWIO_GCC_BLSP1_UART2_BCR_RMSK                                                                        0x1
#define HWIO_GCC_BLSP1_UART2_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_BCR_ADDR, HWIO_GCC_BLSP1_UART2_BCR_RMSK)
#define HWIO_GCC_BLSP1_UART2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_BCR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_BCR_IN)
#define HWIO_GCC_BLSP1_UART2_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_BLSP1_UART2_BCR_BLK_ARES_SHFT                                                               0x0
#define HWIO_GCC_BLSP1_UART2_BCR_BLK_ARES_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_BLSP1_UART2_BCR_BLK_ARES_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000704)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000704)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000704)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_UART2_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000708)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000708)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000708)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR, HWIO_GCC_BLSP1_UART2_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_SIM_CBCR_IN)
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_BLSP1_UART2_SIM_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000070c)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000070c)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000070c)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                              0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                               0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_UPDATE_SHFT                                                       0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000710)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000710)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000710)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                             0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                               0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                                 0x2
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                                  0x3
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                 0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                 0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                 0x2
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                 0x3
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                 0x4
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                 0x5
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                 0x6
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                 0x7
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_SHFT                                                      0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                               0x0
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                 0x1
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                               0x2
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                 0x3
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                               0x4
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                 0x5
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                               0x6
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                 0x7
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                               0x8
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                 0x9
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                               0xa
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                 0xb
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                               0xc
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                 0xd
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                               0xe
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                 0xf
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                              0x10
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                0x11
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                              0x12
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                               0x13
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                             0x14
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                               0x15
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                             0x16
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                               0x17
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                             0x18
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                               0x19
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                             0x1a
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                               0x1b
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                             0x1c
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                               0x1d
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                             0x1e
#define HWIO_GCC_BLSP1_UART2_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                               0x1f

#define HWIO_GCC_BLSP1_UART2_APPS_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000714)
#define HWIO_GCC_BLSP1_UART2_APPS_M_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000714)
#define HWIO_GCC_BLSP1_UART2_APPS_M_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000714)
#define HWIO_GCC_BLSP1_UART2_APPS_M_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR, HWIO_GCC_BLSP1_UART2_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_M_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_M_M_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_M_M_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_UART2_APPS_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000718)
#define HWIO_GCC_BLSP1_UART2_APPS_N_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000718)
#define HWIO_GCC_BLSP1_UART2_APPS_N_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000718)
#define HWIO_GCC_BLSP1_UART2_APPS_N_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR, HWIO_GCC_BLSP1_UART2_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_N_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_N_N_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_N_N_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_UART2_APPS_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000071c)
#define HWIO_GCC_BLSP1_UART2_APPS_D_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000071c)
#define HWIO_GCC_BLSP1_UART2_APPS_D_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000071c)
#define HWIO_GCC_BLSP1_UART2_APPS_D_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR, HWIO_GCC_BLSP1_UART2_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_UART2_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_UART2_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_UART2_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART2_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_UART2_APPS_D_IN)
#define HWIO_GCC_BLSP1_UART2_APPS_D_D_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART2_APPS_D_D_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_QUP3_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000740)
#define HWIO_GCC_BLSP1_QUP3_BCR_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000740)
#define HWIO_GCC_BLSP1_QUP3_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000740)
#define HWIO_GCC_BLSP1_QUP3_BCR_RMSK                                                                         0x1
#define HWIO_GCC_BLSP1_QUP3_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_BCR_ADDR, HWIO_GCC_BLSP1_QUP3_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_BCR_IN)
#define HWIO_GCC_BLSP1_QUP3_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_BLSP1_QUP3_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_BLSP1_QUP3_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_BLSP1_QUP3_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000744)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000744)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000744)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000748)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000748)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000748)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP1_QUP3_I2C_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000074c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000074c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000074c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_RMSK                                                    0x800000f3
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                                  0x80
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                                   0x7
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                                  0x40
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                                   0x6
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                                  0x20
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                                   0x5
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                           0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                            0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000750)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000750)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000750)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_RMSK                                                        0x371f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_BMSK                                                   0x3000
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_SHFT                                                      0xc
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                          0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                            0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                              0x2
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                               0x3
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                              0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                              0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                              0x2
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                              0x3
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                              0x4
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                              0x5
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                              0x6
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                              0x7
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                            0x0
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                              0x1
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                            0x2
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                              0x3
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                            0x4
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                              0x5
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                            0x6
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                              0x7
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                            0x8
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                              0x9
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                            0xa
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                              0xb
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                            0xc
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                              0xd
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                            0xe
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                              0xf
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                           0x10
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                             0x11
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                           0x12
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                            0x13
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                          0x14
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                            0x15
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                          0x16
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                            0x17
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                          0x18
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                            0x19
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                          0x1a
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                            0x1b
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                          0x1c
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                            0x1d
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                          0x1e
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                            0x1f

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000754)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000754)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000754)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_M_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_M_M_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000758)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000758)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000758)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_N_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_N_N_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000075c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000075c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000075c)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_D_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP3_SPI_APPS_D_D_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_UART3_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000780)
#define HWIO_GCC_BLSP1_UART3_BCR_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000780)
#define HWIO_GCC_BLSP1_UART3_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000780)
#define HWIO_GCC_BLSP1_UART3_BCR_RMSK                                                                        0x1
#define HWIO_GCC_BLSP1_UART3_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_BCR_ADDR, HWIO_GCC_BLSP1_UART3_BCR_RMSK)
#define HWIO_GCC_BLSP1_UART3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_BCR_ADDR,m,v,HWIO_GCC_BLSP1_UART3_BCR_IN)
#define HWIO_GCC_BLSP1_UART3_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_BLSP1_UART3_BCR_BLK_ARES_SHFT                                                               0x0
#define HWIO_GCC_BLSP1_UART3_BCR_BLK_ARES_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_BLSP1_UART3_BCR_BLK_ARES_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000784)
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000784)
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000784)
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_UART3_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART3_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_BLSP1_UART3_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000788)
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000788)
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000788)
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_SIM_CBCR_ADDR, HWIO_GCC_BLSP1_UART3_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART3_SIM_CBCR_IN)
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_BLSP1_UART3_SIM_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000078c)
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000078c)
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000078c)
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                              0x0
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                               0x1
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_UPDATE_SHFT                                                       0x0
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_BLSP1_UART3_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000790)
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000790)
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000790)
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                             0x0
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                               0x1
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                                 0x2
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                                  0x3
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                 0x0
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                 0x1
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                 0x2
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                 0x3
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                 0x4
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                 0x5
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                 0x6
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                 0x7
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_SHFT                                                      0x0
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                               0x0
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                 0x1
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                               0x2
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                 0x3
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                               0x4
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                 0x5
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                               0x6
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                 0x7
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                               0x8
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                 0x9
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                               0xa
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                 0xb
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                               0xc
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                 0xd
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                               0xe
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                 0xf
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                              0x10
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                0x11
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                              0x12
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                               0x13
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                             0x14
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                               0x15
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                             0x16
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                               0x17
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                             0x18
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                               0x19
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                             0x1a
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                               0x1b
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                             0x1c
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                               0x1d
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                             0x1e
#define HWIO_GCC_BLSP1_UART3_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                               0x1f

#define HWIO_GCC_BLSP1_UART3_APPS_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000794)
#define HWIO_GCC_BLSP1_UART3_APPS_M_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000794)
#define HWIO_GCC_BLSP1_UART3_APPS_M_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000794)
#define HWIO_GCC_BLSP1_UART3_APPS_M_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART3_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_M_ADDR, HWIO_GCC_BLSP1_UART3_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_UART3_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_UART3_APPS_M_IN)
#define HWIO_GCC_BLSP1_UART3_APPS_M_M_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART3_APPS_M_M_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_UART3_APPS_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000798)
#define HWIO_GCC_BLSP1_UART3_APPS_N_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000798)
#define HWIO_GCC_BLSP1_UART3_APPS_N_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000798)
#define HWIO_GCC_BLSP1_UART3_APPS_N_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART3_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_N_ADDR, HWIO_GCC_BLSP1_UART3_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_UART3_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_UART3_APPS_N_IN)
#define HWIO_GCC_BLSP1_UART3_APPS_N_N_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART3_APPS_N_N_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_UART3_APPS_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000079c)
#define HWIO_GCC_BLSP1_UART3_APPS_D_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000079c)
#define HWIO_GCC_BLSP1_UART3_APPS_D_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000079c)
#define HWIO_GCC_BLSP1_UART3_APPS_D_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART3_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_D_ADDR, HWIO_GCC_BLSP1_UART3_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_UART3_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART3_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_UART3_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART3_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_UART3_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART3_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_UART3_APPS_D_IN)
#define HWIO_GCC_BLSP1_UART3_APPS_D_D_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART3_APPS_D_D_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_QUP4_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x000007c0)
#define HWIO_GCC_BLSP1_QUP4_BCR_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000007c0)
#define HWIO_GCC_BLSP1_QUP4_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000007c0)
#define HWIO_GCC_BLSP1_QUP4_BCR_RMSK                                                                         0x1
#define HWIO_GCC_BLSP1_QUP4_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_BCR_ADDR, HWIO_GCC_BLSP1_QUP4_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_BCR_IN)
#define HWIO_GCC_BLSP1_QUP4_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_BLSP1_QUP4_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_BLSP1_QUP4_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_BLSP1_QUP4_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x000007c4)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000007c4)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000007c4)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x000007c8)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000007c8)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000007c8)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP1_QUP4_I2C_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000007cc)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000007cc)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000007cc)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_RMSK                                                    0x800000f3
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                                  0x80
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                                   0x7
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                                  0x40
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                                   0x6
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                                  0x20
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                                   0x5
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                           0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                            0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000007d0)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000007d0)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000007d0)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_RMSK                                                        0x371f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_BMSK                                                   0x3000
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_SHFT                                                      0xc
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                          0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                            0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                              0x2
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                               0x3
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                              0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                              0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                              0x2
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                              0x3
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                              0x4
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                              0x5
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                              0x6
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                              0x7
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                            0x0
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                              0x1
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                            0x2
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                              0x3
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                            0x4
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                              0x5
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                            0x6
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                              0x7
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                            0x8
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                              0x9
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                            0xa
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                              0xb
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                            0xc
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                              0xd
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                            0xe
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                              0xf
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                           0x10
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                             0x11
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                           0x12
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                            0x13
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                          0x14
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                            0x15
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                          0x16
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                            0x17
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                          0x18
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                            0x19
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                          0x1a
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                            0x1b
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                          0x1c
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                            0x1d
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                          0x1e
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                            0x1f

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000007d4)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000007d4)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000007d4)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_M_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_M_M_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000007d8)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000007d8)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000007d8)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_N_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_N_N_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000007dc)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000007dc)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000007dc)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_D_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP4_SPI_APPS_D_D_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_UART4_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000800)
#define HWIO_GCC_BLSP1_UART4_BCR_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000800)
#define HWIO_GCC_BLSP1_UART4_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000800)
#define HWIO_GCC_BLSP1_UART4_BCR_RMSK                                                                        0x1
#define HWIO_GCC_BLSP1_UART4_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_BCR_ADDR, HWIO_GCC_BLSP1_UART4_BCR_RMSK)
#define HWIO_GCC_BLSP1_UART4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_BCR_ADDR,m,v,HWIO_GCC_BLSP1_UART4_BCR_IN)
#define HWIO_GCC_BLSP1_UART4_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_BLSP1_UART4_BCR_BLK_ARES_SHFT                                                               0x0
#define HWIO_GCC_BLSP1_UART4_BCR_BLK_ARES_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_BLSP1_UART4_BCR_BLK_ARES_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000804)
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000804)
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000804)
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_UART4_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART4_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_BLSP1_UART4_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000808)
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000808)
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000808)
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_SIM_CBCR_ADDR, HWIO_GCC_BLSP1_UART4_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART4_SIM_CBCR_IN)
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_BLSP1_UART4_SIM_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000080c)
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000080c)
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000080c)
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                              0x0
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                               0x1
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_UPDATE_SHFT                                                       0x0
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_BLSP1_UART4_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000810)
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000810)
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000810)
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                             0x0
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                               0x1
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                                 0x2
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                                  0x3
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                 0x0
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                 0x1
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                 0x2
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                 0x3
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                 0x4
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                 0x5
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                 0x6
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                 0x7
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_SHFT                                                      0x0
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                               0x0
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                 0x1
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                               0x2
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                 0x3
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                               0x4
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                 0x5
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                               0x6
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                 0x7
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                               0x8
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                 0x9
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                               0xa
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                 0xb
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                               0xc
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                 0xd
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                               0xe
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                 0xf
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                              0x10
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                0x11
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                              0x12
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                               0x13
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                             0x14
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                               0x15
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                             0x16
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                               0x17
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                             0x18
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                               0x19
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                             0x1a
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                               0x1b
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                             0x1c
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                               0x1d
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                             0x1e
#define HWIO_GCC_BLSP1_UART4_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                               0x1f

#define HWIO_GCC_BLSP1_UART4_APPS_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000814)
#define HWIO_GCC_BLSP1_UART4_APPS_M_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000814)
#define HWIO_GCC_BLSP1_UART4_APPS_M_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000814)
#define HWIO_GCC_BLSP1_UART4_APPS_M_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART4_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_M_ADDR, HWIO_GCC_BLSP1_UART4_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_UART4_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_UART4_APPS_M_IN)
#define HWIO_GCC_BLSP1_UART4_APPS_M_M_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART4_APPS_M_M_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_UART4_APPS_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000818)
#define HWIO_GCC_BLSP1_UART4_APPS_N_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000818)
#define HWIO_GCC_BLSP1_UART4_APPS_N_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000818)
#define HWIO_GCC_BLSP1_UART4_APPS_N_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART4_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_N_ADDR, HWIO_GCC_BLSP1_UART4_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_UART4_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_UART4_APPS_N_IN)
#define HWIO_GCC_BLSP1_UART4_APPS_N_N_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART4_APPS_N_N_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_UART4_APPS_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000081c)
#define HWIO_GCC_BLSP1_UART4_APPS_D_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000081c)
#define HWIO_GCC_BLSP1_UART4_APPS_D_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000081c)
#define HWIO_GCC_BLSP1_UART4_APPS_D_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART4_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_D_ADDR, HWIO_GCC_BLSP1_UART4_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_UART4_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART4_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_UART4_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART4_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_UART4_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART4_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_UART4_APPS_D_IN)
#define HWIO_GCC_BLSP1_UART4_APPS_D_D_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART4_APPS_D_D_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_QUP5_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000840)
#define HWIO_GCC_BLSP1_QUP5_BCR_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000840)
#define HWIO_GCC_BLSP1_QUP5_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000840)
#define HWIO_GCC_BLSP1_QUP5_BCR_RMSK                                                                         0x1
#define HWIO_GCC_BLSP1_QUP5_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_BCR_ADDR, HWIO_GCC_BLSP1_QUP5_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP5_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_BCR_IN)
#define HWIO_GCC_BLSP1_QUP5_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_BLSP1_QUP5_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_BLSP1_QUP5_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_BLSP1_QUP5_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000844)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000844)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000844)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000848)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000848)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000848)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP1_QUP5_I2C_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000084c)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000084c)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000084c)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_RMSK                                                    0x800000f3
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                                  0x80
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                                   0x7
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                                  0x40
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                                   0x6
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                                  0x20
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                                   0x5
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                           0x0
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                            0x1
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000850)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000850)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000850)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_RMSK                                                        0x371f
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_MODE_BMSK                                                   0x3000
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_MODE_SHFT                                                      0xc
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                          0x0
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                            0x1
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                              0x2
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                               0x3
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                              0x0
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                              0x1
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                              0x2
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                              0x3
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                              0x4
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                              0x5
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                              0x6
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                              0x7
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                            0x0
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                              0x1
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                            0x2
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                              0x3
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                            0x4
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                              0x5
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                            0x6
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                              0x7
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                            0x8
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                              0x9
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                            0xa
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                              0xb
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                            0xc
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                              0xd
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                            0xe
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                              0xf
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                           0x10
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                             0x11
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                           0x12
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                            0x13
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                          0x14
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                            0x15
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                          0x16
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                            0x17
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                          0x18
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                            0x19
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                          0x1a
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                            0x1b
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                          0x1c
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                            0x1d
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                          0x1e
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                            0x1f

#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000854)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000854)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000854)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_M_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_M_M_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000858)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000858)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000858)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_N_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_N_N_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000085c)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000085c)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000085c)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_D_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP5_SPI_APPS_D_D_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_UART5_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000880)
#define HWIO_GCC_BLSP1_UART5_BCR_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000880)
#define HWIO_GCC_BLSP1_UART5_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000880)
#define HWIO_GCC_BLSP1_UART5_BCR_RMSK                                                                        0x1
#define HWIO_GCC_BLSP1_UART5_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_BCR_ADDR, HWIO_GCC_BLSP1_UART5_BCR_RMSK)
#define HWIO_GCC_BLSP1_UART5_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART5_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART5_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART5_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART5_BCR_ADDR,m,v,HWIO_GCC_BLSP1_UART5_BCR_IN)
#define HWIO_GCC_BLSP1_UART5_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_BLSP1_UART5_BCR_BLK_ARES_SHFT                                                               0x0
#define HWIO_GCC_BLSP1_UART5_BCR_BLK_ARES_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_BLSP1_UART5_BCR_BLK_ARES_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_BLSP1_UART5_APPS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000884)
#define HWIO_GCC_BLSP1_UART5_APPS_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000884)
#define HWIO_GCC_BLSP1_UART5_APPS_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000884)
#define HWIO_GCC_BLSP1_UART5_APPS_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_BLSP1_UART5_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_UART5_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART5_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART5_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART5_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART5_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART5_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART5_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_UART5_APPS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BLSP1_UART5_APPS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BLSP1_UART5_APPS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART5_APPS_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_BLSP1_UART5_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_BLSP1_UART5_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_BLSP1_UART5_SIM_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000888)
#define HWIO_GCC_BLSP1_UART5_SIM_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000888)
#define HWIO_GCC_BLSP1_UART5_SIM_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000888)
#define HWIO_GCC_BLSP1_UART5_SIM_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_BLSP1_UART5_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_SIM_CBCR_ADDR, HWIO_GCC_BLSP1_UART5_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART5_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART5_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART5_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART5_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART5_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART5_SIM_CBCR_IN)
#define HWIO_GCC_BLSP1_UART5_SIM_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BLSP1_UART5_SIM_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BLSP1_UART5_SIM_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_BLSP1_UART5_SIM_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_BLSP1_UART5_SIM_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_BLSP1_UART5_SIM_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000088c)
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000088c)
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000088c)
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                              0x0
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                               0x1
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_UPDATE_SHFT                                                       0x0
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_BLSP1_UART5_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000890)
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000890)
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000890)
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                             0x0
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                               0x1
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                                 0x2
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                                  0x3
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                 0x0
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                 0x1
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                 0x2
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                 0x3
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                 0x4
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                 0x5
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                 0x6
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                 0x7
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_DIV_SHFT                                                      0x0
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                               0x0
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                 0x1
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                               0x2
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                 0x3
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                               0x4
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                 0x5
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                               0x6
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                 0x7
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                               0x8
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                 0x9
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                               0xa
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                 0xb
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                               0xc
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                 0xd
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                               0xe
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                 0xf
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                              0x10
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                0x11
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                              0x12
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                               0x13
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                             0x14
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                               0x15
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                             0x16
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                               0x17
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                             0x18
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                               0x19
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                             0x1a
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                               0x1b
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                             0x1c
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                               0x1d
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                             0x1e
#define HWIO_GCC_BLSP1_UART5_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                               0x1f

#define HWIO_GCC_BLSP1_UART5_APPS_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000894)
#define HWIO_GCC_BLSP1_UART5_APPS_M_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000894)
#define HWIO_GCC_BLSP1_UART5_APPS_M_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000894)
#define HWIO_GCC_BLSP1_UART5_APPS_M_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART5_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_APPS_M_ADDR, HWIO_GCC_BLSP1_UART5_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_UART5_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_UART5_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART5_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_UART5_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART5_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_UART5_APPS_M_IN)
#define HWIO_GCC_BLSP1_UART5_APPS_M_M_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART5_APPS_M_M_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_UART5_APPS_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000898)
#define HWIO_GCC_BLSP1_UART5_APPS_N_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000898)
#define HWIO_GCC_BLSP1_UART5_APPS_N_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000898)
#define HWIO_GCC_BLSP1_UART5_APPS_N_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART5_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_APPS_N_ADDR, HWIO_GCC_BLSP1_UART5_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_UART5_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_UART5_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART5_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_UART5_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART5_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_UART5_APPS_N_IN)
#define HWIO_GCC_BLSP1_UART5_APPS_N_N_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART5_APPS_N_N_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_UART5_APPS_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000089c)
#define HWIO_GCC_BLSP1_UART5_APPS_D_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000089c)
#define HWIO_GCC_BLSP1_UART5_APPS_D_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000089c)
#define HWIO_GCC_BLSP1_UART5_APPS_D_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART5_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_APPS_D_ADDR, HWIO_GCC_BLSP1_UART5_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_UART5_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART5_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_UART5_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART5_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_UART5_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART5_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_UART5_APPS_D_IN)
#define HWIO_GCC_BLSP1_UART5_APPS_D_D_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART5_APPS_D_D_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_QUP6_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x000008c0)
#define HWIO_GCC_BLSP1_QUP6_BCR_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000008c0)
#define HWIO_GCC_BLSP1_QUP6_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000008c0)
#define HWIO_GCC_BLSP1_QUP6_BCR_RMSK                                                                         0x1
#define HWIO_GCC_BLSP1_QUP6_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_BCR_ADDR, HWIO_GCC_BLSP1_QUP6_BCR_RMSK)
#define HWIO_GCC_BLSP1_QUP6_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_BCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_BCR_IN)
#define HWIO_GCC_BLSP1_QUP6_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_BLSP1_QUP6_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_BLSP1_QUP6_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_BLSP1_QUP6_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x000008c4)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000008c4)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000008c4)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x000008c8)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000008c8)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000008c8)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP1_QUP6_I2C_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000008cc)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000008cc)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000008cc)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_RMSK                                                    0x800000f3
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                                  0x80
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                                   0x7
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                                  0x40
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                                   0x6
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                                  0x20
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                                   0x5
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                           0x0
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                            0x1
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000008d0)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000008d0)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000008d0)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_RMSK                                                        0x371f
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_MODE_BMSK                                                   0x3000
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_MODE_SHFT                                                      0xc
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                          0x0
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                            0x1
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                              0x2
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                               0x3
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                              0x0
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                              0x1
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                              0x2
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                              0x3
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                              0x4
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                              0x5
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                              0x6
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                              0x7
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                            0x0
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                              0x1
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                            0x2
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                              0x3
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                            0x4
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                              0x5
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                            0x6
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                              0x7
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                            0x8
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                              0x9
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                            0xa
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                              0xb
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                            0xc
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                              0xd
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                            0xe
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                              0xf
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                           0x10
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                             0x11
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                           0x12
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                            0x13
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                          0x14
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                            0x15
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                          0x16
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                            0x17
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                          0x18
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                            0x19
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                          0x1a
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                            0x1b
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                          0x1c
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                            0x1d
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                          0x1e
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                            0x1f

#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000008d4)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000008d4)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000008d4)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_ADDR, HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_M_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_M_M_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000008d8)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000008d8)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000008d8)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_ADDR, HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_N_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_N_N_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000008dc)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000008dc)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000008dc)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_RMSK                                                                 0xff
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_ADDR, HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_D_BMSK                                                               0xff
#define HWIO_GCC_BLSP1_QUP6_SPI_APPS_D_D_SHFT                                                                0x0

#define HWIO_GCC_BLSP1_UART6_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000900)
#define HWIO_GCC_BLSP1_UART6_BCR_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000900)
#define HWIO_GCC_BLSP1_UART6_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000900)
#define HWIO_GCC_BLSP1_UART6_BCR_RMSK                                                                        0x1
#define HWIO_GCC_BLSP1_UART6_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_BCR_ADDR, HWIO_GCC_BLSP1_UART6_BCR_RMSK)
#define HWIO_GCC_BLSP1_UART6_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_BCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART6_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART6_BCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART6_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART6_BCR_ADDR,m,v,HWIO_GCC_BLSP1_UART6_BCR_IN)
#define HWIO_GCC_BLSP1_UART6_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_BLSP1_UART6_BCR_BLK_ARES_SHFT                                                               0x0
#define HWIO_GCC_BLSP1_UART6_BCR_BLK_ARES_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_BLSP1_UART6_BCR_BLK_ARES_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_BLSP1_UART6_APPS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000904)
#define HWIO_GCC_BLSP1_UART6_APPS_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000904)
#define HWIO_GCC_BLSP1_UART6_APPS_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000904)
#define HWIO_GCC_BLSP1_UART6_APPS_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_BLSP1_UART6_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_APPS_CBCR_ADDR, HWIO_GCC_BLSP1_UART6_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART6_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART6_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART6_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART6_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART6_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART6_APPS_CBCR_IN)
#define HWIO_GCC_BLSP1_UART6_APPS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BLSP1_UART6_APPS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BLSP1_UART6_APPS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART6_APPS_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_BLSP1_UART6_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_BLSP1_UART6_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_BLSP1_UART6_SIM_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000908)
#define HWIO_GCC_BLSP1_UART6_SIM_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000908)
#define HWIO_GCC_BLSP1_UART6_SIM_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000908)
#define HWIO_GCC_BLSP1_UART6_SIM_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_BLSP1_UART6_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_SIM_CBCR_ADDR, HWIO_GCC_BLSP1_UART6_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP1_UART6_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP1_UART6_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART6_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP1_UART6_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART6_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP1_UART6_SIM_CBCR_IN)
#define HWIO_GCC_BLSP1_UART6_SIM_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BLSP1_UART6_SIM_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BLSP1_UART6_SIM_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_BLSP1_UART6_SIM_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_BLSP1_UART6_SIM_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_BLSP1_UART6_SIM_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000090c)
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000090c)
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000090c)
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                              0x0
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                               0x1
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_UPDATE_SHFT                                                       0x0
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_BLSP1_UART6_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000910)
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000910)
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000910)
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                             0x0
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                               0x1
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                                 0x2
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                                  0x3
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                 0x0
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                 0x1
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                 0x2
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                 0x3
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                 0x4
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                 0x5
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                 0x6
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                 0x7
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_DIV_SHFT                                                      0x0
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                               0x0
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                 0x1
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                               0x2
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                 0x3
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                               0x4
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                 0x5
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                               0x6
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                 0x7
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                               0x8
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                 0x9
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                               0xa
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                 0xb
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                               0xc
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                 0xd
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                               0xe
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                 0xf
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                              0x10
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                0x11
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                              0x12
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                               0x13
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                             0x14
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                               0x15
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                             0x16
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                               0x17
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                             0x18
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                               0x19
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                             0x1a
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                               0x1b
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                             0x1c
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                               0x1d
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                             0x1e
#define HWIO_GCC_BLSP1_UART6_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                               0x1f

#define HWIO_GCC_BLSP1_UART6_APPS_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000914)
#define HWIO_GCC_BLSP1_UART6_APPS_M_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000914)
#define HWIO_GCC_BLSP1_UART6_APPS_M_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000914)
#define HWIO_GCC_BLSP1_UART6_APPS_M_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART6_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_APPS_M_ADDR, HWIO_GCC_BLSP1_UART6_APPS_M_RMSK)
#define HWIO_GCC_BLSP1_UART6_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP1_UART6_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART6_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP1_UART6_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART6_APPS_M_ADDR,m,v,HWIO_GCC_BLSP1_UART6_APPS_M_IN)
#define HWIO_GCC_BLSP1_UART6_APPS_M_M_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART6_APPS_M_M_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_UART6_APPS_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000918)
#define HWIO_GCC_BLSP1_UART6_APPS_N_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000918)
#define HWIO_GCC_BLSP1_UART6_APPS_N_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000918)
#define HWIO_GCC_BLSP1_UART6_APPS_N_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART6_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_APPS_N_ADDR, HWIO_GCC_BLSP1_UART6_APPS_N_RMSK)
#define HWIO_GCC_BLSP1_UART6_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP1_UART6_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART6_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP1_UART6_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART6_APPS_N_ADDR,m,v,HWIO_GCC_BLSP1_UART6_APPS_N_IN)
#define HWIO_GCC_BLSP1_UART6_APPS_N_N_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART6_APPS_N_N_SHFT                                                                   0x0

#define HWIO_GCC_BLSP1_UART6_APPS_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000091c)
#define HWIO_GCC_BLSP1_UART6_APPS_D_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000091c)
#define HWIO_GCC_BLSP1_UART6_APPS_D_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000091c)
#define HWIO_GCC_BLSP1_UART6_APPS_D_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP1_UART6_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_APPS_D_ADDR, HWIO_GCC_BLSP1_UART6_APPS_D_RMSK)
#define HWIO_GCC_BLSP1_UART6_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP1_UART6_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP1_UART6_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP1_UART6_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP1_UART6_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP1_UART6_APPS_D_ADDR,m,v,HWIO_GCC_BLSP1_UART6_APPS_D_IN)
#define HWIO_GCC_BLSP1_UART6_APPS_D_D_BMSK                                                                0xffff
#define HWIO_GCC_BLSP1_UART6_APPS_D_D_SHFT                                                                   0x0

#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00000600)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000600)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000600)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_RMSK                                                          0x80000013
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR, HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_IN)
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_OFF_BMSK                                                 0x80000000
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_OFF_SHFT                                                       0x1f
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                 0x10
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                  0x4
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_EN_BMSK                                                         0x2
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_EN_SHFT                                                         0x1
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                  0x1
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_UPDATE_BMSK                                                          0x1
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_UPDATE_SHFT                                                          0x0
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_UPDATE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_BLSP_UART_SIM_CMD_RCGR_UPDATE_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR                                                          (GCC_CLK_CTL_REG_REG_BASE      + 0x00000604)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_PHYS                                                          (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000604)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_OFFS                                                          (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000604)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_RMSK                                                                0x1f
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR, HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_IN)
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_BMSK                                                        0x1f
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_SHFT                                                         0x0
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                  0x0
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                    0x1
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                  0x2
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                    0x3
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                  0x4
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                    0x5
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                  0x6
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                    0x7
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                  0x8
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                    0x9
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                  0xa
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                    0xb
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                  0xc
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                    0xd
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                  0xe
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                    0xf
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                 0x10
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                   0x11
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                 0x12
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                  0x13
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                0x14
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                  0x15
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                0x16
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                  0x17
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                0x18
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                  0x19
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                0x1a
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                  0x1b
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                0x1c
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                  0x1d
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                0x1e
#define HWIO_GCC_BLSP_UART_SIM_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                  0x1f

#define HWIO_GCC_BLSP2_BCR_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000940)
#define HWIO_GCC_BLSP2_BCR_PHYS                                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000940)
#define HWIO_GCC_BLSP2_BCR_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000940)
#define HWIO_GCC_BLSP2_BCR_RMSK                                                                              0x1
#define HWIO_GCC_BLSP2_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_BCR_ADDR, HWIO_GCC_BLSP2_BCR_RMSK)
#define HWIO_GCC_BLSP2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_BCR_ADDR,m,v,HWIO_GCC_BLSP2_BCR_IN)
#define HWIO_GCC_BLSP2_BCR_BLK_ARES_BMSK                                                                     0x1
#define HWIO_GCC_BLSP2_BCR_BLK_ARES_SHFT                                                                     0x0
#define HWIO_GCC_BLSP2_BCR_BLK_ARES_DISABLE_FVAL                                                             0x0
#define HWIO_GCC_BLSP2_BCR_BLK_ARES_ENABLE_FVAL                                                              0x1

#define HWIO_GCC_BLSP2_AHB_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000944)
#define HWIO_GCC_BLSP2_AHB_CBCR_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000944)
#define HWIO_GCC_BLSP2_AHB_CBCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000944)
#define HWIO_GCC_BLSP2_AHB_CBCR_RMSK                                                                  0x8000fff0
#define HWIO_GCC_BLSP2_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_AHB_CBCR_ADDR, HWIO_GCC_BLSP2_AHB_CBCR_RMSK)
#define HWIO_GCC_BLSP2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_AHB_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_AHB_CBCR_IN)
#define HWIO_GCC_BLSP2_AHB_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_BLSP2_AHB_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_BLSP2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                 0x8000
#define HWIO_GCC_BLSP2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                    0xf
#define HWIO_GCC_BLSP2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                             0x1
#define HWIO_GCC_BLSP2_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                    0x4000
#define HWIO_GCC_BLSP2_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                       0xe
#define HWIO_GCC_BLSP2_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                         0x0
#define HWIO_GCC_BLSP2_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                          0x1
#define HWIO_GCC_BLSP2_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                  0x2000
#define HWIO_GCC_BLSP2_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                     0xd
#define HWIO_GCC_BLSP2_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                       0x0
#define HWIO_GCC_BLSP2_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                        0x1
#define HWIO_GCC_BLSP2_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                 0x1000
#define HWIO_GCC_BLSP2_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                    0xc
#define HWIO_GCC_BLSP2_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BLSP2_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                       0x1
#define HWIO_GCC_BLSP2_AHB_CBCR_WAKEUP_BMSK                                                                0xf00
#define HWIO_GCC_BLSP2_AHB_CBCR_WAKEUP_SHFT                                                                  0x8
#define HWIO_GCC_BLSP2_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                           0x0
#define HWIO_GCC_BLSP2_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                           0x1
#define HWIO_GCC_BLSP2_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                           0x2
#define HWIO_GCC_BLSP2_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                           0x3
#define HWIO_GCC_BLSP2_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                           0x4
#define HWIO_GCC_BLSP2_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                           0x5
#define HWIO_GCC_BLSP2_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                           0x6
#define HWIO_GCC_BLSP2_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                           0x7
#define HWIO_GCC_BLSP2_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                           0x8
#define HWIO_GCC_BLSP2_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                           0x9
#define HWIO_GCC_BLSP2_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                          0xa
#define HWIO_GCC_BLSP2_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                          0xb
#define HWIO_GCC_BLSP2_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                          0xc
#define HWIO_GCC_BLSP2_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                          0xd
#define HWIO_GCC_BLSP2_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                          0xe
#define HWIO_GCC_BLSP2_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                          0xf
#define HWIO_GCC_BLSP2_AHB_CBCR_SLEEP_BMSK                                                                  0xf0
#define HWIO_GCC_BLSP2_AHB_CBCR_SLEEP_SHFT                                                                   0x4
#define HWIO_GCC_BLSP2_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                            0x0
#define HWIO_GCC_BLSP2_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                            0x1
#define HWIO_GCC_BLSP2_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                            0x2
#define HWIO_GCC_BLSP2_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                            0x3
#define HWIO_GCC_BLSP2_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                            0x4
#define HWIO_GCC_BLSP2_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                            0x5
#define HWIO_GCC_BLSP2_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                            0x6
#define HWIO_GCC_BLSP2_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                            0x7
#define HWIO_GCC_BLSP2_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                            0x8
#define HWIO_GCC_BLSP2_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                            0x9
#define HWIO_GCC_BLSP2_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                           0xa
#define HWIO_GCC_BLSP2_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                           0xb
#define HWIO_GCC_BLSP2_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                           0xc
#define HWIO_GCC_BLSP2_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                           0xd
#define HWIO_GCC_BLSP2_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                           0xe
#define HWIO_GCC_BLSP2_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                           0xf

#define HWIO_GCC_BLSP2_SLEEP_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00000948)
#define HWIO_GCC_BLSP2_SLEEP_CBCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000948)
#define HWIO_GCC_BLSP2_SLEEP_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000948)
#define HWIO_GCC_BLSP2_SLEEP_CBCR_RMSK                                                                0x80000000
#define HWIO_GCC_BLSP2_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_SLEEP_CBCR_ADDR, HWIO_GCC_BLSP2_SLEEP_CBCR_RMSK)
#define HWIO_GCC_BLSP2_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_SLEEP_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_BLSP2_SLEEP_CBCR_CLK_OFF_SHFT                                                              0x1f

#define HWIO_GCC_BLSP2_QUP1_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000980)
#define HWIO_GCC_BLSP2_QUP1_BCR_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000980)
#define HWIO_GCC_BLSP2_QUP1_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000980)
#define HWIO_GCC_BLSP2_QUP1_BCR_RMSK                                                                         0x1
#define HWIO_GCC_BLSP2_QUP1_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_BCR_ADDR, HWIO_GCC_BLSP2_QUP1_BCR_RMSK)
#define HWIO_GCC_BLSP2_QUP1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP1_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP1_BCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP1_BCR_IN)
#define HWIO_GCC_BLSP2_QUP1_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_BLSP2_QUP1_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_BLSP2_QUP1_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_BLSP2_QUP1_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000984)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000984)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000984)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000988)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000988)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000988)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP2_QUP1_I2C_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000098c)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000098c)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000098c)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_RMSK                                                    0x800000f3
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                                  0x80
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                                   0x7
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                                  0x40
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                                   0x6
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                                  0x20
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                                   0x5
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                           0x0
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                            0x1
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000990)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000990)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000990)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_RMSK                                                        0x371f
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_MODE_BMSK                                                   0x3000
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_MODE_SHFT                                                      0xc
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                          0x0
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                            0x1
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                              0x2
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                               0x3
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                              0x0
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                              0x1
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                              0x2
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                              0x3
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                              0x4
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                              0x5
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                              0x6
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                              0x7
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                            0x0
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                              0x1
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                            0x2
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                              0x3
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                            0x4
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                              0x5
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                            0x6
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                              0x7
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                            0x8
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                              0x9
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                            0xa
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                              0xb
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                            0xc
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                              0xd
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                            0xe
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                              0xf
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                           0x10
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                             0x11
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                           0x12
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                            0x13
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                          0x14
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                            0x15
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                          0x16
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                            0x17
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                          0x18
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                            0x19
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                          0x1a
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                            0x1b
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                          0x1c
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                            0x1d
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                          0x1e
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                            0x1f

#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000994)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000994)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000994)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_RMSK                                                                 0xff
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_ADDR, HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_M_BMSK                                                               0xff
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_M_M_SHFT                                                                0x0

#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000998)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000998)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000998)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_RMSK                                                                 0xff
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_ADDR, HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_N_BMSK                                                               0xff
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_N_N_SHFT                                                                0x0

#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000099c)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000099c)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000099c)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_RMSK                                                                 0xff
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_ADDR, HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_D_BMSK                                                               0xff
#define HWIO_GCC_BLSP2_QUP1_SPI_APPS_D_D_SHFT                                                                0x0

#define HWIO_GCC_BLSP2_UART1_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x000009c0)
#define HWIO_GCC_BLSP2_UART1_BCR_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000009c0)
#define HWIO_GCC_BLSP2_UART1_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000009c0)
#define HWIO_GCC_BLSP2_UART1_BCR_RMSK                                                                        0x1
#define HWIO_GCC_BLSP2_UART1_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_BCR_ADDR, HWIO_GCC_BLSP2_UART1_BCR_RMSK)
#define HWIO_GCC_BLSP2_UART1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART1_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART1_BCR_ADDR,m,v,HWIO_GCC_BLSP2_UART1_BCR_IN)
#define HWIO_GCC_BLSP2_UART1_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_BLSP2_UART1_BCR_BLK_ARES_SHFT                                                               0x0
#define HWIO_GCC_BLSP2_UART1_BCR_BLK_ARES_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_BLSP2_UART1_BCR_BLK_ARES_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000009c4)
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000009c4)
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000009c4)
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_UART1_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART1_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART1_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_UART1_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_BLSP2_UART1_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x000009c8)
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000009c8)
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000009c8)
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_SIM_CBCR_ADDR, HWIO_GCC_BLSP2_UART1_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART1_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART1_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_UART1_SIM_CBCR_IN)
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_BLSP2_UART1_SIM_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x000009cc)
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000009cc)
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000009cc)
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                              0x0
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                               0x1
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_UPDATE_SHFT                                                       0x0
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_BLSP2_UART1_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x000009d0)
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000009d0)
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000009d0)
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                             0x0
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                               0x1
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                                 0x2
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                                  0x3
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                 0x0
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                 0x1
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                 0x2
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                 0x3
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                 0x4
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                 0x5
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                 0x6
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                 0x7
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_SHFT                                                      0x0
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                               0x0
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                 0x1
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                               0x2
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                 0x3
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                               0x4
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                 0x5
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                               0x6
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                 0x7
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                               0x8
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                 0x9
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                               0xa
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                 0xb
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                               0xc
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                 0xd
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                               0xe
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                 0xf
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                              0x10
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                0x11
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                              0x12
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                               0x13
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                             0x14
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                               0x15
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                             0x16
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                               0x17
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                             0x18
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                               0x19
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                             0x1a
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                               0x1b
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                             0x1c
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                               0x1d
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                             0x1e
#define HWIO_GCC_BLSP2_UART1_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                               0x1f

#define HWIO_GCC_BLSP2_UART1_APPS_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x000009d4)
#define HWIO_GCC_BLSP2_UART1_APPS_M_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000009d4)
#define HWIO_GCC_BLSP2_UART1_APPS_M_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000009d4)
#define HWIO_GCC_BLSP2_UART1_APPS_M_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP2_UART1_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_M_ADDR, HWIO_GCC_BLSP2_UART1_APPS_M_RMSK)
#define HWIO_GCC_BLSP2_UART1_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP2_UART1_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART1_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP2_UART1_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART1_APPS_M_ADDR,m,v,HWIO_GCC_BLSP2_UART1_APPS_M_IN)
#define HWIO_GCC_BLSP2_UART1_APPS_M_M_BMSK                                                                0xffff
#define HWIO_GCC_BLSP2_UART1_APPS_M_M_SHFT                                                                   0x0

#define HWIO_GCC_BLSP2_UART1_APPS_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x000009d8)
#define HWIO_GCC_BLSP2_UART1_APPS_N_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000009d8)
#define HWIO_GCC_BLSP2_UART1_APPS_N_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000009d8)
#define HWIO_GCC_BLSP2_UART1_APPS_N_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP2_UART1_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_N_ADDR, HWIO_GCC_BLSP2_UART1_APPS_N_RMSK)
#define HWIO_GCC_BLSP2_UART1_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP2_UART1_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART1_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP2_UART1_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART1_APPS_N_ADDR,m,v,HWIO_GCC_BLSP2_UART1_APPS_N_IN)
#define HWIO_GCC_BLSP2_UART1_APPS_N_N_BMSK                                                                0xffff
#define HWIO_GCC_BLSP2_UART1_APPS_N_N_SHFT                                                                   0x0

#define HWIO_GCC_BLSP2_UART1_APPS_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x000009dc)
#define HWIO_GCC_BLSP2_UART1_APPS_D_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000009dc)
#define HWIO_GCC_BLSP2_UART1_APPS_D_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000009dc)
#define HWIO_GCC_BLSP2_UART1_APPS_D_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP2_UART1_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_D_ADDR, HWIO_GCC_BLSP2_UART1_APPS_D_RMSK)
#define HWIO_GCC_BLSP2_UART1_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART1_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP2_UART1_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART1_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP2_UART1_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART1_APPS_D_ADDR,m,v,HWIO_GCC_BLSP2_UART1_APPS_D_IN)
#define HWIO_GCC_BLSP2_UART1_APPS_D_D_BMSK                                                                0xffff
#define HWIO_GCC_BLSP2_UART1_APPS_D_D_SHFT                                                                   0x0

#define HWIO_GCC_BLSP2_QUP2_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a00)
#define HWIO_GCC_BLSP2_QUP2_BCR_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000a00)
#define HWIO_GCC_BLSP2_QUP2_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a00)
#define HWIO_GCC_BLSP2_QUP2_BCR_RMSK                                                                         0x1
#define HWIO_GCC_BLSP2_QUP2_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_BCR_ADDR, HWIO_GCC_BLSP2_QUP2_BCR_RMSK)
#define HWIO_GCC_BLSP2_QUP2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP2_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP2_BCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP2_BCR_IN)
#define HWIO_GCC_BLSP2_QUP2_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_BLSP2_QUP2_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_BLSP2_QUP2_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_BLSP2_QUP2_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a04)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000a04)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a04)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a08)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000a08)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a08)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP2_QUP2_I2C_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a0c)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000a0c)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a0c)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_RMSK                                                    0x800000f3
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                                  0x80
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                                   0x7
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                                  0x40
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                                   0x6
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                                  0x20
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                                   0x5
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                           0x0
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                            0x1
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a10)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000a10)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a10)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_RMSK                                                        0x371f
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_MODE_BMSK                                                   0x3000
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_MODE_SHFT                                                      0xc
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                          0x0
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                            0x1
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                              0x2
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                               0x3
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                              0x0
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                              0x1
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                              0x2
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                              0x3
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                              0x4
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                              0x5
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                              0x6
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                              0x7
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                            0x0
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                              0x1
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                            0x2
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                              0x3
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                            0x4
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                              0x5
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                            0x6
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                              0x7
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                            0x8
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                              0x9
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                            0xa
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                              0xb
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                            0xc
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                              0xd
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                            0xe
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                              0xf
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                           0x10
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                             0x11
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                           0x12
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                            0x13
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                          0x14
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                            0x15
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                          0x16
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                            0x17
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                          0x18
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                            0x19
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                          0x1a
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                            0x1b
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                          0x1c
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                            0x1d
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                          0x1e
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                            0x1f

#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a14)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000a14)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a14)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_RMSK                                                                 0xff
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_ADDR, HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_M_BMSK                                                               0xff
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_M_M_SHFT                                                                0x0

#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a18)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000a18)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a18)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_RMSK                                                                 0xff
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_ADDR, HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_N_BMSK                                                               0xff
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_N_N_SHFT                                                                0x0

#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a1c)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000a1c)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a1c)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_RMSK                                                                 0xff
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_ADDR, HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_D_BMSK                                                               0xff
#define HWIO_GCC_BLSP2_QUP2_SPI_APPS_D_D_SHFT                                                                0x0

#define HWIO_GCC_BLSP2_UART2_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a40)
#define HWIO_GCC_BLSP2_UART2_BCR_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000a40)
#define HWIO_GCC_BLSP2_UART2_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a40)
#define HWIO_GCC_BLSP2_UART2_BCR_RMSK                                                                        0x1
#define HWIO_GCC_BLSP2_UART2_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_BCR_ADDR, HWIO_GCC_BLSP2_UART2_BCR_RMSK)
#define HWIO_GCC_BLSP2_UART2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART2_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART2_BCR_ADDR,m,v,HWIO_GCC_BLSP2_UART2_BCR_IN)
#define HWIO_GCC_BLSP2_UART2_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_BLSP2_UART2_BCR_BLK_ARES_SHFT                                                               0x0
#define HWIO_GCC_BLSP2_UART2_BCR_BLK_ARES_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_BLSP2_UART2_BCR_BLK_ARES_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a44)
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000a44)
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a44)
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_UART2_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART2_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART2_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_UART2_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_BLSP2_UART2_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a48)
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000a48)
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a48)
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_SIM_CBCR_ADDR, HWIO_GCC_BLSP2_UART2_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART2_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART2_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_UART2_SIM_CBCR_IN)
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_BLSP2_UART2_SIM_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a4c)
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000a4c)
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a4c)
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                              0x0
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                               0x1
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_UPDATE_SHFT                                                       0x0
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_BLSP2_UART2_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a50)
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000a50)
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a50)
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                             0x0
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                               0x1
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                                 0x2
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                                  0x3
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                 0x0
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                 0x1
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                 0x2
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                 0x3
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                 0x4
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                 0x5
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                 0x6
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                 0x7
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_SHFT                                                      0x0
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                               0x0
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                 0x1
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                               0x2
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                 0x3
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                               0x4
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                 0x5
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                               0x6
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                 0x7
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                               0x8
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                 0x9
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                               0xa
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                 0xb
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                               0xc
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                 0xd
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                               0xe
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                 0xf
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                              0x10
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                0x11
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                              0x12
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                               0x13
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                             0x14
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                               0x15
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                             0x16
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                               0x17
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                             0x18
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                               0x19
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                             0x1a
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                               0x1b
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                             0x1c
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                               0x1d
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                             0x1e
#define HWIO_GCC_BLSP2_UART2_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                               0x1f

#define HWIO_GCC_BLSP2_UART2_APPS_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a54)
#define HWIO_GCC_BLSP2_UART2_APPS_M_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000a54)
#define HWIO_GCC_BLSP2_UART2_APPS_M_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a54)
#define HWIO_GCC_BLSP2_UART2_APPS_M_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP2_UART2_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_M_ADDR, HWIO_GCC_BLSP2_UART2_APPS_M_RMSK)
#define HWIO_GCC_BLSP2_UART2_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP2_UART2_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART2_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP2_UART2_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART2_APPS_M_ADDR,m,v,HWIO_GCC_BLSP2_UART2_APPS_M_IN)
#define HWIO_GCC_BLSP2_UART2_APPS_M_M_BMSK                                                                0xffff
#define HWIO_GCC_BLSP2_UART2_APPS_M_M_SHFT                                                                   0x0

#define HWIO_GCC_BLSP2_UART2_APPS_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a58)
#define HWIO_GCC_BLSP2_UART2_APPS_N_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000a58)
#define HWIO_GCC_BLSP2_UART2_APPS_N_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a58)
#define HWIO_GCC_BLSP2_UART2_APPS_N_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP2_UART2_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_N_ADDR, HWIO_GCC_BLSP2_UART2_APPS_N_RMSK)
#define HWIO_GCC_BLSP2_UART2_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP2_UART2_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART2_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP2_UART2_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART2_APPS_N_ADDR,m,v,HWIO_GCC_BLSP2_UART2_APPS_N_IN)
#define HWIO_GCC_BLSP2_UART2_APPS_N_N_BMSK                                                                0xffff
#define HWIO_GCC_BLSP2_UART2_APPS_N_N_SHFT                                                                   0x0

#define HWIO_GCC_BLSP2_UART2_APPS_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a5c)
#define HWIO_GCC_BLSP2_UART2_APPS_D_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000a5c)
#define HWIO_GCC_BLSP2_UART2_APPS_D_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a5c)
#define HWIO_GCC_BLSP2_UART2_APPS_D_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP2_UART2_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_D_ADDR, HWIO_GCC_BLSP2_UART2_APPS_D_RMSK)
#define HWIO_GCC_BLSP2_UART2_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART2_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP2_UART2_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART2_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP2_UART2_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART2_APPS_D_ADDR,m,v,HWIO_GCC_BLSP2_UART2_APPS_D_IN)
#define HWIO_GCC_BLSP2_UART2_APPS_D_D_BMSK                                                                0xffff
#define HWIO_GCC_BLSP2_UART2_APPS_D_D_SHFT                                                                   0x0

#define HWIO_GCC_BLSP2_QUP3_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a80)
#define HWIO_GCC_BLSP2_QUP3_BCR_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000a80)
#define HWIO_GCC_BLSP2_QUP3_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a80)
#define HWIO_GCC_BLSP2_QUP3_BCR_RMSK                                                                         0x1
#define HWIO_GCC_BLSP2_QUP3_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_BCR_ADDR, HWIO_GCC_BLSP2_QUP3_BCR_RMSK)
#define HWIO_GCC_BLSP2_QUP3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP3_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP3_BCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP3_BCR_IN)
#define HWIO_GCC_BLSP2_QUP3_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_BLSP2_QUP3_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_BLSP2_QUP3_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_BLSP2_QUP3_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a84)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000a84)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a84)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a88)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000a88)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a88)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP2_QUP3_I2C_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a8c)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000a8c)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a8c)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_RMSK                                                    0x800000f3
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                                  0x80
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                                   0x7
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                                  0x40
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                                   0x6
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                                  0x20
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                                   0x5
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                           0x0
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                            0x1
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a90)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000a90)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a90)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_RMSK                                                        0x371f
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_MODE_BMSK                                                   0x3000
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_MODE_SHFT                                                      0xc
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                          0x0
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                            0x1
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                              0x2
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                               0x3
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                              0x0
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                              0x1
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                              0x2
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                              0x3
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                              0x4
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                              0x5
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                              0x6
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                              0x7
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                            0x0
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                              0x1
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                            0x2
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                              0x3
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                            0x4
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                              0x5
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                            0x6
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                              0x7
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                            0x8
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                              0x9
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                            0xa
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                              0xb
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                            0xc
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                              0xd
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                            0xe
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                              0xf
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                           0x10
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                             0x11
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                           0x12
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                            0x13
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                          0x14
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                            0x15
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                          0x16
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                            0x17
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                          0x18
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                            0x19
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                          0x1a
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                            0x1b
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                          0x1c
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                            0x1d
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                          0x1e
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                            0x1f

#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a94)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000a94)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a94)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_RMSK                                                                 0xff
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_ADDR, HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_M_BMSK                                                               0xff
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_M_M_SHFT                                                                0x0

#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a98)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000a98)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a98)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_RMSK                                                                 0xff
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_ADDR, HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_N_BMSK                                                               0xff
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_N_N_SHFT                                                                0x0

#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000a9c)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000a9c)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000a9c)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_RMSK                                                                 0xff
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_ADDR, HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_D_BMSK                                                               0xff
#define HWIO_GCC_BLSP2_QUP3_SPI_APPS_D_D_SHFT                                                                0x0

#define HWIO_GCC_BLSP2_UART3_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000ac0)
#define HWIO_GCC_BLSP2_UART3_BCR_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000ac0)
#define HWIO_GCC_BLSP2_UART3_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000ac0)
#define HWIO_GCC_BLSP2_UART3_BCR_RMSK                                                                        0x1
#define HWIO_GCC_BLSP2_UART3_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART3_BCR_ADDR, HWIO_GCC_BLSP2_UART3_BCR_RMSK)
#define HWIO_GCC_BLSP2_UART3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART3_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART3_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART3_BCR_ADDR,m,v,HWIO_GCC_BLSP2_UART3_BCR_IN)
#define HWIO_GCC_BLSP2_UART3_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_BLSP2_UART3_BCR_BLK_ARES_SHFT                                                               0x0
#define HWIO_GCC_BLSP2_UART3_BCR_BLK_ARES_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_BLSP2_UART3_BCR_BLK_ARES_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_BLSP2_UART3_APPS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000ac4)
#define HWIO_GCC_BLSP2_UART3_APPS_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000ac4)
#define HWIO_GCC_BLSP2_UART3_APPS_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000ac4)
#define HWIO_GCC_BLSP2_UART3_APPS_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_BLSP2_UART3_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART3_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_UART3_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_UART3_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART3_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART3_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART3_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART3_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART3_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_UART3_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_UART3_APPS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BLSP2_UART3_APPS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BLSP2_UART3_APPS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_BLSP2_UART3_APPS_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_BLSP2_UART3_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_BLSP2_UART3_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_BLSP2_UART3_SIM_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000ac8)
#define HWIO_GCC_BLSP2_UART3_SIM_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000ac8)
#define HWIO_GCC_BLSP2_UART3_SIM_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000ac8)
#define HWIO_GCC_BLSP2_UART3_SIM_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_BLSP2_UART3_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART3_SIM_CBCR_ADDR, HWIO_GCC_BLSP2_UART3_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP2_UART3_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART3_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART3_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART3_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART3_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART3_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_UART3_SIM_CBCR_IN)
#define HWIO_GCC_BLSP2_UART3_SIM_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BLSP2_UART3_SIM_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BLSP2_UART3_SIM_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_BLSP2_UART3_SIM_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_BLSP2_UART3_SIM_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_BLSP2_UART3_SIM_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000acc)
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000acc)
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000acc)
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                              0x0
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                               0x1
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_UPDATE_SHFT                                                       0x0
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_BLSP2_UART3_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000ad0)
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000ad0)
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000ad0)
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                             0x0
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                               0x1
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                                 0x2
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                                  0x3
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                 0x0
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                 0x1
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                 0x2
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                 0x3
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                 0x4
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                 0x5
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                 0x6
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                 0x7
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_DIV_SHFT                                                      0x0
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                               0x0
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                 0x1
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                               0x2
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                 0x3
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                               0x4
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                 0x5
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                               0x6
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                 0x7
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                               0x8
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                 0x9
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                               0xa
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                 0xb
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                               0xc
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                 0xd
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                               0xe
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                 0xf
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                              0x10
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                0x11
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                              0x12
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                               0x13
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                             0x14
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                               0x15
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                             0x16
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                               0x17
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                             0x18
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                               0x19
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                             0x1a
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                               0x1b
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                             0x1c
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                               0x1d
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                             0x1e
#define HWIO_GCC_BLSP2_UART3_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                               0x1f

#define HWIO_GCC_BLSP2_UART3_APPS_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000ad4)
#define HWIO_GCC_BLSP2_UART3_APPS_M_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000ad4)
#define HWIO_GCC_BLSP2_UART3_APPS_M_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000ad4)
#define HWIO_GCC_BLSP2_UART3_APPS_M_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP2_UART3_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART3_APPS_M_ADDR, HWIO_GCC_BLSP2_UART3_APPS_M_RMSK)
#define HWIO_GCC_BLSP2_UART3_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART3_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP2_UART3_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART3_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP2_UART3_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART3_APPS_M_ADDR,m,v,HWIO_GCC_BLSP2_UART3_APPS_M_IN)
#define HWIO_GCC_BLSP2_UART3_APPS_M_M_BMSK                                                                0xffff
#define HWIO_GCC_BLSP2_UART3_APPS_M_M_SHFT                                                                   0x0

#define HWIO_GCC_BLSP2_UART3_APPS_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000ad8)
#define HWIO_GCC_BLSP2_UART3_APPS_N_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000ad8)
#define HWIO_GCC_BLSP2_UART3_APPS_N_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000ad8)
#define HWIO_GCC_BLSP2_UART3_APPS_N_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP2_UART3_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART3_APPS_N_ADDR, HWIO_GCC_BLSP2_UART3_APPS_N_RMSK)
#define HWIO_GCC_BLSP2_UART3_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART3_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP2_UART3_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART3_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP2_UART3_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART3_APPS_N_ADDR,m,v,HWIO_GCC_BLSP2_UART3_APPS_N_IN)
#define HWIO_GCC_BLSP2_UART3_APPS_N_N_BMSK                                                                0xffff
#define HWIO_GCC_BLSP2_UART3_APPS_N_N_SHFT                                                                   0x0

#define HWIO_GCC_BLSP2_UART3_APPS_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000adc)
#define HWIO_GCC_BLSP2_UART3_APPS_D_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000adc)
#define HWIO_GCC_BLSP2_UART3_APPS_D_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000adc)
#define HWIO_GCC_BLSP2_UART3_APPS_D_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP2_UART3_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART3_APPS_D_ADDR, HWIO_GCC_BLSP2_UART3_APPS_D_RMSK)
#define HWIO_GCC_BLSP2_UART3_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART3_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP2_UART3_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART3_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP2_UART3_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART3_APPS_D_ADDR,m,v,HWIO_GCC_BLSP2_UART3_APPS_D_IN)
#define HWIO_GCC_BLSP2_UART3_APPS_D_D_BMSK                                                                0xffff
#define HWIO_GCC_BLSP2_UART3_APPS_D_D_SHFT                                                                   0x0

#define HWIO_GCC_BLSP2_QUP4_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b00)
#define HWIO_GCC_BLSP2_QUP4_BCR_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000b00)
#define HWIO_GCC_BLSP2_QUP4_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b00)
#define HWIO_GCC_BLSP2_QUP4_BCR_RMSK                                                                         0x1
#define HWIO_GCC_BLSP2_QUP4_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_BCR_ADDR, HWIO_GCC_BLSP2_QUP4_BCR_RMSK)
#define HWIO_GCC_BLSP2_QUP4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP4_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP4_BCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP4_BCR_IN)
#define HWIO_GCC_BLSP2_QUP4_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_BLSP2_QUP4_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_BLSP2_QUP4_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_BLSP2_QUP4_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b04)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000b04)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b04)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b08)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000b08)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b08)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP2_QUP4_I2C_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b0c)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000b0c)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b0c)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_RMSK                                                    0x800000f3
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                                  0x80
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                                   0x7
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                                  0x40
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                                   0x6
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                                  0x20
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                                   0x5
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                           0x0
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                            0x1
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b10)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000b10)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b10)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_RMSK                                                        0x371f
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_MODE_BMSK                                                   0x3000
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_MODE_SHFT                                                      0xc
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                          0x0
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                            0x1
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                              0x2
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                               0x3
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                              0x0
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                              0x1
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                              0x2
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                              0x3
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                              0x4
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                              0x5
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                              0x6
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                              0x7
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                            0x0
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                              0x1
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                            0x2
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                              0x3
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                            0x4
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                              0x5
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                            0x6
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                              0x7
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                            0x8
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                              0x9
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                            0xa
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                              0xb
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                            0xc
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                              0xd
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                            0xe
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                              0xf
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                           0x10
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                             0x11
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                           0x12
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                            0x13
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                          0x14
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                            0x15
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                          0x16
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                            0x17
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                          0x18
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                            0x19
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                          0x1a
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                            0x1b
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                          0x1c
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                            0x1d
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                          0x1e
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                            0x1f

#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b14)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000b14)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b14)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_RMSK                                                                 0xff
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_ADDR, HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_M_BMSK                                                               0xff
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_M_M_SHFT                                                                0x0

#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b18)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000b18)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b18)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_RMSK                                                                 0xff
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_ADDR, HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_N_BMSK                                                               0xff
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_N_N_SHFT                                                                0x0

#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b1c)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000b1c)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b1c)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_RMSK                                                                 0xff
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_ADDR, HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_D_BMSK                                                               0xff
#define HWIO_GCC_BLSP2_QUP4_SPI_APPS_D_D_SHFT                                                                0x0

#define HWIO_GCC_BLSP2_UART4_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b40)
#define HWIO_GCC_BLSP2_UART4_BCR_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000b40)
#define HWIO_GCC_BLSP2_UART4_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b40)
#define HWIO_GCC_BLSP2_UART4_BCR_RMSK                                                                        0x1
#define HWIO_GCC_BLSP2_UART4_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART4_BCR_ADDR, HWIO_GCC_BLSP2_UART4_BCR_RMSK)
#define HWIO_GCC_BLSP2_UART4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART4_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART4_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART4_BCR_ADDR,m,v,HWIO_GCC_BLSP2_UART4_BCR_IN)
#define HWIO_GCC_BLSP2_UART4_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_BLSP2_UART4_BCR_BLK_ARES_SHFT                                                               0x0
#define HWIO_GCC_BLSP2_UART4_BCR_BLK_ARES_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_BLSP2_UART4_BCR_BLK_ARES_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_BLSP2_UART4_APPS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b44)
#define HWIO_GCC_BLSP2_UART4_APPS_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000b44)
#define HWIO_GCC_BLSP2_UART4_APPS_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b44)
#define HWIO_GCC_BLSP2_UART4_APPS_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_BLSP2_UART4_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART4_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_UART4_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_UART4_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART4_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART4_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART4_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART4_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART4_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_UART4_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_UART4_APPS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BLSP2_UART4_APPS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BLSP2_UART4_APPS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_BLSP2_UART4_APPS_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_BLSP2_UART4_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_BLSP2_UART4_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_BLSP2_UART4_SIM_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b48)
#define HWIO_GCC_BLSP2_UART4_SIM_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000b48)
#define HWIO_GCC_BLSP2_UART4_SIM_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b48)
#define HWIO_GCC_BLSP2_UART4_SIM_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_BLSP2_UART4_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART4_SIM_CBCR_ADDR, HWIO_GCC_BLSP2_UART4_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP2_UART4_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART4_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART4_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART4_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART4_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART4_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_UART4_SIM_CBCR_IN)
#define HWIO_GCC_BLSP2_UART4_SIM_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BLSP2_UART4_SIM_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BLSP2_UART4_SIM_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_BLSP2_UART4_SIM_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_BLSP2_UART4_SIM_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_BLSP2_UART4_SIM_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b4c)
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000b4c)
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b4c)
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                              0x0
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                               0x1
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_UPDATE_SHFT                                                       0x0
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_BLSP2_UART4_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b50)
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000b50)
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b50)
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                             0x0
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                               0x1
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                                 0x2
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                                  0x3
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                 0x0
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                 0x1
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                 0x2
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                 0x3
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                 0x4
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                 0x5
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                 0x6
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                 0x7
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_DIV_SHFT                                                      0x0
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                               0x0
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                 0x1
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                               0x2
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                 0x3
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                               0x4
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                 0x5
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                               0x6
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                 0x7
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                               0x8
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                 0x9
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                               0xa
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                 0xb
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                               0xc
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                 0xd
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                               0xe
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                 0xf
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                              0x10
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                0x11
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                              0x12
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                               0x13
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                             0x14
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                               0x15
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                             0x16
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                               0x17
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                             0x18
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                               0x19
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                             0x1a
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                               0x1b
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                             0x1c
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                               0x1d
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                             0x1e
#define HWIO_GCC_BLSP2_UART4_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                               0x1f

#define HWIO_GCC_BLSP2_UART4_APPS_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b54)
#define HWIO_GCC_BLSP2_UART4_APPS_M_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000b54)
#define HWIO_GCC_BLSP2_UART4_APPS_M_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b54)
#define HWIO_GCC_BLSP2_UART4_APPS_M_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP2_UART4_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART4_APPS_M_ADDR, HWIO_GCC_BLSP2_UART4_APPS_M_RMSK)
#define HWIO_GCC_BLSP2_UART4_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART4_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP2_UART4_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART4_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP2_UART4_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART4_APPS_M_ADDR,m,v,HWIO_GCC_BLSP2_UART4_APPS_M_IN)
#define HWIO_GCC_BLSP2_UART4_APPS_M_M_BMSK                                                                0xffff
#define HWIO_GCC_BLSP2_UART4_APPS_M_M_SHFT                                                                   0x0

#define HWIO_GCC_BLSP2_UART4_APPS_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b58)
#define HWIO_GCC_BLSP2_UART4_APPS_N_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000b58)
#define HWIO_GCC_BLSP2_UART4_APPS_N_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b58)
#define HWIO_GCC_BLSP2_UART4_APPS_N_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP2_UART4_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART4_APPS_N_ADDR, HWIO_GCC_BLSP2_UART4_APPS_N_RMSK)
#define HWIO_GCC_BLSP2_UART4_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART4_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP2_UART4_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART4_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP2_UART4_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART4_APPS_N_ADDR,m,v,HWIO_GCC_BLSP2_UART4_APPS_N_IN)
#define HWIO_GCC_BLSP2_UART4_APPS_N_N_BMSK                                                                0xffff
#define HWIO_GCC_BLSP2_UART4_APPS_N_N_SHFT                                                                   0x0

#define HWIO_GCC_BLSP2_UART4_APPS_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b5c)
#define HWIO_GCC_BLSP2_UART4_APPS_D_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000b5c)
#define HWIO_GCC_BLSP2_UART4_APPS_D_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b5c)
#define HWIO_GCC_BLSP2_UART4_APPS_D_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP2_UART4_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART4_APPS_D_ADDR, HWIO_GCC_BLSP2_UART4_APPS_D_RMSK)
#define HWIO_GCC_BLSP2_UART4_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART4_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP2_UART4_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART4_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP2_UART4_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART4_APPS_D_ADDR,m,v,HWIO_GCC_BLSP2_UART4_APPS_D_IN)
#define HWIO_GCC_BLSP2_UART4_APPS_D_D_BMSK                                                                0xffff
#define HWIO_GCC_BLSP2_UART4_APPS_D_D_SHFT                                                                   0x0

#define HWIO_GCC_BLSP2_QUP5_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b80)
#define HWIO_GCC_BLSP2_QUP5_BCR_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000b80)
#define HWIO_GCC_BLSP2_QUP5_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b80)
#define HWIO_GCC_BLSP2_QUP5_BCR_RMSK                                                                         0x1
#define HWIO_GCC_BLSP2_QUP5_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP5_BCR_ADDR, HWIO_GCC_BLSP2_QUP5_BCR_RMSK)
#define HWIO_GCC_BLSP2_QUP5_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP5_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP5_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP5_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP5_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP5_BCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP5_BCR_IN)
#define HWIO_GCC_BLSP2_QUP5_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_BLSP2_QUP5_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_BLSP2_QUP5_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_BLSP2_QUP5_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b84)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000b84)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b84)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP5_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP5_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP5_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP5_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP5_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP5_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b88)
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000b88)
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b88)
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP5_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP5_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP5_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP5_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP5_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP5_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP2_QUP5_I2C_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b8c)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000b8c)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b8c)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_RMSK                                                    0x800000f3
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                                  0x80
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                                   0x7
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                                  0x40
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                                   0x6
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                                  0x20
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                                   0x5
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                           0x0
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                            0x1
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b90)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000b90)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b90)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_RMSK                                                        0x371f
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_MODE_BMSK                                                   0x3000
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_MODE_SHFT                                                      0xc
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                          0x0
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                            0x1
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                              0x2
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                               0x3
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                              0x0
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                              0x1
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                              0x2
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                              0x3
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                              0x4
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                              0x5
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                              0x6
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                              0x7
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                            0x0
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                              0x1
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                            0x2
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                              0x3
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                            0x4
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                              0x5
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                            0x6
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                              0x7
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                            0x8
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                              0x9
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                            0xa
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                              0xb
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                            0xc
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                              0xd
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                            0xe
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                              0xf
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                           0x10
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                             0x11
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                           0x12
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                            0x13
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                          0x14
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                            0x15
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                          0x16
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                            0x17
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                          0x18
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                            0x19
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                          0x1a
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                            0x1b
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                          0x1c
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                            0x1d
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                          0x1e
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                            0x1f

#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_M_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b94)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_M_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000b94)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_M_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b94)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_M_RMSK                                                                 0xff
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP5_SPI_APPS_M_ADDR, HWIO_GCC_BLSP2_QUP5_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP5_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP5_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP5_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP2_QUP5_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_M_M_BMSK                                                               0xff
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_M_M_SHFT                                                                0x0

#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_N_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b98)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_N_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000b98)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_N_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b98)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_N_RMSK                                                                 0xff
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP5_SPI_APPS_N_ADDR, HWIO_GCC_BLSP2_QUP5_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP5_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP5_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP5_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP2_QUP5_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_N_N_BMSK                                                               0xff
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_N_N_SHFT                                                                0x0

#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_D_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000b9c)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_D_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000b9c)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_D_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000b9c)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_D_RMSK                                                                 0xff
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP5_SPI_APPS_D_ADDR, HWIO_GCC_BLSP2_QUP5_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP5_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP5_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP5_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP2_QUP5_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_D_D_BMSK                                                               0xff
#define HWIO_GCC_BLSP2_QUP5_SPI_APPS_D_D_SHFT                                                                0x0

#define HWIO_GCC_BLSP2_UART5_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000bc0)
#define HWIO_GCC_BLSP2_UART5_BCR_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000bc0)
#define HWIO_GCC_BLSP2_UART5_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000bc0)
#define HWIO_GCC_BLSP2_UART5_BCR_RMSK                                                                        0x1
#define HWIO_GCC_BLSP2_UART5_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART5_BCR_ADDR, HWIO_GCC_BLSP2_UART5_BCR_RMSK)
#define HWIO_GCC_BLSP2_UART5_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART5_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART5_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART5_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART5_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART5_BCR_ADDR,m,v,HWIO_GCC_BLSP2_UART5_BCR_IN)
#define HWIO_GCC_BLSP2_UART5_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_BLSP2_UART5_BCR_BLK_ARES_SHFT                                                               0x0
#define HWIO_GCC_BLSP2_UART5_BCR_BLK_ARES_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_BLSP2_UART5_BCR_BLK_ARES_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_BLSP2_UART5_APPS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000bc4)
#define HWIO_GCC_BLSP2_UART5_APPS_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000bc4)
#define HWIO_GCC_BLSP2_UART5_APPS_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000bc4)
#define HWIO_GCC_BLSP2_UART5_APPS_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_BLSP2_UART5_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART5_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_UART5_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_UART5_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART5_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART5_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART5_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART5_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART5_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_UART5_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_UART5_APPS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BLSP2_UART5_APPS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BLSP2_UART5_APPS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_BLSP2_UART5_APPS_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_BLSP2_UART5_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_BLSP2_UART5_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_BLSP2_UART5_SIM_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000bc8)
#define HWIO_GCC_BLSP2_UART5_SIM_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000bc8)
#define HWIO_GCC_BLSP2_UART5_SIM_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000bc8)
#define HWIO_GCC_BLSP2_UART5_SIM_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_BLSP2_UART5_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART5_SIM_CBCR_ADDR, HWIO_GCC_BLSP2_UART5_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP2_UART5_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART5_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART5_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART5_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART5_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART5_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_UART5_SIM_CBCR_IN)
#define HWIO_GCC_BLSP2_UART5_SIM_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BLSP2_UART5_SIM_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BLSP2_UART5_SIM_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_BLSP2_UART5_SIM_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_BLSP2_UART5_SIM_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_BLSP2_UART5_SIM_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000bcc)
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000bcc)
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000bcc)
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                              0x0
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                               0x1
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_UPDATE_SHFT                                                       0x0
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_BLSP2_UART5_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000bd0)
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000bd0)
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000bd0)
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                             0x0
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                               0x1
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                                 0x2
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                                  0x3
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                 0x0
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                 0x1
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                 0x2
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                 0x3
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                 0x4
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                 0x5
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                 0x6
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                 0x7
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_DIV_SHFT                                                      0x0
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                               0x0
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                 0x1
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                               0x2
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                 0x3
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                               0x4
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                 0x5
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                               0x6
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                 0x7
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                               0x8
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                 0x9
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                               0xa
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                 0xb
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                               0xc
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                 0xd
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                               0xe
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                 0xf
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                              0x10
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                0x11
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                              0x12
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                               0x13
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                             0x14
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                               0x15
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                             0x16
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                               0x17
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                             0x18
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                               0x19
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                             0x1a
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                               0x1b
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                             0x1c
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                               0x1d
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                             0x1e
#define HWIO_GCC_BLSP2_UART5_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                               0x1f

#define HWIO_GCC_BLSP2_UART5_APPS_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000bd4)
#define HWIO_GCC_BLSP2_UART5_APPS_M_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000bd4)
#define HWIO_GCC_BLSP2_UART5_APPS_M_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000bd4)
#define HWIO_GCC_BLSP2_UART5_APPS_M_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP2_UART5_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART5_APPS_M_ADDR, HWIO_GCC_BLSP2_UART5_APPS_M_RMSK)
#define HWIO_GCC_BLSP2_UART5_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART5_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP2_UART5_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART5_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP2_UART5_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART5_APPS_M_ADDR,m,v,HWIO_GCC_BLSP2_UART5_APPS_M_IN)
#define HWIO_GCC_BLSP2_UART5_APPS_M_M_BMSK                                                                0xffff
#define HWIO_GCC_BLSP2_UART5_APPS_M_M_SHFT                                                                   0x0

#define HWIO_GCC_BLSP2_UART5_APPS_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000bd8)
#define HWIO_GCC_BLSP2_UART5_APPS_N_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000bd8)
#define HWIO_GCC_BLSP2_UART5_APPS_N_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000bd8)
#define HWIO_GCC_BLSP2_UART5_APPS_N_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP2_UART5_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART5_APPS_N_ADDR, HWIO_GCC_BLSP2_UART5_APPS_N_RMSK)
#define HWIO_GCC_BLSP2_UART5_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART5_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP2_UART5_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART5_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP2_UART5_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART5_APPS_N_ADDR,m,v,HWIO_GCC_BLSP2_UART5_APPS_N_IN)
#define HWIO_GCC_BLSP2_UART5_APPS_N_N_BMSK                                                                0xffff
#define HWIO_GCC_BLSP2_UART5_APPS_N_N_SHFT                                                                   0x0

#define HWIO_GCC_BLSP2_UART5_APPS_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000bdc)
#define HWIO_GCC_BLSP2_UART5_APPS_D_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000bdc)
#define HWIO_GCC_BLSP2_UART5_APPS_D_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000bdc)
#define HWIO_GCC_BLSP2_UART5_APPS_D_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP2_UART5_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART5_APPS_D_ADDR, HWIO_GCC_BLSP2_UART5_APPS_D_RMSK)
#define HWIO_GCC_BLSP2_UART5_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART5_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP2_UART5_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART5_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP2_UART5_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART5_APPS_D_ADDR,m,v,HWIO_GCC_BLSP2_UART5_APPS_D_IN)
#define HWIO_GCC_BLSP2_UART5_APPS_D_D_BMSK                                                                0xffff
#define HWIO_GCC_BLSP2_UART5_APPS_D_D_SHFT                                                                   0x0

#define HWIO_GCC_BLSP2_QUP6_BCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000c00)
#define HWIO_GCC_BLSP2_QUP6_BCR_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000c00)
#define HWIO_GCC_BLSP2_QUP6_BCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000c00)
#define HWIO_GCC_BLSP2_QUP6_BCR_RMSK                                                                         0x1
#define HWIO_GCC_BLSP2_QUP6_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP6_BCR_ADDR, HWIO_GCC_BLSP2_QUP6_BCR_RMSK)
#define HWIO_GCC_BLSP2_QUP6_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP6_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP6_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP6_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP6_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP6_BCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP6_BCR_IN)
#define HWIO_GCC_BLSP2_QUP6_BCR_BLK_ARES_BMSK                                                                0x1
#define HWIO_GCC_BLSP2_QUP6_BCR_BLK_ARES_SHFT                                                                0x0
#define HWIO_GCC_BLSP2_QUP6_BCR_BLK_ARES_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_BLSP2_QUP6_BCR_BLK_ARES_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000c04)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000c04)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000c04)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP6_SPI_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP6_SPI_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP6_SPI_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP6_SPI_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP6_SPI_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP6_SPI_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CBCR_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000c08)
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CBCR_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000c08)
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CBCR_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000c08)
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CBCR_RMSK                                                        0x80000001
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP6_I2C_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_QUP6_I2C_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP6_I2C_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP6_I2C_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP6_I2C_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_QUP6_I2C_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CBCR_CLK_OFF_BMSK                                                0x80000000
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CBCR_CLK_OFF_SHFT                                                      0x1f
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CBCR_CLK_ENABLE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CBCR_CLK_ENABLE_SHFT                                                    0x0
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP2_QUP6_I2C_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000c0c)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000c0c)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000c0c)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_RMSK                                                    0x800000f3
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_ROOT_OFF_BMSK                                           0x80000000
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                 0x1f
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_DIRTY_D_BMSK                                                  0x80
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_DIRTY_D_SHFT                                                   0x7
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_DIRTY_M_BMSK                                                  0x40
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_DIRTY_M_SHFT                                                   0x6
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_DIRTY_N_BMSK                                                  0x20
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_DIRTY_N_SHFT                                                   0x5
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                           0x10
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                            0x4
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_ROOT_EN_BMSK                                                   0x2
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_ROOT_EN_SHFT                                                   0x1
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                           0x0
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                            0x1
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_UPDATE_BMSK                                                    0x1
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_UPDATE_SHFT                                                    0x0
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                             0x1

#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000c10)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000c10)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000c10)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_RMSK                                                        0x371f
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_MODE_BMSK                                                   0x3000
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_MODE_SHFT                                                      0xc
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                          0x0
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                            0x1
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                              0x2
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                               0x3
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_BMSK                                                 0x700
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SHFT                                                   0x8
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                              0x0
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                              0x1
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                              0x2
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                              0x3
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                              0x4
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                              0x5
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                              0x6
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                              0x7
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_BMSK                                                  0x1f
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_SHFT                                                   0x0
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                            0x0
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                              0x1
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                            0x2
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                              0x3
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                            0x4
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                              0x5
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                            0x6
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                              0x7
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                            0x8
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                              0x9
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                            0xa
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                              0xb
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                            0xc
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                              0xd
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                            0xe
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                              0xf
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                           0x10
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                             0x11
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                           0x12
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                            0x13
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                          0x14
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                            0x15
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                          0x16
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                            0x17
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                          0x18
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                            0x19
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                          0x1a
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                            0x1b
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                          0x1c
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                            0x1d
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                          0x1e
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                            0x1f

#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_M_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000c14)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_M_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000c14)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_M_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000c14)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_M_RMSK                                                                 0xff
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP6_SPI_APPS_M_ADDR, HWIO_GCC_BLSP2_QUP6_SPI_APPS_M_RMSK)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP6_SPI_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP6_SPI_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP6_SPI_APPS_M_ADDR,m,v,HWIO_GCC_BLSP2_QUP6_SPI_APPS_M_IN)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_M_M_BMSK                                                               0xff
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_M_M_SHFT                                                                0x0

#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_N_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000c18)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_N_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000c18)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_N_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000c18)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_N_RMSK                                                                 0xff
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP6_SPI_APPS_N_ADDR, HWIO_GCC_BLSP2_QUP6_SPI_APPS_N_RMSK)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP6_SPI_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP6_SPI_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP6_SPI_APPS_N_ADDR,m,v,HWIO_GCC_BLSP2_QUP6_SPI_APPS_N_IN)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_N_N_BMSK                                                               0xff
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_N_N_SHFT                                                                0x0

#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_D_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000c1c)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_D_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000c1c)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_D_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000c1c)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_D_RMSK                                                                 0xff
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_QUP6_SPI_APPS_D_ADDR, HWIO_GCC_BLSP2_QUP6_SPI_APPS_D_RMSK)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_QUP6_SPI_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_QUP6_SPI_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_QUP6_SPI_APPS_D_ADDR,m,v,HWIO_GCC_BLSP2_QUP6_SPI_APPS_D_IN)
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_D_D_BMSK                                                               0xff
#define HWIO_GCC_BLSP2_QUP6_SPI_APPS_D_D_SHFT                                                                0x0

#define HWIO_GCC_BLSP2_UART6_BCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00000c40)
#define HWIO_GCC_BLSP2_UART6_BCR_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000c40)
#define HWIO_GCC_BLSP2_UART6_BCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000c40)
#define HWIO_GCC_BLSP2_UART6_BCR_RMSK                                                                        0x1
#define HWIO_GCC_BLSP2_UART6_BCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART6_BCR_ADDR, HWIO_GCC_BLSP2_UART6_BCR_RMSK)
#define HWIO_GCC_BLSP2_UART6_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART6_BCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART6_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART6_BCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART6_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART6_BCR_ADDR,m,v,HWIO_GCC_BLSP2_UART6_BCR_IN)
#define HWIO_GCC_BLSP2_UART6_BCR_BLK_ARES_BMSK                                                               0x1
#define HWIO_GCC_BLSP2_UART6_BCR_BLK_ARES_SHFT                                                               0x0
#define HWIO_GCC_BLSP2_UART6_BCR_BLK_ARES_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_BLSP2_UART6_BCR_BLK_ARES_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_BLSP2_UART6_APPS_CBCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00000c44)
#define HWIO_GCC_BLSP2_UART6_APPS_CBCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000c44)
#define HWIO_GCC_BLSP2_UART6_APPS_CBCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000c44)
#define HWIO_GCC_BLSP2_UART6_APPS_CBCR_RMSK                                                           0x80000001
#define HWIO_GCC_BLSP2_UART6_APPS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART6_APPS_CBCR_ADDR, HWIO_GCC_BLSP2_UART6_APPS_CBCR_RMSK)
#define HWIO_GCC_BLSP2_UART6_APPS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART6_APPS_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART6_APPS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART6_APPS_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART6_APPS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART6_APPS_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_UART6_APPS_CBCR_IN)
#define HWIO_GCC_BLSP2_UART6_APPS_CBCR_CLK_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BLSP2_UART6_APPS_CBCR_CLK_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BLSP2_UART6_APPS_CBCR_CLK_ENABLE_BMSK                                                       0x1
#define HWIO_GCC_BLSP2_UART6_APPS_CBCR_CLK_ENABLE_SHFT                                                       0x0
#define HWIO_GCC_BLSP2_UART6_APPS_CBCR_CLK_ENABLE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_BLSP2_UART6_APPS_CBCR_CLK_ENABLE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_BLSP2_UART6_SIM_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00000c48)
#define HWIO_GCC_BLSP2_UART6_SIM_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000c48)
#define HWIO_GCC_BLSP2_UART6_SIM_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000c48)
#define HWIO_GCC_BLSP2_UART6_SIM_CBCR_RMSK                                                            0x80000001
#define HWIO_GCC_BLSP2_UART6_SIM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART6_SIM_CBCR_ADDR, HWIO_GCC_BLSP2_UART6_SIM_CBCR_RMSK)
#define HWIO_GCC_BLSP2_UART6_SIM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART6_SIM_CBCR_ADDR, m)
#define HWIO_GCC_BLSP2_UART6_SIM_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART6_SIM_CBCR_ADDR,v)
#define HWIO_GCC_BLSP2_UART6_SIM_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART6_SIM_CBCR_ADDR,m,v,HWIO_GCC_BLSP2_UART6_SIM_CBCR_IN)
#define HWIO_GCC_BLSP2_UART6_SIM_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BLSP2_UART6_SIM_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BLSP2_UART6_SIM_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_BLSP2_UART6_SIM_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_BLSP2_UART6_SIM_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_BLSP2_UART6_SIM_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000c4c)
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000c4c)
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000c4c)
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_RMSK                                                       0x800000f3
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_ADDR, HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_RMSK)
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_IN)
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_ROOT_OFF_BMSK                                              0x80000000
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_ROOT_OFF_SHFT                                                    0x1f
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_DIRTY_D_BMSK                                                     0x80
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_DIRTY_D_SHFT                                                      0x7
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_DIRTY_M_BMSK                                                     0x40
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_DIRTY_M_SHFT                                                      0x6
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_DIRTY_N_BMSK                                                     0x20
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_DIRTY_N_SHFT                                                      0x5
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                              0x10
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                               0x4
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_ROOT_EN_BMSK                                                      0x2
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_ROOT_EN_SHFT                                                      0x1
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                              0x0
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                               0x1
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_UPDATE_BMSK                                                       0x1
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_UPDATE_SHFT                                                       0x0
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_UPDATE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_BLSP2_UART6_APPS_CMD_RCGR_UPDATE_ENABLE_FVAL                                                0x1

#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000c50)
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000c50)
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000c50)
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_RMSK                                                           0x371f
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_ADDR, HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_RMSK)
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_ADDR,m,v,HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_IN)
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_MODE_BMSK                                                      0x3000
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_MODE_SHFT                                                         0xc
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                             0x0
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                               0x1
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_MODE_SWALLOW_FVAL                                                 0x2
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_MODE_BYPASS_FVAL                                                  0x3
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_SEL_BMSK                                                    0x700
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_SEL_SHFT                                                      0x8
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                 0x0
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                 0x1
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                 0x2
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                 0x3
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                 0x4
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                 0x5
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                 0x6
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                 0x7
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_DIV_BMSK                                                     0x1f
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_DIV_SHFT                                                      0x0
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                               0x0
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                 0x1
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                               0x2
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                 0x3
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                               0x4
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                 0x5
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                               0x6
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                 0x7
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                               0x8
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                 0x9
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                               0xa
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                 0xb
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                               0xc
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                 0xd
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                               0xe
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                 0xf
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                              0x10
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                0x11
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                              0x12
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_DIV_DIV10_FVAL                                               0x13
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                             0x14
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_DIV_DIV11_FVAL                                               0x15
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                             0x16
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_DIV_DIV12_FVAL                                               0x17
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                             0x18
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_DIV_DIV13_FVAL                                               0x19
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                             0x1a
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_DIV_DIV14_FVAL                                               0x1b
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                             0x1c
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_DIV_DIV15_FVAL                                               0x1d
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                             0x1e
#define HWIO_GCC_BLSP2_UART6_APPS_CFG_RCGR_SRC_DIV_DIV16_FVAL                                               0x1f

#define HWIO_GCC_BLSP2_UART6_APPS_M_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000c54)
#define HWIO_GCC_BLSP2_UART6_APPS_M_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000c54)
#define HWIO_GCC_BLSP2_UART6_APPS_M_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000c54)
#define HWIO_GCC_BLSP2_UART6_APPS_M_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP2_UART6_APPS_M_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART6_APPS_M_ADDR, HWIO_GCC_BLSP2_UART6_APPS_M_RMSK)
#define HWIO_GCC_BLSP2_UART6_APPS_M_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART6_APPS_M_ADDR, m)
#define HWIO_GCC_BLSP2_UART6_APPS_M_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART6_APPS_M_ADDR,v)
#define HWIO_GCC_BLSP2_UART6_APPS_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART6_APPS_M_ADDR,m,v,HWIO_GCC_BLSP2_UART6_APPS_M_IN)
#define HWIO_GCC_BLSP2_UART6_APPS_M_M_BMSK                                                                0xffff
#define HWIO_GCC_BLSP2_UART6_APPS_M_M_SHFT                                                                   0x0

#define HWIO_GCC_BLSP2_UART6_APPS_N_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000c58)
#define HWIO_GCC_BLSP2_UART6_APPS_N_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000c58)
#define HWIO_GCC_BLSP2_UART6_APPS_N_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000c58)
#define HWIO_GCC_BLSP2_UART6_APPS_N_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP2_UART6_APPS_N_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART6_APPS_N_ADDR, HWIO_GCC_BLSP2_UART6_APPS_N_RMSK)
#define HWIO_GCC_BLSP2_UART6_APPS_N_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART6_APPS_N_ADDR, m)
#define HWIO_GCC_BLSP2_UART6_APPS_N_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART6_APPS_N_ADDR,v)
#define HWIO_GCC_BLSP2_UART6_APPS_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART6_APPS_N_ADDR,m,v,HWIO_GCC_BLSP2_UART6_APPS_N_IN)
#define HWIO_GCC_BLSP2_UART6_APPS_N_N_BMSK                                                                0xffff
#define HWIO_GCC_BLSP2_UART6_APPS_N_N_SHFT                                                                   0x0

#define HWIO_GCC_BLSP2_UART6_APPS_D_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000c5c)
#define HWIO_GCC_BLSP2_UART6_APPS_D_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000c5c)
#define HWIO_GCC_BLSP2_UART6_APPS_D_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000c5c)
#define HWIO_GCC_BLSP2_UART6_APPS_D_RMSK                                                                  0xffff
#define HWIO_GCC_BLSP2_UART6_APPS_D_IN          \
        in_dword_masked(HWIO_GCC_BLSP2_UART6_APPS_D_ADDR, HWIO_GCC_BLSP2_UART6_APPS_D_RMSK)
#define HWIO_GCC_BLSP2_UART6_APPS_D_INM(m)      \
        in_dword_masked(HWIO_GCC_BLSP2_UART6_APPS_D_ADDR, m)
#define HWIO_GCC_BLSP2_UART6_APPS_D_OUT(v)      \
        out_dword(HWIO_GCC_BLSP2_UART6_APPS_D_ADDR,v)
#define HWIO_GCC_BLSP2_UART6_APPS_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BLSP2_UART6_APPS_D_ADDR,m,v,HWIO_GCC_BLSP2_UART6_APPS_D_IN)
#define HWIO_GCC_BLSP2_UART6_APPS_D_D_BMSK                                                                0xffff
#define HWIO_GCC_BLSP2_UART6_APPS_D_D_SHFT                                                                   0x0

#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000c80)
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000c80)
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000c80)
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_RMSK                                                             0x80008001
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PERIPH_XPU_AHB_CBCR_ADDR, HWIO_GCC_PERIPH_XPU_AHB_CBCR_RMSK)
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PERIPH_XPU_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PERIPH_XPU_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PERIPH_XPU_AHB_CBCR_ADDR,m,v,HWIO_GCC_PERIPH_XPU_AHB_CBCR_IN)
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                            0x8000
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                               0xf
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                       0x0
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                        0x1
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_CLK_ENABLE_SHFT                                                         0x0
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_PERIPH_XPU_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_PDM_BCR_ADDR                                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00000cc0)
#define HWIO_GCC_PDM_BCR_PHYS                                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000cc0)
#define HWIO_GCC_PDM_BCR_OFFS                                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000cc0)
#define HWIO_GCC_PDM_BCR_RMSK                                                                                0x1
#define HWIO_GCC_PDM_BCR_IN          \
        in_dword_masked(HWIO_GCC_PDM_BCR_ADDR, HWIO_GCC_PDM_BCR_RMSK)
#define HWIO_GCC_PDM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM_BCR_ADDR, m)
#define HWIO_GCC_PDM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM_BCR_ADDR,v)
#define HWIO_GCC_PDM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM_BCR_ADDR,m,v,HWIO_GCC_PDM_BCR_IN)
#define HWIO_GCC_PDM_BCR_BLK_ARES_BMSK                                                                       0x1
#define HWIO_GCC_PDM_BCR_BLK_ARES_SHFT                                                                       0x0
#define HWIO_GCC_PDM_BCR_BLK_ARES_DISABLE_FVAL                                                               0x0
#define HWIO_GCC_PDM_BCR_BLK_ARES_ENABLE_FVAL                                                                0x1

#define HWIO_GCC_PDM_AHB_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000cc4)
#define HWIO_GCC_PDM_AHB_CBCR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000cc4)
#define HWIO_GCC_PDM_AHB_CBCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000cc4)
#define HWIO_GCC_PDM_AHB_CBCR_RMSK                                                                    0x80008001
#define HWIO_GCC_PDM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PDM_AHB_CBCR_ADDR, HWIO_GCC_PDM_AHB_CBCR_RMSK)
#define HWIO_GCC_PDM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PDM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PDM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM_AHB_CBCR_ADDR,m,v,HWIO_GCC_PDM_AHB_CBCR_IN)
#define HWIO_GCC_PDM_AHB_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_PDM_AHB_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                   0x8000
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                      0xf
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                              0x0
#define HWIO_GCC_PDM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                               0x1
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ENABLE_SHFT                                                                0x0
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_PDM_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_PDM_XO4_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000cc8)
#define HWIO_GCC_PDM_XO4_CBCR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000cc8)
#define HWIO_GCC_PDM_XO4_CBCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000cc8)
#define HWIO_GCC_PDM_XO4_CBCR_RMSK                                                                    0x80030001
#define HWIO_GCC_PDM_XO4_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PDM_XO4_CBCR_ADDR, HWIO_GCC_PDM_XO4_CBCR_RMSK)
#define HWIO_GCC_PDM_XO4_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM_XO4_CBCR_ADDR, m)
#define HWIO_GCC_PDM_XO4_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM_XO4_CBCR_ADDR,v)
#define HWIO_GCC_PDM_XO4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM_XO4_CBCR_ADDR,m,v,HWIO_GCC_PDM_XO4_CBCR_IN)
#define HWIO_GCC_PDM_XO4_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_PDM_XO4_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_PDM_XO4_CBCR_CLK_DIV_BMSK                                                               0x30000
#define HWIO_GCC_PDM_XO4_CBCR_CLK_DIV_SHFT                                                                  0x10
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ENABLE_SHFT                                                                0x0
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ENABLE_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_PDM_XO4_CBCR_CLK_ENABLE_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_PDM2_CBCR_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000ccc)
#define HWIO_GCC_PDM2_CBCR_PHYS                                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000ccc)
#define HWIO_GCC_PDM2_CBCR_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000ccc)
#define HWIO_GCC_PDM2_CBCR_RMSK                                                                       0x80000001
#define HWIO_GCC_PDM2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PDM2_CBCR_ADDR, HWIO_GCC_PDM2_CBCR_RMSK)
#define HWIO_GCC_PDM2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM2_CBCR_ADDR, m)
#define HWIO_GCC_PDM2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PDM2_CBCR_ADDR,v)
#define HWIO_GCC_PDM2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM2_CBCR_ADDR,m,v,HWIO_GCC_PDM2_CBCR_IN)
#define HWIO_GCC_PDM2_CBCR_CLK_OFF_BMSK                                                               0x80000000
#define HWIO_GCC_PDM2_CBCR_CLK_OFF_SHFT                                                                     0x1f
#define HWIO_GCC_PDM2_CBCR_CLK_ENABLE_BMSK                                                                   0x1
#define HWIO_GCC_PDM2_CBCR_CLK_ENABLE_SHFT                                                                   0x0
#define HWIO_GCC_PDM2_CBCR_CLK_ENABLE_DISABLE_FVAL                                                           0x0
#define HWIO_GCC_PDM2_CBCR_CLK_ENABLE_ENABLE_FVAL                                                            0x1

#define HWIO_GCC_PDM2_CMD_RCGR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000cd0)
#define HWIO_GCC_PDM2_CMD_RCGR_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000cd0)
#define HWIO_GCC_PDM2_CMD_RCGR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000cd0)
#define HWIO_GCC_PDM2_CMD_RCGR_RMSK                                                                   0x80000013
#define HWIO_GCC_PDM2_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PDM2_CMD_RCGR_ADDR, HWIO_GCC_PDM2_CMD_RCGR_RMSK)
#define HWIO_GCC_PDM2_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM2_CMD_RCGR_ADDR, m)
#define HWIO_GCC_PDM2_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PDM2_CMD_RCGR_ADDR,v)
#define HWIO_GCC_PDM2_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM2_CMD_RCGR_ADDR,m,v,HWIO_GCC_PDM2_CMD_RCGR_IN)
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_OFF_SHFT                                                                0x1f
#define HWIO_GCC_PDM2_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                          0x10
#define HWIO_GCC_PDM2_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                           0x4
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_EN_BMSK                                                                  0x2
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_EN_SHFT                                                                  0x1
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                          0x0
#define HWIO_GCC_PDM2_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                           0x1
#define HWIO_GCC_PDM2_CMD_RCGR_UPDATE_BMSK                                                                   0x1
#define HWIO_GCC_PDM2_CMD_RCGR_UPDATE_SHFT                                                                   0x0
#define HWIO_GCC_PDM2_CMD_RCGR_UPDATE_DISABLE_FVAL                                                           0x0
#define HWIO_GCC_PDM2_CMD_RCGR_UPDATE_ENABLE_FVAL                                                            0x1

#define HWIO_GCC_PDM2_CFG_RCGR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000cd4)
#define HWIO_GCC_PDM2_CFG_RCGR_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000cd4)
#define HWIO_GCC_PDM2_CFG_RCGR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000cd4)
#define HWIO_GCC_PDM2_CFG_RCGR_RMSK                                                                        0x71f
#define HWIO_GCC_PDM2_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_PDM2_CFG_RCGR_ADDR, HWIO_GCC_PDM2_CFG_RCGR_RMSK)
#define HWIO_GCC_PDM2_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_PDM2_CFG_RCGR_ADDR, m)
#define HWIO_GCC_PDM2_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_PDM2_CFG_RCGR_ADDR,v)
#define HWIO_GCC_PDM2_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PDM2_CFG_RCGR_ADDR,m,v,HWIO_GCC_PDM2_CFG_RCGR_IN)
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_BMSK                                                                0x700
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SHFT                                                                  0x8
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                             0x0
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                             0x1
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                             0x2
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                             0x3
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                             0x4
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                             0x5
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                             0x6
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                             0x7
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_BMSK                                                                 0x1f
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_SHFT                                                                  0x0
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                           0x0
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                             0x1
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                           0x2
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                             0x3
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                           0x4
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                             0x5
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                           0x6
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                             0x7
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                           0x8
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                             0x9
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                           0xa
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                             0xb
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                           0xc
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                             0xd
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                           0xe
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                             0xf
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                          0x10
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                            0x11
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                          0x12
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                           0x13
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                         0x14
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                           0x15
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                         0x16
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                           0x17
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                         0x18
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                           0x19
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                         0x1a
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                           0x1b
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                         0x1c
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                           0x1d
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                         0x1e
#define HWIO_GCC_PDM2_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                           0x1f

#define HWIO_GCC_PRNG_BCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000d00)
#define HWIO_GCC_PRNG_BCR_PHYS                                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000d00)
#define HWIO_GCC_PRNG_BCR_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000d00)
#define HWIO_GCC_PRNG_BCR_RMSK                                                                               0x1
#define HWIO_GCC_PRNG_BCR_IN          \
        in_dword_masked(HWIO_GCC_PRNG_BCR_ADDR, HWIO_GCC_PRNG_BCR_RMSK)
#define HWIO_GCC_PRNG_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PRNG_BCR_ADDR, m)
#define HWIO_GCC_PRNG_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PRNG_BCR_ADDR,v)
#define HWIO_GCC_PRNG_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRNG_BCR_ADDR,m,v,HWIO_GCC_PRNG_BCR_IN)
#define HWIO_GCC_PRNG_BCR_BLK_ARES_BMSK                                                                      0x1
#define HWIO_GCC_PRNG_BCR_BLK_ARES_SHFT                                                                      0x0
#define HWIO_GCC_PRNG_BCR_BLK_ARES_DISABLE_FVAL                                                              0x0
#define HWIO_GCC_PRNG_BCR_BLK_ARES_ENABLE_FVAL                                                               0x1

#define HWIO_GCC_PRNG_AHB_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000d04)
#define HWIO_GCC_PRNG_AHB_CBCR_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000d04)
#define HWIO_GCC_PRNG_AHB_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000d04)
#define HWIO_GCC_PRNG_AHB_CBCR_RMSK                                                                   0x80008000
#define HWIO_GCC_PRNG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PRNG_AHB_CBCR_ADDR, HWIO_GCC_PRNG_AHB_CBCR_RMSK)
#define HWIO_GCC_PRNG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PRNG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PRNG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PRNG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PRNG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PRNG_AHB_CBCR_ADDR,m,v,HWIO_GCC_PRNG_AHB_CBCR_IN)
#define HWIO_GCC_PRNG_AHB_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_PRNG_AHB_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_PRNG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                  0x8000
#define HWIO_GCC_PRNG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                     0xf
#define HWIO_GCC_PRNG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                             0x0
#define HWIO_GCC_PRNG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                              0x1

#define HWIO_GCC_BAM_DMA_BCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00000d40)
#define HWIO_GCC_BAM_DMA_BCR_PHYS                                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000d40)
#define HWIO_GCC_BAM_DMA_BCR_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000d40)
#define HWIO_GCC_BAM_DMA_BCR_RMSK                                                                            0x1
#define HWIO_GCC_BAM_DMA_BCR_IN          \
        in_dword_masked(HWIO_GCC_BAM_DMA_BCR_ADDR, HWIO_GCC_BAM_DMA_BCR_RMSK)
#define HWIO_GCC_BAM_DMA_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BAM_DMA_BCR_ADDR, m)
#define HWIO_GCC_BAM_DMA_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BAM_DMA_BCR_ADDR,v)
#define HWIO_GCC_BAM_DMA_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BAM_DMA_BCR_ADDR,m,v,HWIO_GCC_BAM_DMA_BCR_IN)
#define HWIO_GCC_BAM_DMA_BCR_BLK_ARES_BMSK                                                                   0x1
#define HWIO_GCC_BAM_DMA_BCR_BLK_ARES_SHFT                                                                   0x0
#define HWIO_GCC_BAM_DMA_BCR_BLK_ARES_DISABLE_FVAL                                                           0x0
#define HWIO_GCC_BAM_DMA_BCR_BLK_ARES_ENABLE_FVAL                                                            0x1

#define HWIO_GCC_BAM_DMA_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00000d44)
#define HWIO_GCC_BAM_DMA_AHB_CBCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000d44)
#define HWIO_GCC_BAM_DMA_AHB_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000d44)
#define HWIO_GCC_BAM_DMA_AHB_CBCR_RMSK                                                                0x8000fff0
#define HWIO_GCC_BAM_DMA_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BAM_DMA_AHB_CBCR_ADDR, HWIO_GCC_BAM_DMA_AHB_CBCR_RMSK)
#define HWIO_GCC_BAM_DMA_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BAM_DMA_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BAM_DMA_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BAM_DMA_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BAM_DMA_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BAM_DMA_AHB_CBCR_ADDR,m,v,HWIO_GCC_BAM_DMA_AHB_CBCR_IN)
#define HWIO_GCC_BAM_DMA_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_BAM_DMA_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_BAM_DMA_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                               0x8000
#define HWIO_GCC_BAM_DMA_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                  0xf
#define HWIO_GCC_BAM_DMA_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                          0x0
#define HWIO_GCC_BAM_DMA_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                           0x1
#define HWIO_GCC_BAM_DMA_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                  0x4000
#define HWIO_GCC_BAM_DMA_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                     0xe
#define HWIO_GCC_BAM_DMA_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                       0x0
#define HWIO_GCC_BAM_DMA_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                        0x1
#define HWIO_GCC_BAM_DMA_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                0x2000
#define HWIO_GCC_BAM_DMA_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                   0xd
#define HWIO_GCC_BAM_DMA_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_BAM_DMA_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                      0x1
#define HWIO_GCC_BAM_DMA_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                               0x1000
#define HWIO_GCC_BAM_DMA_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                  0xc
#define HWIO_GCC_BAM_DMA_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_BAM_DMA_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_GCC_BAM_DMA_AHB_CBCR_WAKEUP_BMSK                                                              0xf00
#define HWIO_GCC_BAM_DMA_AHB_CBCR_WAKEUP_SHFT                                                                0x8
#define HWIO_GCC_BAM_DMA_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                         0x0
#define HWIO_GCC_BAM_DMA_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                         0x1
#define HWIO_GCC_BAM_DMA_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                         0x2
#define HWIO_GCC_BAM_DMA_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                         0x3
#define HWIO_GCC_BAM_DMA_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                         0x4
#define HWIO_GCC_BAM_DMA_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                         0x5
#define HWIO_GCC_BAM_DMA_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                         0x6
#define HWIO_GCC_BAM_DMA_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                         0x7
#define HWIO_GCC_BAM_DMA_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                         0x8
#define HWIO_GCC_BAM_DMA_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                         0x9
#define HWIO_GCC_BAM_DMA_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                        0xa
#define HWIO_GCC_BAM_DMA_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                        0xb
#define HWIO_GCC_BAM_DMA_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                        0xc
#define HWIO_GCC_BAM_DMA_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                        0xd
#define HWIO_GCC_BAM_DMA_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                        0xe
#define HWIO_GCC_BAM_DMA_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                        0xf
#define HWIO_GCC_BAM_DMA_AHB_CBCR_SLEEP_BMSK                                                                0xf0
#define HWIO_GCC_BAM_DMA_AHB_CBCR_SLEEP_SHFT                                                                 0x4
#define HWIO_GCC_BAM_DMA_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                          0x0
#define HWIO_GCC_BAM_DMA_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                          0x1
#define HWIO_GCC_BAM_DMA_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                          0x2
#define HWIO_GCC_BAM_DMA_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                          0x3
#define HWIO_GCC_BAM_DMA_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                          0x4
#define HWIO_GCC_BAM_DMA_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                          0x5
#define HWIO_GCC_BAM_DMA_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                          0x6
#define HWIO_GCC_BAM_DMA_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                          0x7
#define HWIO_GCC_BAM_DMA_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                          0x8
#define HWIO_GCC_BAM_DMA_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                          0x9
#define HWIO_GCC_BAM_DMA_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                         0xa
#define HWIO_GCC_BAM_DMA_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                         0xb
#define HWIO_GCC_BAM_DMA_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                         0xc
#define HWIO_GCC_BAM_DMA_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                         0xd
#define HWIO_GCC_BAM_DMA_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                         0xe
#define HWIO_GCC_BAM_DMA_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                         0xf

#define HWIO_GCC_BAM_DMA_INACTIVITY_TIMERS_CBCR_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000d48)
#define HWIO_GCC_BAM_DMA_INACTIVITY_TIMERS_CBCR_PHYS                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000d48)
#define HWIO_GCC_BAM_DMA_INACTIVITY_TIMERS_CBCR_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000d48)
#define HWIO_GCC_BAM_DMA_INACTIVITY_TIMERS_CBCR_RMSK                                                  0x80000000
#define HWIO_GCC_BAM_DMA_INACTIVITY_TIMERS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BAM_DMA_INACTIVITY_TIMERS_CBCR_ADDR, HWIO_GCC_BAM_DMA_INACTIVITY_TIMERS_CBCR_RMSK)
#define HWIO_GCC_BAM_DMA_INACTIVITY_TIMERS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BAM_DMA_INACTIVITY_TIMERS_CBCR_ADDR, m)
#define HWIO_GCC_BAM_DMA_INACTIVITY_TIMERS_CBCR_CLK_OFF_BMSK                                          0x80000000
#define HWIO_GCC_BAM_DMA_INACTIVITY_TIMERS_CBCR_CLK_OFF_SHFT                                                0x1f

#define HWIO_GCC_TSIF_BCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000d80)
#define HWIO_GCC_TSIF_BCR_PHYS                                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000d80)
#define HWIO_GCC_TSIF_BCR_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000d80)
#define HWIO_GCC_TSIF_BCR_RMSK                                                                               0x1
#define HWIO_GCC_TSIF_BCR_IN          \
        in_dword_masked(HWIO_GCC_TSIF_BCR_ADDR, HWIO_GCC_TSIF_BCR_RMSK)
#define HWIO_GCC_TSIF_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TSIF_BCR_ADDR, m)
#define HWIO_GCC_TSIF_BCR_OUT(v)      \
        out_dword(HWIO_GCC_TSIF_BCR_ADDR,v)
#define HWIO_GCC_TSIF_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TSIF_BCR_ADDR,m,v,HWIO_GCC_TSIF_BCR_IN)
#define HWIO_GCC_TSIF_BCR_BLK_ARES_BMSK                                                                      0x1
#define HWIO_GCC_TSIF_BCR_BLK_ARES_SHFT                                                                      0x0
#define HWIO_GCC_TSIF_BCR_BLK_ARES_DISABLE_FVAL                                                              0x0
#define HWIO_GCC_TSIF_BCR_BLK_ARES_ENABLE_FVAL                                                               0x1

#define HWIO_GCC_TSIF_AHB_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000d84)
#define HWIO_GCC_TSIF_AHB_CBCR_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000d84)
#define HWIO_GCC_TSIF_AHB_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000d84)
#define HWIO_GCC_TSIF_AHB_CBCR_RMSK                                                                   0x8000fff1
#define HWIO_GCC_TSIF_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TSIF_AHB_CBCR_ADDR, HWIO_GCC_TSIF_AHB_CBCR_RMSK)
#define HWIO_GCC_TSIF_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TSIF_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TSIF_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TSIF_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TSIF_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TSIF_AHB_CBCR_ADDR,m,v,HWIO_GCC_TSIF_AHB_CBCR_IN)
#define HWIO_GCC_TSIF_AHB_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_TSIF_AHB_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_TSIF_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                  0x8000
#define HWIO_GCC_TSIF_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                     0xf
#define HWIO_GCC_TSIF_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                             0x0
#define HWIO_GCC_TSIF_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                              0x1
#define HWIO_GCC_TSIF_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                     0x4000
#define HWIO_GCC_TSIF_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                        0xe
#define HWIO_GCC_TSIF_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_TSIF_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                           0x1
#define HWIO_GCC_TSIF_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                   0x2000
#define HWIO_GCC_TSIF_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                      0xd
#define HWIO_GCC_TSIF_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_TSIF_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                         0x1
#define HWIO_GCC_TSIF_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                  0x1000
#define HWIO_GCC_TSIF_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                     0xc
#define HWIO_GCC_TSIF_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                       0x0
#define HWIO_GCC_TSIF_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                        0x1
#define HWIO_GCC_TSIF_AHB_CBCR_WAKEUP_BMSK                                                                 0xf00
#define HWIO_GCC_TSIF_AHB_CBCR_WAKEUP_SHFT                                                                   0x8
#define HWIO_GCC_TSIF_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                            0x0
#define HWIO_GCC_TSIF_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                            0x1
#define HWIO_GCC_TSIF_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                            0x2
#define HWIO_GCC_TSIF_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                            0x3
#define HWIO_GCC_TSIF_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                            0x4
#define HWIO_GCC_TSIF_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                            0x5
#define HWIO_GCC_TSIF_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                            0x6
#define HWIO_GCC_TSIF_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                            0x7
#define HWIO_GCC_TSIF_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                            0x8
#define HWIO_GCC_TSIF_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                            0x9
#define HWIO_GCC_TSIF_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                           0xa
#define HWIO_GCC_TSIF_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                           0xb
#define HWIO_GCC_TSIF_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                           0xc
#define HWIO_GCC_TSIF_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                           0xd
#define HWIO_GCC_TSIF_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                           0xe
#define HWIO_GCC_TSIF_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                           0xf
#define HWIO_GCC_TSIF_AHB_CBCR_SLEEP_BMSK                                                                   0xf0
#define HWIO_GCC_TSIF_AHB_CBCR_SLEEP_SHFT                                                                    0x4
#define HWIO_GCC_TSIF_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                             0x0
#define HWIO_GCC_TSIF_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                             0x1
#define HWIO_GCC_TSIF_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                             0x2
#define HWIO_GCC_TSIF_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                             0x3
#define HWIO_GCC_TSIF_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                             0x4
#define HWIO_GCC_TSIF_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                             0x5
#define HWIO_GCC_TSIF_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                             0x6
#define HWIO_GCC_TSIF_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                             0x7
#define HWIO_GCC_TSIF_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                             0x8
#define HWIO_GCC_TSIF_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                             0x9
#define HWIO_GCC_TSIF_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                            0xa
#define HWIO_GCC_TSIF_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                            0xb
#define HWIO_GCC_TSIF_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                            0xc
#define HWIO_GCC_TSIF_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                            0xd
#define HWIO_GCC_TSIF_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                            0xe
#define HWIO_GCC_TSIF_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                            0xf
#define HWIO_GCC_TSIF_AHB_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_TSIF_AHB_CBCR_CLK_ENABLE_SHFT                                                               0x0
#define HWIO_GCC_TSIF_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_TSIF_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_TSIF_REF_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000d88)
#define HWIO_GCC_TSIF_REF_CBCR_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000d88)
#define HWIO_GCC_TSIF_REF_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000d88)
#define HWIO_GCC_TSIF_REF_CBCR_RMSK                                                                   0x80000001
#define HWIO_GCC_TSIF_REF_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TSIF_REF_CBCR_ADDR, HWIO_GCC_TSIF_REF_CBCR_RMSK)
#define HWIO_GCC_TSIF_REF_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TSIF_REF_CBCR_ADDR, m)
#define HWIO_GCC_TSIF_REF_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TSIF_REF_CBCR_ADDR,v)
#define HWIO_GCC_TSIF_REF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TSIF_REF_CBCR_ADDR,m,v,HWIO_GCC_TSIF_REF_CBCR_IN)
#define HWIO_GCC_TSIF_REF_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_TSIF_REF_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_TSIF_REF_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_TSIF_REF_CBCR_CLK_ENABLE_SHFT                                                               0x0
#define HWIO_GCC_TSIF_REF_CBCR_CLK_ENABLE_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_TSIF_REF_CBCR_CLK_ENABLE_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00000d8c)
#define HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_PHYS                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000d8c)
#define HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000d8c)
#define HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_RMSK                                                     0x80000001
#define HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_ADDR, HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_RMSK)
#define HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_ADDR, m)
#define HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_ADDR,v)
#define HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_ADDR,m,v,HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_IN)
#define HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_SHFT                                                 0x0
#define HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_DISABLE_FVAL                                         0x0
#define HWIO_GCC_TSIF_INACTIVITY_TIMERS_CBCR_CLK_ENABLE_ENABLE_FVAL                                          0x1

#define HWIO_GCC_TSIF_REF_CMD_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000d90)
#define HWIO_GCC_TSIF_REF_CMD_RCGR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000d90)
#define HWIO_GCC_TSIF_REF_CMD_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000d90)
#define HWIO_GCC_TSIF_REF_CMD_RCGR_RMSK                                                               0x800000f3
#define HWIO_GCC_TSIF_REF_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_TSIF_REF_CMD_RCGR_ADDR, HWIO_GCC_TSIF_REF_CMD_RCGR_RMSK)
#define HWIO_GCC_TSIF_REF_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_TSIF_REF_CMD_RCGR_ADDR, m)
#define HWIO_GCC_TSIF_REF_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_TSIF_REF_CMD_RCGR_ADDR,v)
#define HWIO_GCC_TSIF_REF_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TSIF_REF_CMD_RCGR_ADDR,m,v,HWIO_GCC_TSIF_REF_CMD_RCGR_IN)
#define HWIO_GCC_TSIF_REF_CMD_RCGR_ROOT_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_TSIF_REF_CMD_RCGR_ROOT_OFF_SHFT                                                            0x1f
#define HWIO_GCC_TSIF_REF_CMD_RCGR_DIRTY_D_BMSK                                                             0x80
#define HWIO_GCC_TSIF_REF_CMD_RCGR_DIRTY_D_SHFT                                                              0x7
#define HWIO_GCC_TSIF_REF_CMD_RCGR_DIRTY_M_BMSK                                                             0x40
#define HWIO_GCC_TSIF_REF_CMD_RCGR_DIRTY_M_SHFT                                                              0x6
#define HWIO_GCC_TSIF_REF_CMD_RCGR_DIRTY_N_BMSK                                                             0x20
#define HWIO_GCC_TSIF_REF_CMD_RCGR_DIRTY_N_SHFT                                                              0x5
#define HWIO_GCC_TSIF_REF_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                      0x10
#define HWIO_GCC_TSIF_REF_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                       0x4
#define HWIO_GCC_TSIF_REF_CMD_RCGR_ROOT_EN_BMSK                                                              0x2
#define HWIO_GCC_TSIF_REF_CMD_RCGR_ROOT_EN_SHFT                                                              0x1
#define HWIO_GCC_TSIF_REF_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_TSIF_REF_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                       0x1
#define HWIO_GCC_TSIF_REF_CMD_RCGR_UPDATE_BMSK                                                               0x1
#define HWIO_GCC_TSIF_REF_CMD_RCGR_UPDATE_SHFT                                                               0x0
#define HWIO_GCC_TSIF_REF_CMD_RCGR_UPDATE_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_TSIF_REF_CMD_RCGR_UPDATE_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_TSIF_REF_CFG_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000d94)
#define HWIO_GCC_TSIF_REF_CFG_RCGR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000d94)
#define HWIO_GCC_TSIF_REF_CFG_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000d94)
#define HWIO_GCC_TSIF_REF_CFG_RCGR_RMSK                                                                   0x371f
#define HWIO_GCC_TSIF_REF_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_TSIF_REF_CFG_RCGR_ADDR, HWIO_GCC_TSIF_REF_CFG_RCGR_RMSK)
#define HWIO_GCC_TSIF_REF_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_TSIF_REF_CFG_RCGR_ADDR, m)
#define HWIO_GCC_TSIF_REF_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_TSIF_REF_CFG_RCGR_ADDR,v)
#define HWIO_GCC_TSIF_REF_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TSIF_REF_CFG_RCGR_ADDR,m,v,HWIO_GCC_TSIF_REF_CFG_RCGR_IN)
#define HWIO_GCC_TSIF_REF_CFG_RCGR_MODE_BMSK                                                              0x3000
#define HWIO_GCC_TSIF_REF_CFG_RCGR_MODE_SHFT                                                                 0xc
#define HWIO_GCC_TSIF_REF_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                                     0x0
#define HWIO_GCC_TSIF_REF_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                                       0x1
#define HWIO_GCC_TSIF_REF_CFG_RCGR_MODE_SWALLOW_FVAL                                                         0x2
#define HWIO_GCC_TSIF_REF_CFG_RCGR_MODE_BYPASS_FVAL                                                          0x3
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_SEL_BMSK                                                            0x700
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_SEL_SHFT                                                              0x8
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                         0x0
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                         0x1
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                         0x2
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                         0x3
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                         0x4
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                         0x5
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                         0x6
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                         0x7
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_DIV_BMSK                                                             0x1f
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_DIV_SHFT                                                              0x0
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                       0x0
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                         0x1
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                       0x2
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                         0x3
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                       0x4
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                         0x5
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                       0x6
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                         0x7
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                       0x8
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                         0x9
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                       0xa
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                         0xb
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                       0xc
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                         0xd
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                       0xe
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                         0xf
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                      0x10
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                        0x11
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                      0x12
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                       0x13
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                     0x14
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                       0x15
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                     0x16
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                       0x17
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                     0x18
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                       0x19
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                     0x1a
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                       0x1b
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                     0x1c
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                       0x1d
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                     0x1e
#define HWIO_GCC_TSIF_REF_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                       0x1f

#define HWIO_GCC_TSIF_REF_M_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00000d98)
#define HWIO_GCC_TSIF_REF_M_PHYS                                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000d98)
#define HWIO_GCC_TSIF_REF_M_OFFS                                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000d98)
#define HWIO_GCC_TSIF_REF_M_RMSK                                                                            0xff
#define HWIO_GCC_TSIF_REF_M_IN          \
        in_dword_masked(HWIO_GCC_TSIF_REF_M_ADDR, HWIO_GCC_TSIF_REF_M_RMSK)
#define HWIO_GCC_TSIF_REF_M_INM(m)      \
        in_dword_masked(HWIO_GCC_TSIF_REF_M_ADDR, m)
#define HWIO_GCC_TSIF_REF_M_OUT(v)      \
        out_dword(HWIO_GCC_TSIF_REF_M_ADDR,v)
#define HWIO_GCC_TSIF_REF_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TSIF_REF_M_ADDR,m,v,HWIO_GCC_TSIF_REF_M_IN)
#define HWIO_GCC_TSIF_REF_M_M_BMSK                                                                          0xff
#define HWIO_GCC_TSIF_REF_M_M_SHFT                                                                           0x0

#define HWIO_GCC_TSIF_REF_N_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00000d9c)
#define HWIO_GCC_TSIF_REF_N_PHYS                                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000d9c)
#define HWIO_GCC_TSIF_REF_N_OFFS                                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000d9c)
#define HWIO_GCC_TSIF_REF_N_RMSK                                                                            0xff
#define HWIO_GCC_TSIF_REF_N_IN          \
        in_dword_masked(HWIO_GCC_TSIF_REF_N_ADDR, HWIO_GCC_TSIF_REF_N_RMSK)
#define HWIO_GCC_TSIF_REF_N_INM(m)      \
        in_dword_masked(HWIO_GCC_TSIF_REF_N_ADDR, m)
#define HWIO_GCC_TSIF_REF_N_OUT(v)      \
        out_dword(HWIO_GCC_TSIF_REF_N_ADDR,v)
#define HWIO_GCC_TSIF_REF_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TSIF_REF_N_ADDR,m,v,HWIO_GCC_TSIF_REF_N_IN)
#define HWIO_GCC_TSIF_REF_N_N_BMSK                                                                          0xff
#define HWIO_GCC_TSIF_REF_N_N_SHFT                                                                           0x0

#define HWIO_GCC_TSIF_REF_D_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00000da0)
#define HWIO_GCC_TSIF_REF_D_PHYS                                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000da0)
#define HWIO_GCC_TSIF_REF_D_OFFS                                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000da0)
#define HWIO_GCC_TSIF_REF_D_RMSK                                                                            0xff
#define HWIO_GCC_TSIF_REF_D_IN          \
        in_dword_masked(HWIO_GCC_TSIF_REF_D_ADDR, HWIO_GCC_TSIF_REF_D_RMSK)
#define HWIO_GCC_TSIF_REF_D_INM(m)      \
        in_dword_masked(HWIO_GCC_TSIF_REF_D_ADDR, m)
#define HWIO_GCC_TSIF_REF_D_OUT(v)      \
        out_dword(HWIO_GCC_TSIF_REF_D_ADDR,v)
#define HWIO_GCC_TSIF_REF_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TSIF_REF_D_ADDR,m,v,HWIO_GCC_TSIF_REF_D_IN)
#define HWIO_GCC_TSIF_REF_D_D_BMSK                                                                          0xff
#define HWIO_GCC_TSIF_REF_D_D_SHFT                                                                           0x0

#define HWIO_GCC_TCSR_BCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000dc0)
#define HWIO_GCC_TCSR_BCR_PHYS                                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000dc0)
#define HWIO_GCC_TCSR_BCR_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000dc0)
#define HWIO_GCC_TCSR_BCR_RMSK                                                                               0x1
#define HWIO_GCC_TCSR_BCR_IN          \
        in_dword_masked(HWIO_GCC_TCSR_BCR_ADDR, HWIO_GCC_TCSR_BCR_RMSK)
#define HWIO_GCC_TCSR_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TCSR_BCR_ADDR, m)
#define HWIO_GCC_TCSR_BCR_OUT(v)      \
        out_dword(HWIO_GCC_TCSR_BCR_ADDR,v)
#define HWIO_GCC_TCSR_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TCSR_BCR_ADDR,m,v,HWIO_GCC_TCSR_BCR_IN)
#define HWIO_GCC_TCSR_BCR_BLK_ARES_BMSK                                                                      0x1
#define HWIO_GCC_TCSR_BCR_BLK_ARES_SHFT                                                                      0x0
#define HWIO_GCC_TCSR_BCR_BLK_ARES_DISABLE_FVAL                                                              0x0
#define HWIO_GCC_TCSR_BCR_BLK_ARES_ENABLE_FVAL                                                               0x1

#define HWIO_GCC_TCSR_AHB_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000dc4)
#define HWIO_GCC_TCSR_AHB_CBCR_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000dc4)
#define HWIO_GCC_TCSR_AHB_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000dc4)
#define HWIO_GCC_TCSR_AHB_CBCR_RMSK                                                                   0x80008001
#define HWIO_GCC_TCSR_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TCSR_AHB_CBCR_ADDR, HWIO_GCC_TCSR_AHB_CBCR_RMSK)
#define HWIO_GCC_TCSR_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TCSR_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TCSR_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TCSR_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TCSR_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TCSR_AHB_CBCR_ADDR,m,v,HWIO_GCC_TCSR_AHB_CBCR_IN)
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                  0x8000
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                     0xf
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                             0x0
#define HWIO_GCC_TCSR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                              0x1
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_ENABLE_SHFT                                                               0x0
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_TCSR_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_BOOT_ROM_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000e00)
#define HWIO_GCC_BOOT_ROM_BCR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000e00)
#define HWIO_GCC_BOOT_ROM_BCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000e00)
#define HWIO_GCC_BOOT_ROM_BCR_RMSK                                                                           0x1
#define HWIO_GCC_BOOT_ROM_BCR_IN          \
        in_dword_masked(HWIO_GCC_BOOT_ROM_BCR_ADDR, HWIO_GCC_BOOT_ROM_BCR_RMSK)
#define HWIO_GCC_BOOT_ROM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BOOT_ROM_BCR_ADDR, m)
#define HWIO_GCC_BOOT_ROM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BOOT_ROM_BCR_ADDR,v)
#define HWIO_GCC_BOOT_ROM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BOOT_ROM_BCR_ADDR,m,v,HWIO_GCC_BOOT_ROM_BCR_IN)
#define HWIO_GCC_BOOT_ROM_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_BOOT_ROM_BCR_BLK_ARES_SHFT                                                                  0x0
#define HWIO_GCC_BOOT_ROM_BCR_BLK_ARES_DISABLE_FVAL                                                          0x0
#define HWIO_GCC_BOOT_ROM_BCR_BLK_ARES_ENABLE_FVAL                                                           0x1

#define HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000e04)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000e04)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000e04)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_RMSK                                                               0x8000fff0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR, HWIO_GCC_BOOT_ROM_AHB_CBCR_RMSK)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BOOT_ROM_AHB_CBCR_ADDR,m,v,HWIO_GCC_BOOT_ROM_AHB_CBCR_IN)
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                         0x0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                          0x1
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                 0x4000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                    0xe
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                       0x1
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                               0x2000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                  0xd
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                              0x1000
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                 0xc
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_BMSK                                                             0xf00
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_SHFT                                                               0x8
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                        0x0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                        0x1
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                        0x2
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                        0x3
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                        0x4
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                        0x5
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                        0x6
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                        0x7
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                        0x8
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                        0x9
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                       0xa
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                       0xb
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                       0xc
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                       0xd
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                       0xe
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                       0xf
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_BMSK                                                               0xf0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_SHFT                                                                0x4
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                         0x0
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                         0x1
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                         0x2
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                         0x3
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                         0x4
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                         0x5
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                         0x6
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                         0x7
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                         0x8
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                         0x9
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                        0xa
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                        0xb
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                        0xc
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                        0xd
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                        0xe
#define HWIO_GCC_BOOT_ROM_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                        0xf

#define HWIO_GCC_MSG_RAM_BCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00000e40)
#define HWIO_GCC_MSG_RAM_BCR_PHYS                                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000e40)
#define HWIO_GCC_MSG_RAM_BCR_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000e40)
#define HWIO_GCC_MSG_RAM_BCR_RMSK                                                                            0x1
#define HWIO_GCC_MSG_RAM_BCR_IN          \
        in_dword_masked(HWIO_GCC_MSG_RAM_BCR_ADDR, HWIO_GCC_MSG_RAM_BCR_RMSK)
#define HWIO_GCC_MSG_RAM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSG_RAM_BCR_ADDR, m)
#define HWIO_GCC_MSG_RAM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MSG_RAM_BCR_ADDR,v)
#define HWIO_GCC_MSG_RAM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSG_RAM_BCR_ADDR,m,v,HWIO_GCC_MSG_RAM_BCR_IN)
#define HWIO_GCC_MSG_RAM_BCR_BLK_ARES_BMSK                                                                   0x1
#define HWIO_GCC_MSG_RAM_BCR_BLK_ARES_SHFT                                                                   0x0
#define HWIO_GCC_MSG_RAM_BCR_BLK_ARES_DISABLE_FVAL                                                           0x0
#define HWIO_GCC_MSG_RAM_BCR_BLK_ARES_ENABLE_FVAL                                                            0x1

#define HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00000e44)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000e44)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000e44)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_RMSK                                                                0x8000fff0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR, HWIO_GCC_MSG_RAM_AHB_CBCR_RMSK)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSG_RAM_AHB_CBCR_ADDR,m,v,HWIO_GCC_MSG_RAM_AHB_CBCR_IN)
#define HWIO_GCC_MSG_RAM_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                               0x8000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                  0xf
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                          0x0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                           0x1
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                  0x4000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                     0xe
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                       0x0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                        0x1
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                0x2000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                   0xd
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                      0x1
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                               0x1000
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                  0xc
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_BMSK                                                              0xf00
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_SHFT                                                                0x8
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                         0x0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                         0x1
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                         0x2
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                         0x3
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                         0x4
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                         0x5
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                         0x6
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                         0x7
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                         0x8
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                         0x9
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                        0xa
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                        0xb
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                        0xc
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                        0xd
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                        0xe
#define HWIO_GCC_MSG_RAM_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                        0xf
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_BMSK                                                                0xf0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_SHFT                                                                 0x4
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                          0x0
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                          0x1
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                          0x2
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                          0x3
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                          0x4
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                          0x5
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                          0x6
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                          0x7
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                          0x8
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                          0x9
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                         0xa
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                         0xb
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                         0xc
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                         0xd
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                         0xe
#define HWIO_GCC_MSG_RAM_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                         0xf

#define HWIO_GCC_TLMM_BCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000e80)
#define HWIO_GCC_TLMM_BCR_PHYS                                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000e80)
#define HWIO_GCC_TLMM_BCR_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000e80)
#define HWIO_GCC_TLMM_BCR_RMSK                                                                               0x1
#define HWIO_GCC_TLMM_BCR_IN          \
        in_dword_masked(HWIO_GCC_TLMM_BCR_ADDR, HWIO_GCC_TLMM_BCR_RMSK)
#define HWIO_GCC_TLMM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_BCR_ADDR, m)
#define HWIO_GCC_TLMM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_TLMM_BCR_ADDR,v)
#define HWIO_GCC_TLMM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TLMM_BCR_ADDR,m,v,HWIO_GCC_TLMM_BCR_IN)
#define HWIO_GCC_TLMM_BCR_BLK_ARES_BMSK                                                                      0x1
#define HWIO_GCC_TLMM_BCR_BLK_ARES_SHFT                                                                      0x0
#define HWIO_GCC_TLMM_BCR_BLK_ARES_DISABLE_FVAL                                                              0x0
#define HWIO_GCC_TLMM_BCR_BLK_ARES_ENABLE_FVAL                                                               0x1

#define HWIO_GCC_TLMM_AHB_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000e84)
#define HWIO_GCC_TLMM_AHB_CBCR_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000e84)
#define HWIO_GCC_TLMM_AHB_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000e84)
#define HWIO_GCC_TLMM_AHB_CBCR_RMSK                                                                   0x80008000
#define HWIO_GCC_TLMM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TLMM_AHB_CBCR_ADDR, HWIO_GCC_TLMM_AHB_CBCR_RMSK)
#define HWIO_GCC_TLMM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_TLMM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_TLMM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_TLMM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_TLMM_AHB_CBCR_ADDR,m,v,HWIO_GCC_TLMM_AHB_CBCR_IN)
#define HWIO_GCC_TLMM_AHB_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_TLMM_AHB_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                  0x8000
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                     0xf
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                             0x0
#define HWIO_GCC_TLMM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                              0x1

#define HWIO_GCC_TLMM_CBCR_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00000e88)
#define HWIO_GCC_TLMM_CBCR_PHYS                                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000e88)
#define HWIO_GCC_TLMM_CBCR_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000e88)
#define HWIO_GCC_TLMM_CBCR_RMSK                                                                       0x80000000
#define HWIO_GCC_TLMM_CBCR_IN          \
        in_dword_masked(HWIO_GCC_TLMM_CBCR_ADDR, HWIO_GCC_TLMM_CBCR_RMSK)
#define HWIO_GCC_TLMM_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_TLMM_CBCR_ADDR, m)
#define HWIO_GCC_TLMM_CBCR_CLK_OFF_BMSK                                                               0x80000000
#define HWIO_GCC_TLMM_CBCR_CLK_OFF_SHFT                                                                     0x1f

#define HWIO_GCC_MPM_BCR_ADDR                                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00000ec0)
#define HWIO_GCC_MPM_BCR_PHYS                                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000ec0)
#define HWIO_GCC_MPM_BCR_OFFS                                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000ec0)
#define HWIO_GCC_MPM_BCR_RMSK                                                                                0x1
#define HWIO_GCC_MPM_BCR_IN          \
        in_dword_masked(HWIO_GCC_MPM_BCR_ADDR, HWIO_GCC_MPM_BCR_RMSK)
#define HWIO_GCC_MPM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MPM_BCR_ADDR, m)
#define HWIO_GCC_MPM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_MPM_BCR_ADDR,v)
#define HWIO_GCC_MPM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MPM_BCR_ADDR,m,v,HWIO_GCC_MPM_BCR_IN)
#define HWIO_GCC_MPM_BCR_BLK_ARES_BMSK                                                                       0x1
#define HWIO_GCC_MPM_BCR_BLK_ARES_SHFT                                                                       0x0
#define HWIO_GCC_MPM_BCR_BLK_ARES_DISABLE_FVAL                                                               0x0
#define HWIO_GCC_MPM_BCR_BLK_ARES_ENABLE_FVAL                                                                0x1

#define HWIO_GCC_MPM_MISC_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000ec4)
#define HWIO_GCC_MPM_MISC_PHYS                                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000ec4)
#define HWIO_GCC_MPM_MISC_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000ec4)
#define HWIO_GCC_MPM_MISC_RMSK                                                                               0x7
#define HWIO_GCC_MPM_MISC_IN          \
        in_dword_masked(HWIO_GCC_MPM_MISC_ADDR, HWIO_GCC_MPM_MISC_RMSK)
#define HWIO_GCC_MPM_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_MPM_MISC_ADDR, m)
#define HWIO_GCC_MPM_MISC_OUT(v)      \
        out_dword(HWIO_GCC_MPM_MISC_ADDR,v)
#define HWIO_GCC_MPM_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MPM_MISC_ADDR,m,v,HWIO_GCC_MPM_MISC_IN)
#define HWIO_GCC_MPM_MISC_MPM_NON_AHB_RESET_BMSK                                                             0x4
#define HWIO_GCC_MPM_MISC_MPM_NON_AHB_RESET_SHFT                                                             0x2
#define HWIO_GCC_MPM_MISC_MPM_NON_AHB_RESET_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_MPM_MISC_MPM_NON_AHB_RESET_ENABLE_FVAL                                                      0x1
#define HWIO_GCC_MPM_MISC_MPM_AHB_RESET_BMSK                                                                 0x2
#define HWIO_GCC_MPM_MISC_MPM_AHB_RESET_SHFT                                                                 0x1
#define HWIO_GCC_MPM_MISC_MPM_AHB_RESET_DISABLE_FVAL                                                         0x0
#define HWIO_GCC_MPM_MISC_MPM_AHB_RESET_ENABLE_FVAL                                                          0x1
#define HWIO_GCC_MPM_MISC_MPM_REF_CLK_EN_BMSK                                                                0x1
#define HWIO_GCC_MPM_MISC_MPM_REF_CLK_EN_SHFT                                                                0x0
#define HWIO_GCC_MPM_MISC_MPM_REF_CLK_EN_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_MPM_MISC_MPM_REF_CLK_EN_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_MPM_AHB_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000ec8)
#define HWIO_GCC_MPM_AHB_CBCR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000ec8)
#define HWIO_GCC_MPM_AHB_CBCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000ec8)
#define HWIO_GCC_MPM_AHB_CBCR_RMSK                                                                    0x80008000
#define HWIO_GCC_MPM_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_MPM_AHB_CBCR_ADDR, HWIO_GCC_MPM_AHB_CBCR_RMSK)
#define HWIO_GCC_MPM_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_MPM_AHB_CBCR_ADDR, m)
#define HWIO_GCC_MPM_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_MPM_AHB_CBCR_ADDR,v)
#define HWIO_GCC_MPM_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MPM_AHB_CBCR_ADDR,m,v,HWIO_GCC_MPM_AHB_CBCR_IN)
#define HWIO_GCC_MPM_AHB_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_MPM_AHB_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                   0x8000
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                      0xf
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                              0x0
#define HWIO_GCC_MPM_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                               0x1

#define HWIO_GCC_RPM_PROC_HCLK_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f00)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000f00)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000f00)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_RMSK                                                              0x80000000
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_PROC_HCLK_CBCR_ADDR, HWIO_GCC_RPM_PROC_HCLK_CBCR_RMSK)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_PROC_HCLK_CBCR_ADDR, m)
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_RPM_PROC_HCLK_CBCR_CLK_OFF_SHFT                                                            0x1f

#define HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f04)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000f04)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000f04)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_RMSK                                                                0x8000fff0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR, HWIO_GCC_RPM_BUS_AHB_CBCR_RMSK)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_BUS_AHB_CBCR_ADDR,m,v,HWIO_GCC_RPM_BUS_AHB_CBCR_IN)
#define HWIO_GCC_RPM_BUS_AHB_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                               0x8000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                  0xf
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                          0x0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                           0x1
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                  0x4000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                     0xe
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                       0x0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                        0x1
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                0x2000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                   0xd
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                     0x0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                      0x1
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                               0x1000
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                  0xc
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_BMSK                                                              0xf00
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_SHFT                                                                0x8
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                         0x0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                         0x1
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                         0x2
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                         0x3
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                         0x4
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                         0x5
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                         0x6
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                         0x7
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                         0x8
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                         0x9
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                        0xa
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                        0xb
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                        0xc
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                        0xd
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                        0xe
#define HWIO_GCC_RPM_BUS_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                        0xf
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_BMSK                                                                0xf0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_SHFT                                                                 0x4
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                          0x0
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                          0x1
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                          0x2
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                          0x3
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                          0x4
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                          0x5
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                          0x6
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                          0x7
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                          0x8
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                          0x9
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                         0xa
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                         0xb
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                         0xc
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                         0xd
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                         0xe
#define HWIO_GCC_RPM_BUS_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                         0xf

#define HWIO_GCC_RPM_SLEEP_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f08)
#define HWIO_GCC_RPM_SLEEP_CBCR_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000f08)
#define HWIO_GCC_RPM_SLEEP_CBCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000f08)
#define HWIO_GCC_RPM_SLEEP_CBCR_RMSK                                                                  0x80000001
#define HWIO_GCC_RPM_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_SLEEP_CBCR_ADDR, HWIO_GCC_RPM_SLEEP_CBCR_RMSK)
#define HWIO_GCC_RPM_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_RPM_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_RPM_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_RPM_SLEEP_CBCR_IN)
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_ENABLE_SHFT                                                              0x0
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_ENABLE_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_RPM_SLEEP_CBCR_CLK_ENABLE_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_RPM_TIMER_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f0c)
#define HWIO_GCC_RPM_TIMER_CBCR_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000f0c)
#define HWIO_GCC_RPM_TIMER_CBCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000f0c)
#define HWIO_GCC_RPM_TIMER_CBCR_RMSK                                                                  0x80000003
#define HWIO_GCC_RPM_TIMER_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RPM_TIMER_CBCR_ADDR, HWIO_GCC_RPM_TIMER_CBCR_RMSK)
#define HWIO_GCC_RPM_TIMER_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_TIMER_CBCR_ADDR, m)
#define HWIO_GCC_RPM_TIMER_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_TIMER_CBCR_ADDR,v)
#define HWIO_GCC_RPM_TIMER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_TIMER_CBCR_ADDR,m,v,HWIO_GCC_RPM_TIMER_CBCR_IN)
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_RPM_TIMER_CBCR_HW_CTL_BMSK                                                                  0x2
#define HWIO_GCC_RPM_TIMER_CBCR_HW_CTL_SHFT                                                                  0x1
#define HWIO_GCC_RPM_TIMER_CBCR_HW_CTL_DISABLE_FVAL                                                          0x0
#define HWIO_GCC_RPM_TIMER_CBCR_HW_CTL_ENABLE_FVAL                                                           0x1
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_ENABLE_SHFT                                                              0x0
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_ENABLE_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_RPM_TIMER_CBCR_CLK_ENABLE_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_RPM_CMD_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f10)
#define HWIO_GCC_RPM_CMD_RCGR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000f10)
#define HWIO_GCC_RPM_CMD_RCGR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000f10)
#define HWIO_GCC_RPM_CMD_RCGR_RMSK                                                                    0x80000013
#define HWIO_GCC_RPM_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RPM_CMD_RCGR_ADDR, HWIO_GCC_RPM_CMD_RCGR_RMSK)
#define HWIO_GCC_RPM_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CMD_RCGR_ADDR, m)
#define HWIO_GCC_RPM_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CMD_RCGR_ADDR,v)
#define HWIO_GCC_RPM_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CMD_RCGR_ADDR,m,v,HWIO_GCC_RPM_CMD_RCGR_IN)
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_RPM_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                           0x10
#define HWIO_GCC_RPM_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                            0x4
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_EN_BMSK                                                                   0x2
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_EN_SHFT                                                                   0x1
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                           0x0
#define HWIO_GCC_RPM_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                            0x1
#define HWIO_GCC_RPM_CMD_RCGR_UPDATE_BMSK                                                                    0x1
#define HWIO_GCC_RPM_CMD_RCGR_UPDATE_SHFT                                                                    0x0
#define HWIO_GCC_RPM_CMD_RCGR_UPDATE_DISABLE_FVAL                                                            0x0
#define HWIO_GCC_RPM_CMD_RCGR_UPDATE_ENABLE_FVAL                                                             0x1

#define HWIO_GCC_RPM_CFG_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f14)
#define HWIO_GCC_RPM_CFG_RCGR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000f14)
#define HWIO_GCC_RPM_CFG_RCGR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000f14)
#define HWIO_GCC_RPM_CFG_RCGR_RMSK                                                                         0x71f
#define HWIO_GCC_RPM_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RPM_CFG_RCGR_ADDR, HWIO_GCC_RPM_CFG_RCGR_RMSK)
#define HWIO_GCC_RPM_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CFG_RCGR_ADDR, m)
#define HWIO_GCC_RPM_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CFG_RCGR_ADDR,v)
#define HWIO_GCC_RPM_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CFG_RCGR_ADDR,m,v,HWIO_GCC_RPM_CFG_RCGR_IN)
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_BMSK                                                                 0x700
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SHFT                                                                   0x8
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                              0x0
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                              0x1
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                              0x2
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                              0x3
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                              0x4
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                              0x5
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                              0x6
#define HWIO_GCC_RPM_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                              0x7
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_BMSK                                                                  0x1f
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_SHFT                                                                   0x0
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                            0x0
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                              0x1
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                            0x2
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                              0x3
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                            0x4
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                              0x5
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                            0x6
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                              0x7
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                            0x8
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                              0x9
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                            0xa
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                              0xb
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                            0xc
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                              0xd
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                            0xe
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                              0xf
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                           0x10
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                             0x11
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                           0x12
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                            0x13
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                          0x14
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                            0x15
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                          0x16
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                            0x17
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                          0x18
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                            0x19
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                          0x1a
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                            0x1b
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                          0x1c
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                            0x1d
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                          0x1e
#define HWIO_GCC_RPM_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                            0x1f

#define HWIO_GCC_RPM_MISC_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f24)
#define HWIO_GCC_RPM_MISC_PHYS                                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000f24)
#define HWIO_GCC_RPM_MISC_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000f24)
#define HWIO_GCC_RPM_MISC_RMSK                                                                              0xf1
#define HWIO_GCC_RPM_MISC_IN          \
        in_dword_masked(HWIO_GCC_RPM_MISC_ADDR, HWIO_GCC_RPM_MISC_RMSK)
#define HWIO_GCC_RPM_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_MISC_ADDR, m)
#define HWIO_GCC_RPM_MISC_OUT(v)      \
        out_dword(HWIO_GCC_RPM_MISC_ADDR,v)
#define HWIO_GCC_RPM_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_MISC_ADDR,m,v,HWIO_GCC_RPM_MISC_IN)
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_BMSK                                                       0xf0
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_SHFT                                                        0x4
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV1_FVAL                                                   0x0
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV2_FVAL                                                   0x1
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV3_FVAL                                                   0x2
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV4_FVAL                                                   0x3
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV5_FVAL                                                   0x4
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV6_FVAL                                                   0x5
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV7_FVAL                                                   0x6
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV8_FVAL                                                   0x7
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV9_FVAL                                                   0x8
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV10_FVAL                                                  0x9
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV11_FVAL                                                  0xa
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV12_FVAL                                                  0xb
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV13_FVAL                                                  0xc
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV14_FVAL                                                  0xd
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV15_FVAL                                                  0xe
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIV_DIV16_FVAL                                                  0xf
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIS_BMSK                                                        0x1
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIS_SHFT                                                        0x0
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIS_SCALE_NOT_DISABLE_FVAL                                      0x0
#define HWIO_GCC_RPM_MISC_RPM_CLK_AUTO_SCALE_DIS_SCALE_DISABLE_FVAL                                          0x1

#define HWIO_GCC_SEC_CTRL_BCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f40)
#define HWIO_GCC_SEC_CTRL_BCR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000f40)
#define HWIO_GCC_SEC_CTRL_BCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000f40)
#define HWIO_GCC_SEC_CTRL_BCR_RMSK                                                                           0x1
#define HWIO_GCC_SEC_CTRL_BCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BCR_ADDR, HWIO_GCC_SEC_CTRL_BCR_RMSK)
#define HWIO_GCC_SEC_CTRL_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_BCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_BCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_BCR_IN)
#define HWIO_GCC_SEC_CTRL_BCR_BLK_ARES_BMSK                                                                  0x1
#define HWIO_GCC_SEC_CTRL_BCR_BLK_ARES_SHFT                                                                  0x0
#define HWIO_GCC_SEC_CTRL_BCR_BLK_ARES_DISABLE_FVAL                                                          0x0
#define HWIO_GCC_SEC_CTRL_BCR_BLK_ARES_ENABLE_FVAL                                                           0x1

#define HWIO_GCC_ACC_CMD_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f80)
#define HWIO_GCC_ACC_CMD_RCGR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000f80)
#define HWIO_GCC_ACC_CMD_RCGR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000f80)
#define HWIO_GCC_ACC_CMD_RCGR_RMSK                                                                    0x80000013
#define HWIO_GCC_ACC_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ACC_CMD_RCGR_ADDR, HWIO_GCC_ACC_CMD_RCGR_RMSK)
#define HWIO_GCC_ACC_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ACC_CMD_RCGR_ADDR, m)
#define HWIO_GCC_ACC_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ACC_CMD_RCGR_ADDR,v)
#define HWIO_GCC_ACC_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ACC_CMD_RCGR_ADDR,m,v,HWIO_GCC_ACC_CMD_RCGR_IN)
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_ACC_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                           0x10
#define HWIO_GCC_ACC_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                            0x4
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_EN_BMSK                                                                   0x2
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_EN_SHFT                                                                   0x1
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                           0x0
#define HWIO_GCC_ACC_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                            0x1
#define HWIO_GCC_ACC_CMD_RCGR_UPDATE_BMSK                                                                    0x1
#define HWIO_GCC_ACC_CMD_RCGR_UPDATE_SHFT                                                                    0x0
#define HWIO_GCC_ACC_CMD_RCGR_UPDATE_DISABLE_FVAL                                                            0x0
#define HWIO_GCC_ACC_CMD_RCGR_UPDATE_ENABLE_FVAL                                                             0x1

#define HWIO_GCC_ACC_CFG_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f84)
#define HWIO_GCC_ACC_CFG_RCGR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000f84)
#define HWIO_GCC_ACC_CFG_RCGR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000f84)
#define HWIO_GCC_ACC_CFG_RCGR_RMSK                                                                         0x71f
#define HWIO_GCC_ACC_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_ACC_CFG_RCGR_ADDR, HWIO_GCC_ACC_CFG_RCGR_RMSK)
#define HWIO_GCC_ACC_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_ACC_CFG_RCGR_ADDR, m)
#define HWIO_GCC_ACC_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_ACC_CFG_RCGR_ADDR,v)
#define HWIO_GCC_ACC_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ACC_CFG_RCGR_ADDR,m,v,HWIO_GCC_ACC_CFG_RCGR_IN)
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_BMSK                                                                 0x700
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SHFT                                                                   0x8
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                              0x0
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                              0x1
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                              0x2
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                              0x3
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                              0x4
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                              0x5
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                              0x6
#define HWIO_GCC_ACC_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                              0x7
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_BMSK                                                                  0x1f
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_SHFT                                                                   0x0
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                            0x0
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                              0x1
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                            0x2
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                              0x3
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                            0x4
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                              0x5
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                            0x6
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                              0x7
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                            0x8
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                              0x9
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                            0xa
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                              0xb
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                            0xc
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                              0xd
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                            0xe
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                              0xf
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                           0x10
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                             0x11
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                           0x12
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                            0x13
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                          0x14
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                            0x15
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                          0x16
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                            0x17
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                          0x18
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                            0x19
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                          0x1a
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                            0x1b
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                          0x1c
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                            0x1d
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                          0x1e
#define HWIO_GCC_ACC_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                            0x1f

#define HWIO_GCC_ACC_MISC_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f94)
#define HWIO_GCC_ACC_MISC_PHYS                                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000f94)
#define HWIO_GCC_ACC_MISC_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000f94)
#define HWIO_GCC_ACC_MISC_RMSK                                                                               0x1
#define HWIO_GCC_ACC_MISC_IN          \
        in_dword_masked(HWIO_GCC_ACC_MISC_ADDR, HWIO_GCC_ACC_MISC_RMSK)
#define HWIO_GCC_ACC_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_ACC_MISC_ADDR, m)
#define HWIO_GCC_ACC_MISC_OUT(v)      \
        out_dword(HWIO_GCC_ACC_MISC_ADDR,v)
#define HWIO_GCC_ACC_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_ACC_MISC_ADDR,m,v,HWIO_GCC_ACC_MISC_IN)
#define HWIO_GCC_ACC_MISC_JTAG_ACC_SRC_SEL_EN_BMSK                                                           0x1
#define HWIO_GCC_ACC_MISC_JTAG_ACC_SRC_SEL_EN_SHFT                                                           0x0
#define HWIO_GCC_ACC_MISC_JTAG_ACC_SRC_SEL_EN_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_ACC_MISC_JTAG_ACC_SRC_SEL_EN_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f44)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000f44)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000f44)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_RMSK                                                               0x80007ff1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR, HWIO_GCC_SEC_CTRL_ACC_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_ACC_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_ACC_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_CORE_ON_BMSK                                                 0x4000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_CORE_ON_SHFT                                                    0xe
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                      0x0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                       0x1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                               0x2000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                  0xd
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                    0x0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                     0x1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                              0x1000
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                 0xc
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                   0x0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                    0x1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_BMSK                                                             0xf00
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_SHFT                                                               0x8
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK0_FVAL                                                        0x0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK1_FVAL                                                        0x1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK2_FVAL                                                        0x2
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK3_FVAL                                                        0x3
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK4_FVAL                                                        0x4
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK5_FVAL                                                        0x5
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK6_FVAL                                                        0x6
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK7_FVAL                                                        0x7
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK8_FVAL                                                        0x8
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK9_FVAL                                                        0x9
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK10_FVAL                                                       0xa
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK11_FVAL                                                       0xb
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK12_FVAL                                                       0xc
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK13_FVAL                                                       0xd
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK14_FVAL                                                       0xe
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_WAKEUP_CLOCK15_FVAL                                                       0xf
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_BMSK                                                               0xf0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_SHFT                                                                0x4
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK0_FVAL                                                         0x0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK1_FVAL                                                         0x1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK2_FVAL                                                         0x2
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK3_FVAL                                                         0x3
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK4_FVAL                                                         0x4
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK5_FVAL                                                         0x5
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK6_FVAL                                                         0x6
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK7_FVAL                                                         0x7
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK8_FVAL                                                         0x8
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK9_FVAL                                                         0x9
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK10_FVAL                                                        0xa
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK11_FVAL                                                        0xb
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK12_FVAL                                                        0xc
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK13_FVAL                                                        0xd
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK14_FVAL                                                        0xe
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_SLEEP_CLOCK15_FVAL                                                        0xf
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_ENABLE_SHFT                                                           0x0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_ENABLE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_SEC_CTRL_ACC_CBCR_CLK_ENABLE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f48)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000f48)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000f48)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_RMSK                                                               0x80008001
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR, HWIO_GCC_SEC_CTRL_AHB_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_AHB_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_AHB_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                         0x0
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                          0x1
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_SEC_CTRL_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_SEC_CTRL_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f4c)
#define HWIO_GCC_SEC_CTRL_CBCR_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000f4c)
#define HWIO_GCC_SEC_CTRL_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000f4c)
#define HWIO_GCC_SEC_CTRL_CBCR_RMSK                                                                   0x80007ff1
#define HWIO_GCC_SEC_CTRL_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CBCR_ADDR, HWIO_GCC_SEC_CTRL_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_CORE_ON_BMSK                                                     0x4000
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_CORE_ON_SHFT                                                        0xe
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                           0x1
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                   0x2000
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                      0xd
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                         0x1
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                  0x1000
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                     0xc
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                       0x0
#define HWIO_GCC_SEC_CTRL_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                        0x1
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_BMSK                                                                 0xf00
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_SHFT                                                                   0x8
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK0_FVAL                                                            0x0
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK1_FVAL                                                            0x1
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK2_FVAL                                                            0x2
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK3_FVAL                                                            0x3
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK4_FVAL                                                            0x4
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK5_FVAL                                                            0x5
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK6_FVAL                                                            0x6
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK7_FVAL                                                            0x7
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK8_FVAL                                                            0x8
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK9_FVAL                                                            0x9
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK10_FVAL                                                           0xa
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK11_FVAL                                                           0xb
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK12_FVAL                                                           0xc
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK13_FVAL                                                           0xd
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK14_FVAL                                                           0xe
#define HWIO_GCC_SEC_CTRL_CBCR_WAKEUP_CLOCK15_FVAL                                                           0xf
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_BMSK                                                                   0xf0
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_SHFT                                                                    0x4
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK0_FVAL                                                             0x0
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK1_FVAL                                                             0x1
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK2_FVAL                                                             0x2
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK3_FVAL                                                             0x3
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK4_FVAL                                                             0x4
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK5_FVAL                                                             0x5
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK6_FVAL                                                             0x6
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK7_FVAL                                                             0x7
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK8_FVAL                                                             0x8
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK9_FVAL                                                             0x9
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK10_FVAL                                                            0xa
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK11_FVAL                                                            0xb
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK12_FVAL                                                            0xc
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK13_FVAL                                                            0xd
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK14_FVAL                                                            0xe
#define HWIO_GCC_SEC_CTRL_CBCR_SLEEP_CLOCK15_FVAL                                                            0xf
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_ENABLE_SHFT                                                               0x0
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_ENABLE_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_SEC_CTRL_CBCR_CLK_ENABLE_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f50)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000f50)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000f50)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_RMSK                                                             0x80000001
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR, HWIO_GCC_SEC_CTRL_SENSE_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_SENSE_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_SENSE_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_ENABLE_SHFT                                                         0x0
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_ENABLE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_SEC_CTRL_SENSE_CBCR_CLK_ENABLE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f54)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000f54)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000f54)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_RMSK                                                    0x80000001
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR, HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_RMSK)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_ADDR,m,v,HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_IN)
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_OFF_BMSK                                            0x80000000
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_OFF_SHFT                                                  0x1f
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_ENABLE_BMSK                                                0x1
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_ENABLE_SHFT                                                0x0
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_ENABLE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_SEC_CTRL_BOOT_ROM_PATCH_CBCR_CLK_ENABLE_ENABLE_FVAL                                         0x1

#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f98)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000f98)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000f98)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_RMSK                                                               0x80000013
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR, HWIO_GCC_SEC_CTRL_CMD_RCGR_RMSK)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_CMD_RCGR_ADDR,m,v,HWIO_GCC_SEC_CTRL_CMD_RCGR_IN)
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                      0x10
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                       0x4
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_EN_BMSK                                                              0x2
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_EN_SHFT                                                              0x1
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                       0x1
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_UPDATE_BMSK                                                               0x1
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_UPDATE_SHFT                                                               0x0
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_UPDATE_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_SEC_CTRL_CMD_RCGR_UPDATE_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000f9c)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000f9c)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000f9c)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_RMSK                                                                    0x71f
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR, HWIO_GCC_SEC_CTRL_CFG_RCGR_RMSK)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SEC_CTRL_CFG_RCGR_ADDR,m,v,HWIO_GCC_SEC_CTRL_CFG_RCGR_IN)
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_BMSK                                                            0x700
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SHFT                                                              0x8
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                         0x0
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                         0x1
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                         0x2
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                         0x3
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                         0x4
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                         0x5
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                         0x6
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                         0x7
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_BMSK                                                             0x1f
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_SHFT                                                              0x0
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                       0x0
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                         0x1
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                       0x2
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                         0x3
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                       0x4
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                         0x5
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                       0x6
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                         0x7
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                       0x8
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                         0x9
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                       0xa
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                         0xb
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                       0xc
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                         0xd
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                       0xe
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                         0xf
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                      0x10
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                        0x11
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                      0x12
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                       0x13
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                     0x14
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                       0x15
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                     0x16
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                       0x17
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                     0x18
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                       0x19
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                     0x1a
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                       0x1b
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                     0x1c
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                       0x1d
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                     0x1e
#define HWIO_GCC_SEC_CTRL_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                       0x1f

#define HWIO_GCC_SPMI_BCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00000fc0)
#define HWIO_GCC_SPMI_BCR_PHYS                                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000fc0)
#define HWIO_GCC_SPMI_BCR_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000fc0)
#define HWIO_GCC_SPMI_BCR_RMSK                                                                               0x1
#define HWIO_GCC_SPMI_BCR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_BCR_ADDR, HWIO_GCC_SPMI_BCR_RMSK)
#define HWIO_GCC_SPMI_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_BCR_ADDR, m)
#define HWIO_GCC_SPMI_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_BCR_ADDR,v)
#define HWIO_GCC_SPMI_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_BCR_ADDR,m,v,HWIO_GCC_SPMI_BCR_IN)
#define HWIO_GCC_SPMI_BCR_BLK_ARES_BMSK                                                                      0x1
#define HWIO_GCC_SPMI_BCR_BLK_ARES_SHFT                                                                      0x0
#define HWIO_GCC_SPMI_BCR_BLK_ARES_DISABLE_FVAL                                                              0x0
#define HWIO_GCC_SPMI_BCR_BLK_ARES_ENABLE_FVAL                                                               0x1

#define HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000fd0)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000fd0)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000fd0)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_RMSK                                                               0x80000013
#define HWIO_GCC_SPMI_SER_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR, HWIO_GCC_SPMI_SER_CMD_RCGR_RMSK)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_SER_CMD_RCGR_ADDR,m,v,HWIO_GCC_SPMI_SER_CMD_RCGR_IN)
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SPMI_SER_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                      0x10
#define HWIO_GCC_SPMI_SER_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                       0x4
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_EN_BMSK                                                              0x2
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_EN_SHFT                                                              0x1
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_SPMI_SER_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                       0x1
#define HWIO_GCC_SPMI_SER_CMD_RCGR_UPDATE_BMSK                                                               0x1
#define HWIO_GCC_SPMI_SER_CMD_RCGR_UPDATE_SHFT                                                               0x0
#define HWIO_GCC_SPMI_SER_CMD_RCGR_UPDATE_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_SPMI_SER_CMD_RCGR_UPDATE_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000fd4)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000fd4)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000fd4)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_RMSK                                                                    0x71f
#define HWIO_GCC_SPMI_SER_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR, HWIO_GCC_SPMI_SER_CFG_RCGR_RMSK)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_SER_CFG_RCGR_ADDR,m,v,HWIO_GCC_SPMI_SER_CFG_RCGR_IN)
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_BMSK                                                            0x700
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SHFT                                                              0x8
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                         0x0
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                         0x1
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                         0x2
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                         0x3
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                         0x4
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                         0x5
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                         0x6
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                         0x7
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_BMSK                                                             0x1f
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_SHFT                                                              0x0
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                       0x0
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                         0x1
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                       0x2
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                         0x3
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                       0x4
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                         0x5
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                       0x6
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                         0x7
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                       0x8
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                         0x9
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                       0xa
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                         0xb
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                       0xc
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                         0xd
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                       0xe
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                         0xf
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                      0x10
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                        0x11
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                      0x12
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                       0x13
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                     0x14
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                       0x15
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                     0x16
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                       0x17
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                     0x18
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                       0x19
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                     0x1a
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                       0x1b
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                     0x1c
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                       0x1d
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                     0x1e
#define HWIO_GCC_SPMI_SER_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                       0x1f

#define HWIO_GCC_SPMI_SER_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000fc4)
#define HWIO_GCC_SPMI_SER_CBCR_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000fc4)
#define HWIO_GCC_SPMI_SER_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000fc4)
#define HWIO_GCC_SPMI_SER_CBCR_RMSK                                                                   0x80007ff1
#define HWIO_GCC_SPMI_SER_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_SER_CBCR_ADDR, HWIO_GCC_SPMI_SER_CBCR_RMSK)
#define HWIO_GCC_SPMI_SER_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_SER_CBCR_ADDR, m)
#define HWIO_GCC_SPMI_SER_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_SER_CBCR_ADDR,v)
#define HWIO_GCC_SPMI_SER_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_SER_CBCR_ADDR,m,v,HWIO_GCC_SPMI_SER_CBCR_IN)
#define HWIO_GCC_SPMI_SER_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_SPMI_SER_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_CORE_ON_BMSK                                                     0x4000
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_CORE_ON_SHFT                                                        0xe
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                           0x1
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                   0x2000
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                      0xd
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                         0x1
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                  0x1000
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                     0xc
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                       0x0
#define HWIO_GCC_SPMI_SER_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                        0x1
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_BMSK                                                                 0xf00
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_SHFT                                                                   0x8
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK0_FVAL                                                            0x0
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK1_FVAL                                                            0x1
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK2_FVAL                                                            0x2
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK3_FVAL                                                            0x3
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK4_FVAL                                                            0x4
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK5_FVAL                                                            0x5
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK6_FVAL                                                            0x6
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK7_FVAL                                                            0x7
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK8_FVAL                                                            0x8
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK9_FVAL                                                            0x9
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK10_FVAL                                                           0xa
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK11_FVAL                                                           0xb
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK12_FVAL                                                           0xc
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK13_FVAL                                                           0xd
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK14_FVAL                                                           0xe
#define HWIO_GCC_SPMI_SER_CBCR_WAKEUP_CLOCK15_FVAL                                                           0xf
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_BMSK                                                                   0xf0
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_SHFT                                                                    0x4
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK0_FVAL                                                             0x0
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK1_FVAL                                                             0x1
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK2_FVAL                                                             0x2
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK3_FVAL                                                             0x3
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK4_FVAL                                                             0x4
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK5_FVAL                                                             0x5
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK6_FVAL                                                             0x6
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK7_FVAL                                                             0x7
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK8_FVAL                                                             0x8
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK9_FVAL                                                             0x9
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK10_FVAL                                                            0xa
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK11_FVAL                                                            0xb
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK12_FVAL                                                            0xc
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK13_FVAL                                                            0xd
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK14_FVAL                                                            0xe
#define HWIO_GCC_SPMI_SER_CBCR_SLEEP_CLOCK15_FVAL                                                            0xf
#define HWIO_GCC_SPMI_SER_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_SPMI_SER_CBCR_CLK_ENABLE_SHFT                                                               0x0
#define HWIO_GCC_SPMI_SER_CBCR_CLK_ENABLE_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_SPMI_SER_CBCR_CLK_ENABLE_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00000fc8)
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000fc8)
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000fc8)
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_RMSK                                                              0x80008000
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_CNOC_AHB_CBCR_ADDR, HWIO_GCC_SPMI_CNOC_AHB_CBCR_RMSK)
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_CNOC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_CNOC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_CNOC_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPMI_CNOC_AHB_CBCR_IN)
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                             0x8000
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                0xf
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                        0x0
#define HWIO_GCC_SPMI_CNOC_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                         0x1

#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000fe8)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000fe8)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000fe8)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_RMSK                                                               0x80000013
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR, HWIO_GCC_SPMI_AHB_CMD_RCGR_RMSK)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_AHB_CMD_RCGR_ADDR,m,v,HWIO_GCC_SPMI_AHB_CMD_RCGR_IN)
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                      0x10
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                       0x4
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_EN_BMSK                                                              0x2
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_EN_SHFT                                                              0x1
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                       0x1
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_UPDATE_BMSK                                                               0x1
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_UPDATE_SHFT                                                               0x0
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_UPDATE_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_SPMI_AHB_CMD_RCGR_UPDATE_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00000fec)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000fec)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000fec)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_RMSK                                                                    0x71f
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR, HWIO_GCC_SPMI_AHB_CFG_RCGR_RMSK)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR, m)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR,v)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_AHB_CFG_RCGR_ADDR,m,v,HWIO_GCC_SPMI_AHB_CFG_RCGR_IN)
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_BMSK                                                            0x700
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SHFT                                                              0x8
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                         0x0
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                         0x1
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                         0x2
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                         0x3
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                         0x4
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                         0x5
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                         0x6
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                         0x7
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_BMSK                                                             0x1f
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_SHFT                                                              0x0
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                       0x0
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                         0x1
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                       0x2
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                         0x3
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                       0x4
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                         0x5
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                       0x6
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                         0x7
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                       0x8
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                         0x9
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                       0xa
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                         0xb
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                       0xc
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                         0xd
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                       0xe
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                         0xf
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                      0x10
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                        0x11
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                      0x12
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                       0x13
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                     0x14
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                       0x15
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                     0x16
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                       0x17
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                     0x18
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                       0x19
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                     0x1a
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                       0x1b
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                     0x1c
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                       0x1d
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                     0x1e
#define HWIO_GCC_SPMI_AHB_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                       0x1f

#define HWIO_GCC_SPMI_AHB_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00000fcc)
#define HWIO_GCC_SPMI_AHB_CBCR_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00000fcc)
#define HWIO_GCC_SPMI_AHB_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00000fcc)
#define HWIO_GCC_SPMI_AHB_CBCR_RMSK                                                                   0x80007ff1
#define HWIO_GCC_SPMI_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CBCR_ADDR, HWIO_GCC_SPMI_AHB_CBCR_RMSK)
#define HWIO_GCC_SPMI_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPMI_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPMI_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPMI_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPMI_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPMI_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPMI_AHB_CBCR_IN)
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_CORE_ON_BMSK                                                     0x4000
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_CORE_ON_SHFT                                                        0xe
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                           0x1
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                   0x2000
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                      0xd
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                        0x0
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                         0x1
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                  0x1000
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                     0xc
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                       0x0
#define HWIO_GCC_SPMI_AHB_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                        0x1
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_BMSK                                                                 0xf00
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_SHFT                                                                   0x8
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK0_FVAL                                                            0x0
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK1_FVAL                                                            0x1
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK2_FVAL                                                            0x2
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK3_FVAL                                                            0x3
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK4_FVAL                                                            0x4
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK5_FVAL                                                            0x5
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK6_FVAL                                                            0x6
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK7_FVAL                                                            0x7
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK8_FVAL                                                            0x8
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK9_FVAL                                                            0x9
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK10_FVAL                                                           0xa
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK11_FVAL                                                           0xb
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK12_FVAL                                                           0xc
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK13_FVAL                                                           0xd
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK14_FVAL                                                           0xe
#define HWIO_GCC_SPMI_AHB_CBCR_WAKEUP_CLOCK15_FVAL                                                           0xf
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_BMSK                                                                   0xf0
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_SHFT                                                                    0x4
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK0_FVAL                                                             0x0
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK1_FVAL                                                             0x1
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK2_FVAL                                                             0x2
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK3_FVAL                                                             0x3
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK4_FVAL                                                             0x4
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK5_FVAL                                                             0x5
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK6_FVAL                                                             0x6
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK7_FVAL                                                             0x7
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK8_FVAL                                                             0x8
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK9_FVAL                                                             0x9
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK10_FVAL                                                            0xa
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK11_FVAL                                                            0xb
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK12_FVAL                                                            0xc
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK13_FVAL                                                            0xd
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK14_FVAL                                                            0xe
#define HWIO_GCC_SPMI_AHB_CBCR_SLEEP_CLOCK15_FVAL                                                            0xf
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_ENABLE_BMSK                                                               0x1
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_ENABLE_SHFT                                                               0x0
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_SPMI_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_SPDM_BCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001000)
#define HWIO_GCC_SPDM_BCR_PHYS                                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001000)
#define HWIO_GCC_SPDM_BCR_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001000)
#define HWIO_GCC_SPDM_BCR_RMSK                                                                               0x1
#define HWIO_GCC_SPDM_BCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_BCR_ADDR, HWIO_GCC_SPDM_BCR_RMSK)
#define HWIO_GCC_SPDM_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_BCR_ADDR, m)
#define HWIO_GCC_SPDM_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_BCR_ADDR,v)
#define HWIO_GCC_SPDM_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_BCR_ADDR,m,v,HWIO_GCC_SPDM_BCR_IN)
#define HWIO_GCC_SPDM_BCR_BLK_ARES_BMSK                                                                      0x1
#define HWIO_GCC_SPDM_BCR_BLK_ARES_SHFT                                                                      0x0
#define HWIO_GCC_SPDM_BCR_BLK_ARES_DISABLE_FVAL                                                              0x0
#define HWIO_GCC_SPDM_BCR_BLK_ARES_ENABLE_FVAL                                                               0x1

#define HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00001004)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001004)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001004)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_RMSK                                                               0x80008001
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR, HWIO_GCC_SPDM_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPDM_CFG_AHB_CBCR_IN)
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                         0x0
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                          0x1
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_SPDM_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00001008)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001008)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001008)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_RMSK                                                              0x80000001
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR, HWIO_GCC_SPDM_MSTR_AHB_CBCR_RMSK)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_MSTR_AHB_CBCR_ADDR,m,v,HWIO_GCC_SPDM_MSTR_AHB_CBCR_IN)
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_ENABLE_SHFT                                                          0x0
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_SPDM_MSTR_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_SPDM_FF_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000100c)
#define HWIO_GCC_SPDM_FF_CBCR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000100c)
#define HWIO_GCC_SPDM_FF_CBCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000100c)
#define HWIO_GCC_SPDM_FF_CBCR_RMSK                                                                    0x80000001
#define HWIO_GCC_SPDM_FF_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_FF_CBCR_ADDR, HWIO_GCC_SPDM_FF_CBCR_RMSK)
#define HWIO_GCC_SPDM_FF_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_FF_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_FF_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_FF_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_FF_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_FF_CBCR_ADDR,m,v,HWIO_GCC_SPDM_FF_CBCR_IN)
#define HWIO_GCC_SPDM_FF_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_SPDM_FF_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ENABLE_SHFT                                                                0x0
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ENABLE_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_SPDM_FF_CBCR_CLK_ENABLE_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00001010)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001010)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001010)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_RMSK                                                               0x80000001
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR, HWIO_GCC_SPDM_BIMC_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_BIMC_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_BIMC_CY_CBCR_IN)
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_ENABLE_SHFT                                                           0x0
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_ENABLE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_SPDM_BIMC_CY_CBCR_CLK_ENABLE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00001014)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001014)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001014)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_RMSK                                                               0x80000001
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR, HWIO_GCC_SPDM_SNOC_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_SNOC_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_SNOC_CY_CBCR_IN)
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_ENABLE_SHFT                                                           0x0
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_ENABLE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_SPDM_SNOC_CY_CBCR_CLK_ENABLE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00001018)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001018)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001018)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_RMSK                                                              0x80000001
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR, HWIO_GCC_SPDM_DEBUG_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_DEBUG_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_DEBUG_CY_CBCR_IN)
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ENABLE_SHFT                                                          0x0
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ENABLE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_SPDM_DEBUG_CY_CBCR_CLK_ENABLE_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_SPDM_PNOC_CY_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000101c)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000101c)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000101c)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_RMSK                                                               0x80000001
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_PNOC_CY_CBCR_ADDR, HWIO_GCC_SPDM_PNOC_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_PNOC_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_PNOC_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_PNOC_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_PNOC_CY_CBCR_IN)
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_ENABLE_SHFT                                                           0x0
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_ENABLE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_SPDM_PNOC_CY_CBCR_CLK_ENABLE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00001020)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001020)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001020)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_RMSK                                                                0x80000001
#define HWIO_GCC_SPDM_RPM_CY_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR, HWIO_GCC_SPDM_RPM_CY_CBCR_RMSK)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR, m)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR,v)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPDM_RPM_CY_CBCR_ADDR,m,v,HWIO_GCC_SPDM_RPM_CY_CBCR_IN)
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_ENABLE_SHFT                                                            0x0
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_ENABLE_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_SPDM_RPM_CY_CBCR_CLK_ENABLE_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_CE1_BCR_ADDR                                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001040)
#define HWIO_GCC_CE1_BCR_PHYS                                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001040)
#define HWIO_GCC_CE1_BCR_OFFS                                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001040)
#define HWIO_GCC_CE1_BCR_RMSK                                                                                0x1
#define HWIO_GCC_CE1_BCR_IN          \
        in_dword_masked(HWIO_GCC_CE1_BCR_ADDR, HWIO_GCC_CE1_BCR_RMSK)
#define HWIO_GCC_CE1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE1_BCR_ADDR, m)
#define HWIO_GCC_CE1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CE1_BCR_ADDR,v)
#define HWIO_GCC_CE1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE1_BCR_ADDR,m,v,HWIO_GCC_CE1_BCR_IN)
#define HWIO_GCC_CE1_BCR_BLK_ARES_BMSK                                                                       0x1
#define HWIO_GCC_CE1_BCR_BLK_ARES_SHFT                                                                       0x0
#define HWIO_GCC_CE1_BCR_BLK_ARES_DISABLE_FVAL                                                               0x0
#define HWIO_GCC_CE1_BCR_BLK_ARES_ENABLE_FVAL                                                                0x1

#define HWIO_GCC_CE1_CMD_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001050)
#define HWIO_GCC_CE1_CMD_RCGR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001050)
#define HWIO_GCC_CE1_CMD_RCGR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001050)
#define HWIO_GCC_CE1_CMD_RCGR_RMSK                                                                    0x80000013
#define HWIO_GCC_CE1_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CE1_CMD_RCGR_ADDR, HWIO_GCC_CE1_CMD_RCGR_RMSK)
#define HWIO_GCC_CE1_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE1_CMD_RCGR_ADDR, m)
#define HWIO_GCC_CE1_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CE1_CMD_RCGR_ADDR,v)
#define HWIO_GCC_CE1_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE1_CMD_RCGR_ADDR,m,v,HWIO_GCC_CE1_CMD_RCGR_IN)
#define HWIO_GCC_CE1_CMD_RCGR_ROOT_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_CE1_CMD_RCGR_ROOT_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_CE1_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                           0x10
#define HWIO_GCC_CE1_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                            0x4
#define HWIO_GCC_CE1_CMD_RCGR_ROOT_EN_BMSK                                                                   0x2
#define HWIO_GCC_CE1_CMD_RCGR_ROOT_EN_SHFT                                                                   0x1
#define HWIO_GCC_CE1_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                           0x0
#define HWIO_GCC_CE1_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                            0x1
#define HWIO_GCC_CE1_CMD_RCGR_UPDATE_BMSK                                                                    0x1
#define HWIO_GCC_CE1_CMD_RCGR_UPDATE_SHFT                                                                    0x0
#define HWIO_GCC_CE1_CMD_RCGR_UPDATE_DISABLE_FVAL                                                            0x0
#define HWIO_GCC_CE1_CMD_RCGR_UPDATE_ENABLE_FVAL                                                             0x1

#define HWIO_GCC_CE1_CFG_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001054)
#define HWIO_GCC_CE1_CFG_RCGR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001054)
#define HWIO_GCC_CE1_CFG_RCGR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001054)
#define HWIO_GCC_CE1_CFG_RCGR_RMSK                                                                         0x71f
#define HWIO_GCC_CE1_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CE1_CFG_RCGR_ADDR, HWIO_GCC_CE1_CFG_RCGR_RMSK)
#define HWIO_GCC_CE1_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE1_CFG_RCGR_ADDR, m)
#define HWIO_GCC_CE1_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CE1_CFG_RCGR_ADDR,v)
#define HWIO_GCC_CE1_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE1_CFG_RCGR_ADDR,m,v,HWIO_GCC_CE1_CFG_RCGR_IN)
#define HWIO_GCC_CE1_CFG_RCGR_SRC_SEL_BMSK                                                                 0x700
#define HWIO_GCC_CE1_CFG_RCGR_SRC_SEL_SHFT                                                                   0x8
#define HWIO_GCC_CE1_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                              0x0
#define HWIO_GCC_CE1_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                              0x1
#define HWIO_GCC_CE1_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                              0x2
#define HWIO_GCC_CE1_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                              0x3
#define HWIO_GCC_CE1_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                              0x4
#define HWIO_GCC_CE1_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                              0x5
#define HWIO_GCC_CE1_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                              0x6
#define HWIO_GCC_CE1_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                              0x7
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_BMSK                                                                  0x1f
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_SHFT                                                                   0x0
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                            0x0
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                              0x1
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                            0x2
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                              0x3
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                            0x4
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                              0x5
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                            0x6
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                              0x7
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                            0x8
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                              0x9
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                            0xa
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                              0xb
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                            0xc
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                              0xd
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                            0xe
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                              0xf
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                           0x10
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                             0x11
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                           0x12
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                            0x13
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                          0x14
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                            0x15
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                          0x16
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                            0x17
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                          0x18
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                            0x19
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                          0x1a
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                            0x1b
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                          0x1c
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                            0x1d
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                          0x1e
#define HWIO_GCC_CE1_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                            0x1f

#define HWIO_GCC_CE1_CBCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001044)
#define HWIO_GCC_CE1_CBCR_PHYS                                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001044)
#define HWIO_GCC_CE1_CBCR_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001044)
#define HWIO_GCC_CE1_CBCR_RMSK                                                                        0x80007ff0
#define HWIO_GCC_CE1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CE1_CBCR_ADDR, HWIO_GCC_CE1_CBCR_RMSK)
#define HWIO_GCC_CE1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE1_CBCR_ADDR, m)
#define HWIO_GCC_CE1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CE1_CBCR_ADDR,v)
#define HWIO_GCC_CE1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE1_CBCR_ADDR,m,v,HWIO_GCC_CE1_CBCR_IN)
#define HWIO_GCC_CE1_CBCR_CLK_OFF_BMSK                                                                0x80000000
#define HWIO_GCC_CE1_CBCR_CLK_OFF_SHFT                                                                      0x1f
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_CORE_ON_BMSK                                                          0x4000
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_CORE_ON_SHFT                                                             0xe
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                                0x1
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                        0x2000
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                           0xd
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                             0x0
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                              0x1
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                       0x1000
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                          0xc
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_CE1_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                             0x1
#define HWIO_GCC_CE1_CBCR_WAKEUP_BMSK                                                                      0xf00
#define HWIO_GCC_CE1_CBCR_WAKEUP_SHFT                                                                        0x8
#define HWIO_GCC_CE1_CBCR_WAKEUP_CLOCK0_FVAL                                                                 0x0
#define HWIO_GCC_CE1_CBCR_WAKEUP_CLOCK1_FVAL                                                                 0x1
#define HWIO_GCC_CE1_CBCR_WAKEUP_CLOCK2_FVAL                                                                 0x2
#define HWIO_GCC_CE1_CBCR_WAKEUP_CLOCK3_FVAL                                                                 0x3
#define HWIO_GCC_CE1_CBCR_WAKEUP_CLOCK4_FVAL                                                                 0x4
#define HWIO_GCC_CE1_CBCR_WAKEUP_CLOCK5_FVAL                                                                 0x5
#define HWIO_GCC_CE1_CBCR_WAKEUP_CLOCK6_FVAL                                                                 0x6
#define HWIO_GCC_CE1_CBCR_WAKEUP_CLOCK7_FVAL                                                                 0x7
#define HWIO_GCC_CE1_CBCR_WAKEUP_CLOCK8_FVAL                                                                 0x8
#define HWIO_GCC_CE1_CBCR_WAKEUP_CLOCK9_FVAL                                                                 0x9
#define HWIO_GCC_CE1_CBCR_WAKEUP_CLOCK10_FVAL                                                                0xa
#define HWIO_GCC_CE1_CBCR_WAKEUP_CLOCK11_FVAL                                                                0xb
#define HWIO_GCC_CE1_CBCR_WAKEUP_CLOCK12_FVAL                                                                0xc
#define HWIO_GCC_CE1_CBCR_WAKEUP_CLOCK13_FVAL                                                                0xd
#define HWIO_GCC_CE1_CBCR_WAKEUP_CLOCK14_FVAL                                                                0xe
#define HWIO_GCC_CE1_CBCR_WAKEUP_CLOCK15_FVAL                                                                0xf
#define HWIO_GCC_CE1_CBCR_SLEEP_BMSK                                                                        0xf0
#define HWIO_GCC_CE1_CBCR_SLEEP_SHFT                                                                         0x4
#define HWIO_GCC_CE1_CBCR_SLEEP_CLOCK0_FVAL                                                                  0x0
#define HWIO_GCC_CE1_CBCR_SLEEP_CLOCK1_FVAL                                                                  0x1
#define HWIO_GCC_CE1_CBCR_SLEEP_CLOCK2_FVAL                                                                  0x2
#define HWIO_GCC_CE1_CBCR_SLEEP_CLOCK3_FVAL                                                                  0x3
#define HWIO_GCC_CE1_CBCR_SLEEP_CLOCK4_FVAL                                                                  0x4
#define HWIO_GCC_CE1_CBCR_SLEEP_CLOCK5_FVAL                                                                  0x5
#define HWIO_GCC_CE1_CBCR_SLEEP_CLOCK6_FVAL                                                                  0x6
#define HWIO_GCC_CE1_CBCR_SLEEP_CLOCK7_FVAL                                                                  0x7
#define HWIO_GCC_CE1_CBCR_SLEEP_CLOCK8_FVAL                                                                  0x8
#define HWIO_GCC_CE1_CBCR_SLEEP_CLOCK9_FVAL                                                                  0x9
#define HWIO_GCC_CE1_CBCR_SLEEP_CLOCK10_FVAL                                                                 0xa
#define HWIO_GCC_CE1_CBCR_SLEEP_CLOCK11_FVAL                                                                 0xb
#define HWIO_GCC_CE1_CBCR_SLEEP_CLOCK12_FVAL                                                                 0xc
#define HWIO_GCC_CE1_CBCR_SLEEP_CLOCK13_FVAL                                                                 0xd
#define HWIO_GCC_CE1_CBCR_SLEEP_CLOCK14_FVAL                                                                 0xe
#define HWIO_GCC_CE1_CBCR_SLEEP_CLOCK15_FVAL                                                                 0xf

#define HWIO_GCC_CE1_AXI_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001048)
#define HWIO_GCC_CE1_AXI_CBCR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001048)
#define HWIO_GCC_CE1_AXI_CBCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001048)
#define HWIO_GCC_CE1_AXI_CBCR_RMSK                                                                    0x80000000
#define HWIO_GCC_CE1_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CE1_AXI_CBCR_ADDR, HWIO_GCC_CE1_AXI_CBCR_RMSK)
#define HWIO_GCC_CE1_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE1_AXI_CBCR_ADDR, m)
#define HWIO_GCC_CE1_AXI_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_CE1_AXI_CBCR_CLK_OFF_SHFT                                                                  0x1f

#define HWIO_GCC_CE1_AHB_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000104c)
#define HWIO_GCC_CE1_AHB_CBCR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000104c)
#define HWIO_GCC_CE1_AHB_CBCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000104c)
#define HWIO_GCC_CE1_AHB_CBCR_RMSK                                                                    0x80008000
#define HWIO_GCC_CE1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CE1_AHB_CBCR_ADDR, HWIO_GCC_CE1_AHB_CBCR_RMSK)
#define HWIO_GCC_CE1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CE1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CE1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CE1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE1_AHB_CBCR_ADDR,m,v,HWIO_GCC_CE1_AHB_CBCR_IN)
#define HWIO_GCC_CE1_AHB_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_CE1_AHB_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_CE1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                   0x8000
#define HWIO_GCC_CE1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                      0xf
#define HWIO_GCC_CE1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                              0x0
#define HWIO_GCC_CE1_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                               0x1

#define HWIO_GCC_CE2_BCR_ADDR                                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001080)
#define HWIO_GCC_CE2_BCR_PHYS                                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001080)
#define HWIO_GCC_CE2_BCR_OFFS                                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001080)
#define HWIO_GCC_CE2_BCR_RMSK                                                                                0x1
#define HWIO_GCC_CE2_BCR_IN          \
        in_dword_masked(HWIO_GCC_CE2_BCR_ADDR, HWIO_GCC_CE2_BCR_RMSK)
#define HWIO_GCC_CE2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE2_BCR_ADDR, m)
#define HWIO_GCC_CE2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CE2_BCR_ADDR,v)
#define HWIO_GCC_CE2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE2_BCR_ADDR,m,v,HWIO_GCC_CE2_BCR_IN)
#define HWIO_GCC_CE2_BCR_BLK_ARES_BMSK                                                                       0x1
#define HWIO_GCC_CE2_BCR_BLK_ARES_SHFT                                                                       0x0
#define HWIO_GCC_CE2_BCR_BLK_ARES_DISABLE_FVAL                                                               0x0
#define HWIO_GCC_CE2_BCR_BLK_ARES_ENABLE_FVAL                                                                0x1

#define HWIO_GCC_CE2_CMD_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001090)
#define HWIO_GCC_CE2_CMD_RCGR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001090)
#define HWIO_GCC_CE2_CMD_RCGR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001090)
#define HWIO_GCC_CE2_CMD_RCGR_RMSK                                                                    0x80000013
#define HWIO_GCC_CE2_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CE2_CMD_RCGR_ADDR, HWIO_GCC_CE2_CMD_RCGR_RMSK)
#define HWIO_GCC_CE2_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE2_CMD_RCGR_ADDR, m)
#define HWIO_GCC_CE2_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CE2_CMD_RCGR_ADDR,v)
#define HWIO_GCC_CE2_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE2_CMD_RCGR_ADDR,m,v,HWIO_GCC_CE2_CMD_RCGR_IN)
#define HWIO_GCC_CE2_CMD_RCGR_ROOT_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_CE2_CMD_RCGR_ROOT_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_CE2_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                           0x10
#define HWIO_GCC_CE2_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                            0x4
#define HWIO_GCC_CE2_CMD_RCGR_ROOT_EN_BMSK                                                                   0x2
#define HWIO_GCC_CE2_CMD_RCGR_ROOT_EN_SHFT                                                                   0x1
#define HWIO_GCC_CE2_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                           0x0
#define HWIO_GCC_CE2_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                            0x1
#define HWIO_GCC_CE2_CMD_RCGR_UPDATE_BMSK                                                                    0x1
#define HWIO_GCC_CE2_CMD_RCGR_UPDATE_SHFT                                                                    0x0
#define HWIO_GCC_CE2_CMD_RCGR_UPDATE_DISABLE_FVAL                                                            0x0
#define HWIO_GCC_CE2_CMD_RCGR_UPDATE_ENABLE_FVAL                                                             0x1

#define HWIO_GCC_CE2_CFG_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001094)
#define HWIO_GCC_CE2_CFG_RCGR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001094)
#define HWIO_GCC_CE2_CFG_RCGR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001094)
#define HWIO_GCC_CE2_CFG_RCGR_RMSK                                                                         0x71f
#define HWIO_GCC_CE2_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_CE2_CFG_RCGR_ADDR, HWIO_GCC_CE2_CFG_RCGR_RMSK)
#define HWIO_GCC_CE2_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE2_CFG_RCGR_ADDR, m)
#define HWIO_GCC_CE2_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_CE2_CFG_RCGR_ADDR,v)
#define HWIO_GCC_CE2_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE2_CFG_RCGR_ADDR,m,v,HWIO_GCC_CE2_CFG_RCGR_IN)
#define HWIO_GCC_CE2_CFG_RCGR_SRC_SEL_BMSK                                                                 0x700
#define HWIO_GCC_CE2_CFG_RCGR_SRC_SEL_SHFT                                                                   0x8
#define HWIO_GCC_CE2_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                              0x0
#define HWIO_GCC_CE2_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                              0x1
#define HWIO_GCC_CE2_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                              0x2
#define HWIO_GCC_CE2_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                              0x3
#define HWIO_GCC_CE2_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                              0x4
#define HWIO_GCC_CE2_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                              0x5
#define HWIO_GCC_CE2_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                              0x6
#define HWIO_GCC_CE2_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                              0x7
#define HWIO_GCC_CE2_CFG_RCGR_SRC_DIV_BMSK                                                                  0x1f
#define HWIO_GCC_CE2_CFG_RCGR_SRC_DIV_SHFT                                                                   0x0
#define HWIO_GCC_CE2_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                            0x0
#define HWIO_GCC_CE2_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                              0x1
#define HWIO_GCC_CE2_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                            0x2
#define HWIO_GCC_CE2_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                              0x3
#define HWIO_GCC_CE2_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                            0x4
#define HWIO_GCC_CE2_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                              0x5
#define HWIO_GCC_CE2_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                            0x6
#define HWIO_GCC_CE2_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                              0x7
#define HWIO_GCC_CE2_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                            0x8
#define HWIO_GCC_CE2_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                              0x9
#define HWIO_GCC_CE2_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                            0xa
#define HWIO_GCC_CE2_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                              0xb
#define HWIO_GCC_CE2_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                            0xc
#define HWIO_GCC_CE2_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                              0xd
#define HWIO_GCC_CE2_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                            0xe
#define HWIO_GCC_CE2_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                              0xf
#define HWIO_GCC_CE2_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                           0x10
#define HWIO_GCC_CE2_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                             0x11
#define HWIO_GCC_CE2_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                           0x12
#define HWIO_GCC_CE2_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                            0x13
#define HWIO_GCC_CE2_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                          0x14
#define HWIO_GCC_CE2_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                            0x15
#define HWIO_GCC_CE2_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                          0x16
#define HWIO_GCC_CE2_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                            0x17
#define HWIO_GCC_CE2_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                          0x18
#define HWIO_GCC_CE2_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                            0x19
#define HWIO_GCC_CE2_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                          0x1a
#define HWIO_GCC_CE2_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                            0x1b
#define HWIO_GCC_CE2_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                          0x1c
#define HWIO_GCC_CE2_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                            0x1d
#define HWIO_GCC_CE2_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                          0x1e
#define HWIO_GCC_CE2_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                            0x1f

#define HWIO_GCC_CE2_CBCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001084)
#define HWIO_GCC_CE2_CBCR_PHYS                                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001084)
#define HWIO_GCC_CE2_CBCR_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001084)
#define HWIO_GCC_CE2_CBCR_RMSK                                                                        0x80007ff0
#define HWIO_GCC_CE2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CE2_CBCR_ADDR, HWIO_GCC_CE2_CBCR_RMSK)
#define HWIO_GCC_CE2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE2_CBCR_ADDR, m)
#define HWIO_GCC_CE2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CE2_CBCR_ADDR,v)
#define HWIO_GCC_CE2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE2_CBCR_ADDR,m,v,HWIO_GCC_CE2_CBCR_IN)
#define HWIO_GCC_CE2_CBCR_CLK_OFF_BMSK                                                                0x80000000
#define HWIO_GCC_CE2_CBCR_CLK_OFF_SHFT                                                                      0x1f
#define HWIO_GCC_CE2_CBCR_FORCE_MEM_CORE_ON_BMSK                                                          0x4000
#define HWIO_GCC_CE2_CBCR_FORCE_MEM_CORE_ON_SHFT                                                             0xe
#define HWIO_GCC_CE2_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                               0x0
#define HWIO_GCC_CE2_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                                0x1
#define HWIO_GCC_CE2_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                        0x2000
#define HWIO_GCC_CE2_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                           0xd
#define HWIO_GCC_CE2_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                             0x0
#define HWIO_GCC_CE2_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                              0x1
#define HWIO_GCC_CE2_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                       0x1000
#define HWIO_GCC_CE2_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                          0xc
#define HWIO_GCC_CE2_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_CE2_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                             0x1
#define HWIO_GCC_CE2_CBCR_WAKEUP_BMSK                                                                      0xf00
#define HWIO_GCC_CE2_CBCR_WAKEUP_SHFT                                                                        0x8
#define HWIO_GCC_CE2_CBCR_WAKEUP_CLOCK0_FVAL                                                                 0x0
#define HWIO_GCC_CE2_CBCR_WAKEUP_CLOCK1_FVAL                                                                 0x1
#define HWIO_GCC_CE2_CBCR_WAKEUP_CLOCK2_FVAL                                                                 0x2
#define HWIO_GCC_CE2_CBCR_WAKEUP_CLOCK3_FVAL                                                                 0x3
#define HWIO_GCC_CE2_CBCR_WAKEUP_CLOCK4_FVAL                                                                 0x4
#define HWIO_GCC_CE2_CBCR_WAKEUP_CLOCK5_FVAL                                                                 0x5
#define HWIO_GCC_CE2_CBCR_WAKEUP_CLOCK6_FVAL                                                                 0x6
#define HWIO_GCC_CE2_CBCR_WAKEUP_CLOCK7_FVAL                                                                 0x7
#define HWIO_GCC_CE2_CBCR_WAKEUP_CLOCK8_FVAL                                                                 0x8
#define HWIO_GCC_CE2_CBCR_WAKEUP_CLOCK9_FVAL                                                                 0x9
#define HWIO_GCC_CE2_CBCR_WAKEUP_CLOCK10_FVAL                                                                0xa
#define HWIO_GCC_CE2_CBCR_WAKEUP_CLOCK11_FVAL                                                                0xb
#define HWIO_GCC_CE2_CBCR_WAKEUP_CLOCK12_FVAL                                                                0xc
#define HWIO_GCC_CE2_CBCR_WAKEUP_CLOCK13_FVAL                                                                0xd
#define HWIO_GCC_CE2_CBCR_WAKEUP_CLOCK14_FVAL                                                                0xe
#define HWIO_GCC_CE2_CBCR_WAKEUP_CLOCK15_FVAL                                                                0xf
#define HWIO_GCC_CE2_CBCR_SLEEP_BMSK                                                                        0xf0
#define HWIO_GCC_CE2_CBCR_SLEEP_SHFT                                                                         0x4
#define HWIO_GCC_CE2_CBCR_SLEEP_CLOCK0_FVAL                                                                  0x0
#define HWIO_GCC_CE2_CBCR_SLEEP_CLOCK1_FVAL                                                                  0x1
#define HWIO_GCC_CE2_CBCR_SLEEP_CLOCK2_FVAL                                                                  0x2
#define HWIO_GCC_CE2_CBCR_SLEEP_CLOCK3_FVAL                                                                  0x3
#define HWIO_GCC_CE2_CBCR_SLEEP_CLOCK4_FVAL                                                                  0x4
#define HWIO_GCC_CE2_CBCR_SLEEP_CLOCK5_FVAL                                                                  0x5
#define HWIO_GCC_CE2_CBCR_SLEEP_CLOCK6_FVAL                                                                  0x6
#define HWIO_GCC_CE2_CBCR_SLEEP_CLOCK7_FVAL                                                                  0x7
#define HWIO_GCC_CE2_CBCR_SLEEP_CLOCK8_FVAL                                                                  0x8
#define HWIO_GCC_CE2_CBCR_SLEEP_CLOCK9_FVAL                                                                  0x9
#define HWIO_GCC_CE2_CBCR_SLEEP_CLOCK10_FVAL                                                                 0xa
#define HWIO_GCC_CE2_CBCR_SLEEP_CLOCK11_FVAL                                                                 0xb
#define HWIO_GCC_CE2_CBCR_SLEEP_CLOCK12_FVAL                                                                 0xc
#define HWIO_GCC_CE2_CBCR_SLEEP_CLOCK13_FVAL                                                                 0xd
#define HWIO_GCC_CE2_CBCR_SLEEP_CLOCK14_FVAL                                                                 0xe
#define HWIO_GCC_CE2_CBCR_SLEEP_CLOCK15_FVAL                                                                 0xf

#define HWIO_GCC_CE2_AXI_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001088)
#define HWIO_GCC_CE2_AXI_CBCR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001088)
#define HWIO_GCC_CE2_AXI_CBCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001088)
#define HWIO_GCC_CE2_AXI_CBCR_RMSK                                                                    0x80000000
#define HWIO_GCC_CE2_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CE2_AXI_CBCR_ADDR, HWIO_GCC_CE2_AXI_CBCR_RMSK)
#define HWIO_GCC_CE2_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE2_AXI_CBCR_ADDR, m)
#define HWIO_GCC_CE2_AXI_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_CE2_AXI_CBCR_CLK_OFF_SHFT                                                                  0x1f

#define HWIO_GCC_CE2_AHB_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x0000108c)
#define HWIO_GCC_CE2_AHB_CBCR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000108c)
#define HWIO_GCC_CE2_AHB_CBCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000108c)
#define HWIO_GCC_CE2_AHB_CBCR_RMSK                                                                    0x80008000
#define HWIO_GCC_CE2_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CE2_AHB_CBCR_ADDR, HWIO_GCC_CE2_AHB_CBCR_RMSK)
#define HWIO_GCC_CE2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CE2_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CE2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CE2_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CE2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CE2_AHB_CBCR_ADDR,m,v,HWIO_GCC_CE2_AHB_CBCR_IN)
#define HWIO_GCC_CE2_AHB_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_CE2_AHB_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_CE2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                   0x8000
#define HWIO_GCC_CE2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                      0xf
#define HWIO_GCC_CE2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                              0x0
#define HWIO_GCC_CE2_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                               0x1

#define HWIO_GCC_GCC_AHB_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000010c0)
#define HWIO_GCC_GCC_AHB_CBCR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000010c0)
#define HWIO_GCC_GCC_AHB_CBCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000010c0)
#define HWIO_GCC_GCC_AHB_CBCR_RMSK                                                                    0x80000001
#define HWIO_GCC_GCC_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GCC_AHB_CBCR_ADDR, HWIO_GCC_GCC_AHB_CBCR_RMSK)
#define HWIO_GCC_GCC_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_AHB_CBCR_ADDR, m)
#define HWIO_GCC_GCC_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_AHB_CBCR_ADDR,v)
#define HWIO_GCC_GCC_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_AHB_CBCR_ADDR,m,v,HWIO_GCC_GCC_AHB_CBCR_IN)
#define HWIO_GCC_GCC_AHB_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_GCC_AHB_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_GCC_AHB_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_GCC_AHB_CBCR_CLK_ENABLE_SHFT                                                                0x0
#define HWIO_GCC_GCC_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_GCC_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_GCC_XO_CMD_RCGR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x000010e8)
#define HWIO_GCC_GCC_XO_CMD_RCGR_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000010e8)
#define HWIO_GCC_GCC_XO_CMD_RCGR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000010e8)
#define HWIO_GCC_GCC_XO_CMD_RCGR_RMSK                                                                 0x80000002
#define HWIO_GCC_GCC_XO_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR, HWIO_GCC_GCC_XO_CMD_RCGR_RMSK)
#define HWIO_GCC_GCC_XO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GCC_XO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GCC_XO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_XO_CMD_RCGR_ADDR,m,v,HWIO_GCC_GCC_XO_CMD_RCGR_IN)
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_OFF_SHFT                                                              0x1f
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_EN_BMSK                                                                0x2
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_EN_SHFT                                                                0x1
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_GCC_XO_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_GCC_XO_CBCR_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x000010c4)
#define HWIO_GCC_GCC_XO_CBCR_PHYS                                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000010c4)
#define HWIO_GCC_GCC_XO_CBCR_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000010c4)
#define HWIO_GCC_GCC_XO_CBCR_RMSK                                                                     0x80000001
#define HWIO_GCC_GCC_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GCC_XO_CBCR_ADDR, HWIO_GCC_GCC_XO_CBCR_RMSK)
#define HWIO_GCC_GCC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_XO_CBCR_ADDR, m)
#define HWIO_GCC_GCC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_XO_CBCR_ADDR,v)
#define HWIO_GCC_GCC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_XO_CBCR_ADDR,m,v,HWIO_GCC_GCC_XO_CBCR_IN)
#define HWIO_GCC_GCC_XO_CBCR_CLK_OFF_BMSK                                                             0x80000000
#define HWIO_GCC_GCC_XO_CBCR_CLK_OFF_SHFT                                                                   0x1f
#define HWIO_GCC_GCC_XO_CBCR_CLK_ENABLE_BMSK                                                                 0x1
#define HWIO_GCC_GCC_XO_CBCR_CLK_ENABLE_SHFT                                                                 0x0
#define HWIO_GCC_GCC_XO_CBCR_CLK_ENABLE_DISABLE_FVAL                                                         0x0
#define HWIO_GCC_GCC_XO_CBCR_CLK_ENABLE_ENABLE_FVAL                                                          0x1

#define HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x000010c8)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000010c8)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000010c8)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_RMSK                                                                0x80000001
#define HWIO_GCC_GCC_XO_DIV4_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR, HWIO_GCC_GCC_XO_DIV4_CBCR_RMSK)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR, m)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR,v)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_XO_DIV4_CBCR_ADDR,m,v,HWIO_GCC_GCC_XO_DIV4_CBCR_IN)
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_ENABLE_SHFT                                                            0x0
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_ENABLE_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_GCC_XO_DIV4_CBCR_CLK_ENABLE_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x000010cc)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000010cc)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000010cc)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_RMSK                                                               0x80000001
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR, HWIO_GCC_GCC_IM_SLEEP_CBCR_RMSK)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_IM_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_GCC_IM_SLEEP_CBCR_IN)
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_ENABLE_SHFT                                                           0x0
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_ENABLE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_GCC_IM_SLEEP_CBCR_CLK_ENABLE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_BIMC_BCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001100)
#define HWIO_GCC_BIMC_BCR_PHYS                                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001100)
#define HWIO_GCC_BIMC_BCR_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001100)
#define HWIO_GCC_BIMC_BCR_RMSK                                                                               0x1
#define HWIO_GCC_BIMC_BCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_BCR_ADDR, HWIO_GCC_BIMC_BCR_RMSK)
#define HWIO_GCC_BIMC_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_BCR_ADDR, m)
#define HWIO_GCC_BIMC_BCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_BCR_ADDR,v)
#define HWIO_GCC_BIMC_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_BCR_ADDR,m,v,HWIO_GCC_BIMC_BCR_IN)
#define HWIO_GCC_BIMC_BCR_BLK_ARES_BMSK                                                                      0x1
#define HWIO_GCC_BIMC_BCR_BLK_ARES_SHFT                                                                      0x0
#define HWIO_GCC_BIMC_BCR_BLK_ARES_DISABLE_FVAL                                                              0x0
#define HWIO_GCC_BIMC_BCR_BLK_ARES_ENABLE_FVAL                                                               0x1

#define HWIO_GCC_BIMC_GDSCR_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00001104)
#define HWIO_GCC_BIMC_GDSCR_PHYS                                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001104)
#define HWIO_GCC_BIMC_GDSCR_OFFS                                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001104)
#define HWIO_GCC_BIMC_GDSCR_RMSK                                                                      0xf8ffffff
#define HWIO_GCC_BIMC_GDSCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_GDSCR_ADDR, HWIO_GCC_BIMC_GDSCR_RMSK)
#define HWIO_GCC_BIMC_GDSCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_GDSCR_ADDR, m)
#define HWIO_GCC_BIMC_GDSCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_GDSCR_ADDR,v)
#define HWIO_GCC_BIMC_GDSCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_GDSCR_ADDR,m,v,HWIO_GCC_BIMC_GDSCR_IN)
#define HWIO_GCC_BIMC_GDSCR_PWR_ON_BMSK                                                               0x80000000
#define HWIO_GCC_BIMC_GDSCR_PWR_ON_SHFT                                                                     0x1f
#define HWIO_GCC_BIMC_GDSCR_GDSC_STATE_BMSK                                                           0x78000000
#define HWIO_GCC_BIMC_GDSCR_GDSC_STATE_SHFT                                                                 0x1b
#define HWIO_GCC_BIMC_GDSCR_EN_REST_WAIT_BMSK                                                           0xf00000
#define HWIO_GCC_BIMC_GDSCR_EN_REST_WAIT_SHFT                                                               0x14
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_WAIT_BMSK                                                             0xf0000
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_WAIT_SHFT                                                                0x10
#define HWIO_GCC_BIMC_GDSCR_CLK_DIS_WAIT_BMSK                                                             0xf000
#define HWIO_GCC_BIMC_GDSCR_CLK_DIS_WAIT_SHFT                                                                0xc
#define HWIO_GCC_BIMC_GDSCR_RETAIN_FF_ENABLE_BMSK                                                          0x800
#define HWIO_GCC_BIMC_GDSCR_RETAIN_FF_ENABLE_SHFT                                                            0xb
#define HWIO_GCC_BIMC_GDSCR_RETAIN_FF_ENABLE_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_BIMC_GDSCR_RETAIN_FF_ENABLE_ENABLE_FVAL                                                     0x1
#define HWIO_GCC_BIMC_GDSCR_RESTORE_BMSK                                                                   0x400
#define HWIO_GCC_BIMC_GDSCR_RESTORE_SHFT                                                                     0xa
#define HWIO_GCC_BIMC_GDSCR_RESTORE_DISABLE_FVAL                                                             0x0
#define HWIO_GCC_BIMC_GDSCR_RESTORE_ENABLE_FVAL                                                              0x1
#define HWIO_GCC_BIMC_GDSCR_SAVE_BMSK                                                                      0x200
#define HWIO_GCC_BIMC_GDSCR_SAVE_SHFT                                                                        0x9
#define HWIO_GCC_BIMC_GDSCR_SAVE_DISABLE_FVAL                                                                0x0
#define HWIO_GCC_BIMC_GDSCR_SAVE_ENABLE_FVAL                                                                 0x1
#define HWIO_GCC_BIMC_GDSCR_RETAIN_BMSK                                                                    0x100
#define HWIO_GCC_BIMC_GDSCR_RETAIN_SHFT                                                                      0x8
#define HWIO_GCC_BIMC_GDSCR_RETAIN_DISABLE_FVAL                                                              0x0
#define HWIO_GCC_BIMC_GDSCR_RETAIN_ENABLE_FVAL                                                               0x1
#define HWIO_GCC_BIMC_GDSCR_EN_REST_BMSK                                                                    0x80
#define HWIO_GCC_BIMC_GDSCR_EN_REST_SHFT                                                                     0x7
#define HWIO_GCC_BIMC_GDSCR_EN_REST_DISABLE_FVAL                                                             0x0
#define HWIO_GCC_BIMC_GDSCR_EN_REST_ENABLE_FVAL                                                              0x1
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_BMSK                                                                     0x40
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_SHFT                                                                      0x6
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_DISABLE_FVAL                                                              0x0
#define HWIO_GCC_BIMC_GDSCR_EN_FEW_ENABLE_FVAL                                                               0x1
#define HWIO_GCC_BIMC_GDSCR_CLAMP_IO_BMSK                                                                   0x20
#define HWIO_GCC_BIMC_GDSCR_CLAMP_IO_SHFT                                                                    0x5
#define HWIO_GCC_BIMC_GDSCR_CLAMP_IO_DISABLE_FVAL                                                            0x0
#define HWIO_GCC_BIMC_GDSCR_CLAMP_IO_ENABLE_FVAL                                                             0x1
#define HWIO_GCC_BIMC_GDSCR_CLK_DISABLE_BMSK                                                                0x10
#define HWIO_GCC_BIMC_GDSCR_CLK_DISABLE_SHFT                                                                 0x4
#define HWIO_GCC_BIMC_GDSCR_CLK_DISABLE_CLK_NOT_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_BIMC_GDSCR_CLK_DISABLE_CLK_DISABLE_FVAL                                                     0x1
#define HWIO_GCC_BIMC_GDSCR_PD_ARES_BMSK                                                                     0x8
#define HWIO_GCC_BIMC_GDSCR_PD_ARES_SHFT                                                                     0x3
#define HWIO_GCC_BIMC_GDSCR_PD_ARES_NO_RESET_FVAL                                                            0x0
#define HWIO_GCC_BIMC_GDSCR_PD_ARES_RESET_FVAL                                                               0x1
#define HWIO_GCC_BIMC_GDSCR_SW_OVERRIDE_BMSK                                                                 0x4
#define HWIO_GCC_BIMC_GDSCR_SW_OVERRIDE_SHFT                                                                 0x2
#define HWIO_GCC_BIMC_GDSCR_SW_OVERRIDE_DISABLE_FVAL                                                         0x0
#define HWIO_GCC_BIMC_GDSCR_SW_OVERRIDE_ENABLE_FVAL                                                          0x1
#define HWIO_GCC_BIMC_GDSCR_HW_CONTROL_BMSK                                                                  0x2
#define HWIO_GCC_BIMC_GDSCR_HW_CONTROL_SHFT                                                                  0x1
#define HWIO_GCC_BIMC_GDSCR_HW_CONTROL_DISABLE_FVAL                                                          0x0
#define HWIO_GCC_BIMC_GDSCR_HW_CONTROL_ENABLE_FVAL                                                           0x1
#define HWIO_GCC_BIMC_GDSCR_SW_COLLAPSE_BMSK                                                                 0x1
#define HWIO_GCC_BIMC_GDSCR_SW_COLLAPSE_SHFT                                                                 0x0
#define HWIO_GCC_BIMC_GDSCR_SW_COLLAPSE_DISABLE_FVAL                                                         0x0
#define HWIO_GCC_BIMC_GDSCR_SW_COLLAPSE_ENABLE_FVAL                                                          0x1

#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00001140)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001140)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001140)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_RMSK                                                            0x80000003
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR, HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_RMSK)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ADDR,m,v,HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_IN)
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_OFF_BMSK                                                   0x80000000
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_OFF_SHFT                                                         0x1f
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_EN_BMSK                                                           0x2
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_EN_SHFT                                                           0x1
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                    0x1
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_UPDATE_BMSK                                                            0x1
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_UPDATE_SHFT                                                            0x0
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_UPDATE_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_BIMC_DDR_XO_CMD_RCGR_UPDATE_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_BIMC_XO_CBCR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001108)
#define HWIO_GCC_BIMC_XO_CBCR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001108)
#define HWIO_GCC_BIMC_XO_CBCR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001108)
#define HWIO_GCC_BIMC_XO_CBCR_RMSK                                                                    0x80000001
#define HWIO_GCC_BIMC_XO_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_XO_CBCR_ADDR, HWIO_GCC_BIMC_XO_CBCR_RMSK)
#define HWIO_GCC_BIMC_XO_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_XO_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_XO_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_XO_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_XO_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_XO_CBCR_ADDR,m,v,HWIO_GCC_BIMC_XO_CBCR_IN)
#define HWIO_GCC_BIMC_XO_CBCR_CLK_OFF_BMSK                                                            0x80000000
#define HWIO_GCC_BIMC_XO_CBCR_CLK_OFF_SHFT                                                                  0x1f
#define HWIO_GCC_BIMC_XO_CBCR_CLK_ENABLE_BMSK                                                                0x1
#define HWIO_GCC_BIMC_XO_CBCR_CLK_ENABLE_SHFT                                                                0x0
#define HWIO_GCC_BIMC_XO_CBCR_CLK_ENABLE_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_BIMC_XO_CBCR_CLK_ENABLE_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000110c)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000110c)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000110c)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_RMSK                                                               0x80008001
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR, HWIO_GCC_BIMC_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_BIMC_CFG_AHB_CBCR_IN)
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                              0x8000
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                 0xf
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                         0x0
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                          0x1
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                           0x0
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_BIMC_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_BIMC_SLEEP_CBCR_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00001110)
#define HWIO_GCC_BIMC_SLEEP_CBCR_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001110)
#define HWIO_GCC_BIMC_SLEEP_CBCR_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001110)
#define HWIO_GCC_BIMC_SLEEP_CBCR_RMSK                                                                 0x80000001
#define HWIO_GCC_BIMC_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR, HWIO_GCC_BIMC_SLEEP_CBCR_RMSK)
#define HWIO_GCC_BIMC_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_BIMC_SLEEP_CBCR_IN)
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_OFF_SHFT                                                               0x1f
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_ENABLE_BMSK                                                             0x1
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_ENABLE_SHFT                                                             0x0
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_ENABLE_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_BIMC_SLEEP_CBCR_CLK_ENABLE_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00001114)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001114)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001114)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_RMSK                                                            0x80008001
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR, HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_RMSK)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_ADDR,m,v,HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_IN)
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_OFF_BMSK                                                    0x80000000
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_OFF_SHFT                                                          0x1f
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                           0x8000
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                              0xf
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                      0x0
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                       0x1
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_ENABLE_BMSK                                                        0x1
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_ENABLE_SHFT                                                        0x0
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_ENABLE_DISABLE_FVAL                                                0x0
#define HWIO_GCC_BIMC_SYSNOC_AXI_CBCR_CLK_ENABLE_ENABLE_FVAL                                                 0x1

#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00001158)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001158)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001158)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_RMSK                                                               0x80000013
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR, HWIO_GCC_BIMC_DDR_CMD_RCGR_RMSK)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_CMD_RCGR_ADDR,m,v,HWIO_GCC_BIMC_DDR_CMD_RCGR_IN)
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_OFF_SHFT                                                            0x1f
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                      0x10
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                       0x4
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_EN_BMSK                                                              0x2
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_EN_SHFT                                                              0x1
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                       0x1
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_UPDATE_BMSK                                                               0x1
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_UPDATE_SHFT                                                               0x0
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_UPDATE_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_BIMC_DDR_CMD_RCGR_UPDATE_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000115c)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000115c)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000115c)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_RMSK                                                                    0x71f
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR, HWIO_GCC_BIMC_DDR_CFG_RCGR_RMSK)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_CFG_RCGR_ADDR,m,v,HWIO_GCC_BIMC_DDR_CFG_RCGR_IN)
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_BMSK                                                            0x700
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SHFT                                                              0x8
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                         0x0
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                         0x1
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                         0x2
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                         0x3
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                         0x4
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                         0x5
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                         0x6
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                         0x7
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_BMSK                                                             0x1f
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_SHFT                                                              0x0
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                       0x0
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                         0x1
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                       0x2
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                         0x3
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                       0x4
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                         0x5
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                       0x6
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                         0x7
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                       0x8
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                         0x9
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                       0xa
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                         0xb
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                       0xc
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                         0xd
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                       0xe
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                         0xf
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                      0x10
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                        0x11
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                      0x12
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                       0x13
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                     0x14
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                       0x15
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                     0x16
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                       0x17
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                     0x18
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                       0x19
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                     0x1a
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                       0x1b
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                     0x1c
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                       0x1d
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                     0x1e
#define HWIO_GCC_BIMC_DDR_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                       0x1f

#define HWIO_GCC_BIMC_MISC_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x0000116c)
#define HWIO_GCC_BIMC_MISC_PHYS                                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000116c)
#define HWIO_GCC_BIMC_MISC_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000116c)
#define HWIO_GCC_BIMC_MISC_RMSK                                                                         0x7f0f3f
#define HWIO_GCC_BIMC_MISC_IN          \
        in_dword_masked(HWIO_GCC_BIMC_MISC_ADDR, HWIO_GCC_BIMC_MISC_RMSK)
#define HWIO_GCC_BIMC_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_MISC_ADDR, m)
#define HWIO_GCC_BIMC_MISC_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_MISC_ADDR,v)
#define HWIO_GCC_BIMC_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_MISC_ADDR,m,v,HWIO_GCC_BIMC_MISC_IN)
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_JCPLL_SEL_STATUS_BMSK                                               0x400000
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_JCPLL_SEL_STATUS_SHFT                                                   0x16
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_FRQSW_FSM_STATUS_BMSK                                               0x3f0000
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_FRQSW_FSM_STATUS_SHFT                                                   0x10
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_CLK_GATE_DIS_BMSK                                                      0x800
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_CLK_GATE_DIS_SHFT                                                        0xb
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_CLK_GATE_DIS_NOT_DISABLE_FVAL                                            0x0
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_CLK_GATE_DIS_DISABLE_FVAL                                                0x1
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_LEGACY_MODE_EN_BMSK                                                    0x400
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_LEGACY_MODE_EN_SHFT                                                      0xa
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_LEGACY_MODE_EN_DISABLE_FVAL                                              0x0
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_LEGACY_MODE_EN_ENABLE_FVAL                                               0x1
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_DIS_DDR_UPDATE_BMSK                                                    0x200
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_DIS_DDR_UPDATE_SHFT                                                      0x9
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_DIS_DDR_UPDATE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_BIMC_MISC_BIMC_FSM_DIS_DDR_UPDATE_ENABLE_FVAL                                               0x1
#define HWIO_GCC_BIMC_MISC_BIMC_FRQSW_FSM_DIS_BMSK                                                         0x100
#define HWIO_GCC_BIMC_MISC_BIMC_FRQSW_FSM_DIS_SHFT                                                           0x8
#define HWIO_GCC_BIMC_MISC_BIMC_FRQSW_FSM_DIS_FSM_NOT_DISABLE_FVAL                                           0x0
#define HWIO_GCC_BIMC_MISC_BIMC_FRQSW_FSM_DIS_FSM_DISABLE_FVAL                                               0x1
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_JCPLL_CLK_2X_MODE_BMSK                                                  0x20
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_JCPLL_CLK_2X_MODE_SHFT                                                   0x5
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_JCPLL_CLK_2X_MODE_DISABLE_FVAL                                           0x0
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_JCPLL_CLK_2X_MODE_ENABLE_FVAL                                            0x1
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_JCPLL_BYPASS_BMSK                                                       0x10
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_JCPLL_BYPASS_SHFT                                                        0x4
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_JCPLL_BYPASS_DISABLE_FVAL                                                0x0
#define HWIO_GCC_BIMC_MISC_BIMC_DDR_JCPLL_BYPASS_ENABLE_FVAL                                                 0x1
#define HWIO_GCC_BIMC_MISC_JCPLL_CLK_POST_DIV_BMSK                                                           0xf
#define HWIO_GCC_BIMC_MISC_JCPLL_CLK_POST_DIV_SHFT                                                           0x0
#define HWIO_GCC_BIMC_MISC_JCPLL_CLK_POST_DIV_DIV1_FVAL                                                      0x0
#define HWIO_GCC_BIMC_MISC_JCPLL_CLK_POST_DIV_DIV2_FVAL                                                      0x1
#define HWIO_GCC_BIMC_MISC_JCPLL_CLK_POST_DIV_DIV3_FVAL                                                      0x2
#define HWIO_GCC_BIMC_MISC_JCPLL_CLK_POST_DIV_DIV4_FVAL                                                      0x3
#define HWIO_GCC_BIMC_MISC_JCPLL_CLK_POST_DIV_DIV5_FVAL                                                      0x4
#define HWIO_GCC_BIMC_MISC_JCPLL_CLK_POST_DIV_DIV6_FVAL                                                      0x5
#define HWIO_GCC_BIMC_MISC_JCPLL_CLK_POST_DIV_DIV7_FVAL                                                      0x6
#define HWIO_GCC_BIMC_MISC_JCPLL_CLK_POST_DIV_DIV8_FVAL                                                      0x7
#define HWIO_GCC_BIMC_MISC_JCPLL_CLK_POST_DIV_DIV9_FVAL                                                      0x8
#define HWIO_GCC_BIMC_MISC_JCPLL_CLK_POST_DIV_DIV10_FVAL                                                     0x9
#define HWIO_GCC_BIMC_MISC_JCPLL_CLK_POST_DIV_DIV11_FVAL                                                     0xa
#define HWIO_GCC_BIMC_MISC_JCPLL_CLK_POST_DIV_DIV12_FVAL                                                     0xb
#define HWIO_GCC_BIMC_MISC_JCPLL_CLK_POST_DIV_DIV13_FVAL                                                     0xc
#define HWIO_GCC_BIMC_MISC_JCPLL_CLK_POST_DIV_DIV14_FVAL                                                     0xd
#define HWIO_GCC_BIMC_MISC_JCPLL_CLK_POST_DIV_DIV15_FVAL                                                     0xe
#define HWIO_GCC_BIMC_MISC_JCPLL_CLK_POST_DIV_DIV16_FVAL                                                     0xf

#define HWIO_GCC_BIMC_CBCR_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00001118)
#define HWIO_GCC_BIMC_CBCR_PHYS                                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001118)
#define HWIO_GCC_BIMC_CBCR_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001118)
#define HWIO_GCC_BIMC_CBCR_RMSK                                                                       0x80000001
#define HWIO_GCC_BIMC_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_CBCR_ADDR, HWIO_GCC_BIMC_CBCR_RMSK)
#define HWIO_GCC_BIMC_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_CBCR_ADDR,m,v,HWIO_GCC_BIMC_CBCR_IN)
#define HWIO_GCC_BIMC_CBCR_CLK_OFF_BMSK                                                               0x80000000
#define HWIO_GCC_BIMC_CBCR_CLK_OFF_SHFT                                                                     0x1f
#define HWIO_GCC_BIMC_CBCR_CLK_ENABLE_BMSK                                                                   0x1
#define HWIO_GCC_BIMC_CBCR_CLK_ENABLE_SHFT                                                                   0x0
#define HWIO_GCC_BIMC_CBCR_CLK_ENABLE_DISABLE_FVAL                                                           0x0
#define HWIO_GCC_BIMC_CBCR_CLK_ENABLE_ENABLE_FVAL                                                            0x1

#define HWIO_GCC_BIMC_KPSS_AXI_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000111c)
#define HWIO_GCC_BIMC_KPSS_AXI_CBCR_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000111c)
#define HWIO_GCC_BIMC_KPSS_AXI_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000111c)
#define HWIO_GCC_BIMC_KPSS_AXI_CBCR_RMSK                                                              0x80000000
#define HWIO_GCC_BIMC_KPSS_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_KPSS_AXI_CBCR_ADDR, HWIO_GCC_BIMC_KPSS_AXI_CBCR_RMSK)
#define HWIO_GCC_BIMC_KPSS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_KPSS_AXI_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_KPSS_AXI_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_BIMC_KPSS_AXI_CBCR_CLK_OFF_SHFT                                                            0x1f

#define HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00001180)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001180)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001180)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_RMSK                                                                0x80008003
#define HWIO_GCC_DDR_DIM_CFG_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR, HWIO_GCC_DDR_DIM_CFG_CBCR_RMSK)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR, m)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR,v)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDR_DIM_CFG_CBCR_ADDR,m,v,HWIO_GCC_DDR_DIM_CFG_CBCR_IN)
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_OFF_BMSK                                                        0x80000000
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_OFF_SHFT                                                              0x1f
#define HWIO_GCC_DDR_DIM_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                               0x8000
#define HWIO_GCC_DDR_DIM_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                  0xf
#define HWIO_GCC_DDR_DIM_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                          0x0
#define HWIO_GCC_DDR_DIM_CFG_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                           0x1
#define HWIO_GCC_DDR_DIM_CFG_CBCR_HW_CTL_BMSK                                                                0x2
#define HWIO_GCC_DDR_DIM_CFG_CBCR_HW_CTL_SHFT                                                                0x1
#define HWIO_GCC_DDR_DIM_CFG_CBCR_HW_CTL_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_DDR_DIM_CFG_CBCR_HW_CTL_ENABLE_FVAL                                                         0x1
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_ENABLE_BMSK                                                            0x1
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_ENABLE_SHFT                                                            0x0
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_ENABLE_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_DDR_DIM_CFG_CBCR_CLK_ENABLE_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00001184)
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001184)
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001184)
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_RMSK                                                             0x80000001
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CPLL0_CBCR_ADDR, HWIO_GCC_BIMC_DDR_CPLL0_CBCR_RMSK)
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CPLL0_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_CPLL0_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_CPLL0_CBCR_ADDR,m,v,HWIO_GCC_BIMC_DDR_CPLL0_CBCR_IN)
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_CLK_ENABLE_SHFT                                                         0x0
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_CLK_ENABLE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_BIMC_DDR_CPLL0_CBCR_CLK_ENABLE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x00001188)
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001188)
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001188)
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_RMSK                                                             0x80000001
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CPLL1_CBCR_ADDR, HWIO_GCC_BIMC_DDR_CPLL1_CBCR_RMSK)
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_BIMC_DDR_CPLL1_CBCR_ADDR, m)
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_BIMC_DDR_CPLL1_CBCR_ADDR,v)
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_BIMC_DDR_CPLL1_CBCR_ADDR,m,v,HWIO_GCC_BIMC_DDR_CPLL1_CBCR_IN)
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_CLK_OFF_BMSK                                                     0x80000000
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_CLK_OFF_SHFT                                                           0x1f
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_CLK_ENABLE_SHFT                                                         0x0
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_CLK_ENABLE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_BIMC_DDR_CPLL1_CBCR_CLK_ENABLE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x0000118c)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000118c)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000118c)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_RMSK                                                              0x80000001
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR, HWIO_GCC_DDR_DIM_SLEEP_CBCR_RMSK)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR, m)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR,v)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DDR_DIM_SLEEP_CBCR_ADDR,m,v,HWIO_GCC_DDR_DIM_SLEEP_CBCR_IN)
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_OFF_SHFT                                                            0x1f
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_ENABLE_SHFT                                                          0x0
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_ENABLE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_DDR_DIM_SLEEP_CBCR_CLK_ENABLE_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_LPASS_Q6_AXI_CBCR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x000011c0)
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000011c0)
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000011c0)
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_RMSK                                                               0x80000003
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_LPASS_Q6_AXI_CBCR_ADDR, HWIO_GCC_LPASS_Q6_AXI_CBCR_RMSK)
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_Q6_AXI_CBCR_ADDR, m)
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_Q6_AXI_CBCR_ADDR,v)
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_Q6_AXI_CBCR_ADDR,m,v,HWIO_GCC_LPASS_Q6_AXI_CBCR_IN)
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_CLK_OFF_BMSK                                                       0x80000000
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_CLK_OFF_SHFT                                                             0x1f
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_HW_CTL_BMSK                                                               0x2
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_HW_CTL_SHFT                                                               0x1
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_HW_CTL_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_HW_CTL_ENABLE_FVAL                                                        0x1
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_CLK_ENABLE_BMSK                                                           0x1
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_CLK_ENABLE_SHFT                                                           0x0
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_CLK_ENABLE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_LPASS_Q6_AXI_CBCR_CLK_ENABLE_ENABLE_FVAL                                                    0x1

#define HWIO_GCC_KPSS_AHB_CMD_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x0000120c)
#define HWIO_GCC_KPSS_AHB_CMD_RCGR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000120c)
#define HWIO_GCC_KPSS_AHB_CMD_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000120c)
#define HWIO_GCC_KPSS_AHB_CMD_RCGR_RMSK                                                               0x80000013
#define HWIO_GCC_KPSS_AHB_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_KPSS_AHB_CMD_RCGR_ADDR, HWIO_GCC_KPSS_AHB_CMD_RCGR_RMSK)
#define HWIO_GCC_KPSS_AHB_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_KPSS_AHB_CMD_RCGR_ADDR, m)
#define HWIO_GCC_KPSS_AHB_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_KPSS_AHB_CMD_RCGR_ADDR,v)
#define HWIO_GCC_KPSS_AHB_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_KPSS_AHB_CMD_RCGR_ADDR,m,v,HWIO_GCC_KPSS_AHB_CMD_RCGR_IN)
#define HWIO_GCC_KPSS_AHB_CMD_RCGR_ROOT_OFF_BMSK                                                      0x80000000
#define HWIO_GCC_KPSS_AHB_CMD_RCGR_ROOT_OFF_SHFT                                                            0x1f
#define HWIO_GCC_KPSS_AHB_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                      0x10
#define HWIO_GCC_KPSS_AHB_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                       0x4
#define HWIO_GCC_KPSS_AHB_CMD_RCGR_ROOT_EN_BMSK                                                              0x2
#define HWIO_GCC_KPSS_AHB_CMD_RCGR_ROOT_EN_SHFT                                                              0x1
#define HWIO_GCC_KPSS_AHB_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_KPSS_AHB_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                       0x1
#define HWIO_GCC_KPSS_AHB_CMD_RCGR_UPDATE_BMSK                                                               0x1
#define HWIO_GCC_KPSS_AHB_CMD_RCGR_UPDATE_SHFT                                                               0x0
#define HWIO_GCC_KPSS_AHB_CMD_RCGR_UPDATE_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_KPSS_AHB_CMD_RCGR_UPDATE_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_KPSS_AHB_CFG_RCGR_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00001210)
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001210)
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001210)
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_RMSK                                                                    0x71f
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_KPSS_AHB_CFG_RCGR_ADDR, HWIO_GCC_KPSS_AHB_CFG_RCGR_RMSK)
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_KPSS_AHB_CFG_RCGR_ADDR, m)
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_KPSS_AHB_CFG_RCGR_ADDR,v)
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_KPSS_AHB_CFG_RCGR_ADDR,m,v,HWIO_GCC_KPSS_AHB_CFG_RCGR_IN)
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_SEL_BMSK                                                            0x700
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_SEL_SHFT                                                              0x8
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                         0x0
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                         0x1
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                         0x2
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                         0x3
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                         0x4
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                         0x5
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                         0x6
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                         0x7
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_DIV_BMSK                                                             0x1f
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_DIV_SHFT                                                              0x0
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                       0x0
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                         0x1
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                       0x2
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                         0x3
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                       0x4
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                         0x5
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                       0x6
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                         0x7
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                       0x8
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                         0x9
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                       0xa
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                         0xb
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                       0xc
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                         0xd
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                       0xe
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                         0xf
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                      0x10
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                        0x11
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                      0x12
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                       0x13
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                     0x14
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                       0x15
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                     0x16
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                       0x17
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                     0x18
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                       0x19
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                     0x1a
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                       0x1b
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                     0x1c
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                       0x1d
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                     0x1e
#define HWIO_GCC_KPSS_AHB_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                       0x1f

#define HWIO_GCC_KPSS_AHB_MISC_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00001220)
#define HWIO_GCC_KPSS_AHB_MISC_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001220)
#define HWIO_GCC_KPSS_AHB_MISC_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001220)
#define HWIO_GCC_KPSS_AHB_MISC_RMSK                                                                         0xf1
#define HWIO_GCC_KPSS_AHB_MISC_IN          \
        in_dword_masked(HWIO_GCC_KPSS_AHB_MISC_ADDR, HWIO_GCC_KPSS_AHB_MISC_RMSK)
#define HWIO_GCC_KPSS_AHB_MISC_INM(m)      \
        in_dword_masked(HWIO_GCC_KPSS_AHB_MISC_ADDR, m)
#define HWIO_GCC_KPSS_AHB_MISC_OUT(v)      \
        out_dword(HWIO_GCC_KPSS_AHB_MISC_ADDR,v)
#define HWIO_GCC_KPSS_AHB_MISC_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_KPSS_AHB_MISC_ADDR,m,v,HWIO_GCC_KPSS_AHB_MISC_IN)
#define HWIO_GCC_KPSS_AHB_MISC_KPSS_AHB_CLK_AUTO_SCALE_DIV_BMSK                                             0xf0
#define HWIO_GCC_KPSS_AHB_MISC_KPSS_AHB_CLK_AUTO_SCALE_DIV_SHFT                                              0x4
#define HWIO_GCC_KPSS_AHB_MISC_KPSS_AHB_CLK_AUTO_SCALE_DIV_DIV1_FVAL                                         0x0
#define HWIO_GCC_KPSS_AHB_MISC_KPSS_AHB_CLK_AUTO_SCALE_DIV_DIV2_FVAL                                         0x1
#define HWIO_GCC_KPSS_AHB_MISC_KPSS_AHB_CLK_AUTO_SCALE_DIV_DIV3_FVAL                                         0x2
#define HWIO_GCC_KPSS_AHB_MISC_KPSS_AHB_CLK_AUTO_SCALE_DIV_DIV4_FVAL                                         0x3
#define HWIO_GCC_KPSS_AHB_MISC_KPSS_AHB_CLK_AUTO_SCALE_DIV_DIV5_FVAL                                         0x4
#define HWIO_GCC_KPSS_AHB_MISC_KPSS_AHB_CLK_AUTO_SCALE_DIV_DIV6_FVAL                                         0x5
#define HWIO_GCC_KPSS_AHB_MISC_KPSS_AHB_CLK_AUTO_SCALE_DIV_DIV7_FVAL                                         0x6
#define HWIO_GCC_KPSS_AHB_MISC_KPSS_AHB_CLK_AUTO_SCALE_DIV_DIV8_FVAL                                         0x7
#define HWIO_GCC_KPSS_AHB_MISC_KPSS_AHB_CLK_AUTO_SCALE_DIV_DIV9_FVAL                                         0x8
#define HWIO_GCC_KPSS_AHB_MISC_KPSS_AHB_CLK_AUTO_SCALE_DIV_DIV10_FVAL                                        0x9
#define HWIO_GCC_KPSS_AHB_MISC_KPSS_AHB_CLK_AUTO_SCALE_DIV_DIV11_FVAL                                        0xa
#define HWIO_GCC_KPSS_AHB_MISC_KPSS_AHB_CLK_AUTO_SCALE_DIV_DIV12_FVAL                                        0xb
#define HWIO_GCC_KPSS_AHB_MISC_KPSS_AHB_CLK_AUTO_SCALE_DIV_DIV13_FVAL                                        0xc
#define HWIO_GCC_KPSS_AHB_MISC_KPSS_AHB_CLK_AUTO_SCALE_DIV_DIV14_FVAL                                        0xd
#define HWIO_GCC_KPSS_AHB_MISC_KPSS_AHB_CLK_AUTO_SCALE_DIV_DIV15_FVAL                                        0xe
#define HWIO_GCC_KPSS_AHB_MISC_KPSS_AHB_CLK_AUTO_SCALE_DIV_DIV16_FVAL                                        0xf
#define HWIO_GCC_KPSS_AHB_MISC_KPSS_AHB_CLK_AUTO_SCALE_DIS_BMSK                                              0x1
#define HWIO_GCC_KPSS_AHB_MISC_KPSS_AHB_CLK_AUTO_SCALE_DIS_SHFT                                              0x0
#define HWIO_GCC_KPSS_AHB_MISC_KPSS_AHB_CLK_AUTO_SCALE_DIS_SCALE_NOT_DISABLE_FVAL                            0x0
#define HWIO_GCC_KPSS_AHB_MISC_KPSS_AHB_CLK_AUTO_SCALE_DIS_SCALE_DISABLE_FVAL                                0x1

#define HWIO_GCC_KPSS_AHB_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00001204)
#define HWIO_GCC_KPSS_AHB_CBCR_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001204)
#define HWIO_GCC_KPSS_AHB_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001204)
#define HWIO_GCC_KPSS_AHB_CBCR_RMSK                                                                   0x80008000
#define HWIO_GCC_KPSS_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_KPSS_AHB_CBCR_ADDR, HWIO_GCC_KPSS_AHB_CBCR_RMSK)
#define HWIO_GCC_KPSS_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_KPSS_AHB_CBCR_ADDR, m)
#define HWIO_GCC_KPSS_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_KPSS_AHB_CBCR_ADDR,v)
#define HWIO_GCC_KPSS_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_KPSS_AHB_CBCR_ADDR,m,v,HWIO_GCC_KPSS_AHB_CBCR_IN)
#define HWIO_GCC_KPSS_AHB_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_KPSS_AHB_CBCR_CLK_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_KPSS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                  0x8000
#define HWIO_GCC_KPSS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                     0xf
#define HWIO_GCC_KPSS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                             0x0
#define HWIO_GCC_KPSS_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                              0x1

#define HWIO_GCC_KPSS_AXI_CBCR_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00001208)
#define HWIO_GCC_KPSS_AXI_CBCR_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001208)
#define HWIO_GCC_KPSS_AXI_CBCR_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001208)
#define HWIO_GCC_KPSS_AXI_CBCR_RMSK                                                                   0x80000000
#define HWIO_GCC_KPSS_AXI_CBCR_IN          \
        in_dword_masked(HWIO_GCC_KPSS_AXI_CBCR_ADDR, HWIO_GCC_KPSS_AXI_CBCR_RMSK)
#define HWIO_GCC_KPSS_AXI_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_KPSS_AXI_CBCR_ADDR, m)
#define HWIO_GCC_KPSS_AXI_CBCR_CLK_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_KPSS_AXI_CBCR_CLK_OFF_SHFT                                                                 0x1f

#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001240)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001240)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001240)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_RMSK                                                                  0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_BLK_ARES_SHFT                                                         0x0
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_BLK_ARES_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_BCR_BLK_ARES_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00001244)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001244)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001244)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_SNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001248)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001248)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001248)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_RMSK                                                                  0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_BLK_ARES_SHFT                                                         0x0
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_BLK_ARES_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_BCR_BLK_ARES_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0000124c)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000124c)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000124c)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR, HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_RMSK)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR, m)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR,v)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR,m,v,HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_IN)
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_SNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001280)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001280)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001280)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_RMSK                                                                  0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_IN          \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_ADDR, HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_RMSK)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_ADDR, m)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_ADDR,v)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_ADDR,m,v,HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_IN)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_BLK_ARES_SHFT                                                         0x0
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_BLK_ARES_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_BCR_BLK_ARES_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00001284)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001284)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001284)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,m,v,HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_IN)
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_PNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001288)
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001288)
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001288)
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_RMSK                                                                  0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_IN          \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_ADDR, HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_RMSK)
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_ADDR, m)
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_ADDR,v)
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_ADDR,m,v,HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_IN)
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_BLK_ARES_SHFT                                                         0x0
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_BLK_ARES_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_BCR_BLK_ARES_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0000128c)
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000128c)
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000128c)
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR, HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_RMSK)
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR,m,v,HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_IN)
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_PNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001290)
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001290)
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001290)
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_RMSK                                                                  0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_IN          \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_ADDR, HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_RMSK)
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_ADDR, m)
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_ADDR,v)
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_ADDR,m,v,HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_IN)
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_BLK_ARES_SHFT                                                         0x0
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_BLK_ARES_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_BCR_BLK_ARES_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00001294)
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001294)
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001294)
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR, HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_RMSK)
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR,m,v,HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_IN)
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_PNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001298)
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001298)
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001298)
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_RMSK                                                                  0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_IN          \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_ADDR, HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_RMSK)
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_ADDR, m)
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_ADDR,v)
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_ADDR,m,v,HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_IN)
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_BLK_ARES_SHFT                                                         0x0
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_BLK_ARES_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_BCR_BLK_ARES_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x0000129c)
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000129c)
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000129c)
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR, HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_RMSK)
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR,m,v,HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_IN)
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_PNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000012a0)
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000012a0)
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000012a0)
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_RMSK                                                                  0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_IN          \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_ADDR, HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_RMSK)
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_ADDR, m)
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_ADDR,v)
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_ADDR,m,v,HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_IN)
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_BLK_ARES_SHFT                                                         0x0
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_BLK_ARES_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_BCR_BLK_ARES_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x000012a4)
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000012a4)
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000012a4)
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR, HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_RMSK)
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR,m,v,HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_IN)
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_PNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000012c0)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000012c0)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000012c0)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_RMSK                                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_BLK_ARES_SHFT                                                         0x0
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_BLK_ARES_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_BCR_BLK_ARES_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x000012c4)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000012c4)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000012c4)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_CNOC_BUS_TIMEOUT0_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000012c8)
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000012c8)
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000012c8)
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_RMSK                                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_BLK_ARES_SHFT                                                         0x0
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_BLK_ARES_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_BCR_BLK_ARES_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x000012cc)
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000012cc)
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000012cc)
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_CNOC_BUS_TIMEOUT1_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000012d0)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000012d0)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000012d0)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_RMSK                                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_BLK_ARES_SHFT                                                         0x0
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_BLK_ARES_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_BCR_BLK_ARES_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x000012d4)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000012d4)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000012d4)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_CNOC_BUS_TIMEOUT2_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000012d8)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000012d8)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000012d8)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_RMSK                                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_BLK_ARES_SHFT                                                         0x0
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_BLK_ARES_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_BCR_BLK_ARES_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x000012dc)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000012dc)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000012dc)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_CNOC_BUS_TIMEOUT3_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000012e0)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000012e0)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000012e0)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_RMSK                                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_BLK_ARES_SHFT                                                         0x0
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_BLK_ARES_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_BCR_BLK_ARES_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x000012e4)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000012e4)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000012e4)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_CNOC_BUS_TIMEOUT4_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000012e8)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000012e8)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000012e8)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_RMSK                                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_BLK_ARES_SHFT                                                         0x0
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_BLK_ARES_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_BCR_BLK_ARES_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x000012ec)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000012ec)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000012ec)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_CNOC_BUS_TIMEOUT5_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000012f0)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000012f0)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000012f0)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_RMSK                                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_BLK_ARES_BMSK                                                         0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_BLK_ARES_SHFT                                                         0x0
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_BLK_ARES_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_BCR_BLK_ARES_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x000012f4)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000012f4)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000012f4)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_RMSK                                                      0x80000001
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR, HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_RMSK)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR, m)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR,v)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_ADDR,m,v,HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_IN)
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_OFF_BMSK                                              0x80000000
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_OFF_SHFT                                                    0x1f
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_ENABLE_BMSK                                                  0x1
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_ENABLE_SHFT                                                  0x0
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                          0x0
#define HWIO_GCC_CNOC_BUS_TIMEOUT6_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                           0x1

#define HWIO_GCC_DEHR_BCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001300)
#define HWIO_GCC_DEHR_BCR_PHYS                                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001300)
#define HWIO_GCC_DEHR_BCR_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001300)
#define HWIO_GCC_DEHR_BCR_RMSK                                                                               0x1
#define HWIO_GCC_DEHR_BCR_IN          \
        in_dword_masked(HWIO_GCC_DEHR_BCR_ADDR, HWIO_GCC_DEHR_BCR_RMSK)
#define HWIO_GCC_DEHR_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DEHR_BCR_ADDR, m)
#define HWIO_GCC_DEHR_BCR_OUT(v)      \
        out_dword(HWIO_GCC_DEHR_BCR_ADDR,v)
#define HWIO_GCC_DEHR_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DEHR_BCR_ADDR,m,v,HWIO_GCC_DEHR_BCR_IN)
#define HWIO_GCC_DEHR_BCR_BLK_ARES_BMSK                                                                      0x1
#define HWIO_GCC_DEHR_BCR_BLK_ARES_SHFT                                                                      0x0
#define HWIO_GCC_DEHR_BCR_BLK_ARES_DISABLE_FVAL                                                              0x0
#define HWIO_GCC_DEHR_BCR_BLK_ARES_ENABLE_FVAL                                                               0x1

#define HWIO_GCC_DEHR_CBCR_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00001304)
#define HWIO_GCC_DEHR_CBCR_PHYS                                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001304)
#define HWIO_GCC_DEHR_CBCR_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001304)
#define HWIO_GCC_DEHR_CBCR_RMSK                                                                       0x8000fff1
#define HWIO_GCC_DEHR_CBCR_IN          \
        in_dword_masked(HWIO_GCC_DEHR_CBCR_ADDR, HWIO_GCC_DEHR_CBCR_RMSK)
#define HWIO_GCC_DEHR_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_DEHR_CBCR_ADDR, m)
#define HWIO_GCC_DEHR_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_DEHR_CBCR_ADDR,v)
#define HWIO_GCC_DEHR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_DEHR_CBCR_ADDR,m,v,HWIO_GCC_DEHR_CBCR_IN)
#define HWIO_GCC_DEHR_CBCR_CLK_OFF_BMSK                                                               0x80000000
#define HWIO_GCC_DEHR_CBCR_CLK_OFF_SHFT                                                                     0x1f
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                      0x8000
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                         0xf
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_DEHR_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                                  0x1
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_CORE_ON_BMSK                                                         0x4000
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_CORE_ON_SHFT                                                            0xe
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_CORE_ON_FORCE_DISABLE_FVAL                                              0x0
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_CORE_ON_FORCE_ENABLE_FVAL                                               0x1
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_ON_BMSK                                                       0x2000
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_ON_SHFT                                                          0xd
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_ON_FORCE_DISABLE_FVAL                                            0x0
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_ON_FORCE_ENABLE_FVAL                                             0x1
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_OFF_BMSK                                                      0x1000
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_OFF_SHFT                                                         0xc
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_DISABLE_FVAL                                           0x0
#define HWIO_GCC_DEHR_CBCR_FORCE_MEM_PERIPH_OFF_FORCE_ENABLE_FVAL                                            0x1
#define HWIO_GCC_DEHR_CBCR_WAKEUP_BMSK                                                                     0xf00
#define HWIO_GCC_DEHR_CBCR_WAKEUP_SHFT                                                                       0x8
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK0_FVAL                                                                0x0
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK1_FVAL                                                                0x1
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK2_FVAL                                                                0x2
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK3_FVAL                                                                0x3
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK4_FVAL                                                                0x4
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK5_FVAL                                                                0x5
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK6_FVAL                                                                0x6
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK7_FVAL                                                                0x7
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK8_FVAL                                                                0x8
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK9_FVAL                                                                0x9
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK10_FVAL                                                               0xa
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK11_FVAL                                                               0xb
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK12_FVAL                                                               0xc
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK13_FVAL                                                               0xd
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK14_FVAL                                                               0xe
#define HWIO_GCC_DEHR_CBCR_WAKEUP_CLOCK15_FVAL                                                               0xf
#define HWIO_GCC_DEHR_CBCR_SLEEP_BMSK                                                                       0xf0
#define HWIO_GCC_DEHR_CBCR_SLEEP_SHFT                                                                        0x4
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK0_FVAL                                                                 0x0
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK1_FVAL                                                                 0x1
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK2_FVAL                                                                 0x2
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK3_FVAL                                                                 0x3
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK4_FVAL                                                                 0x4
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK5_FVAL                                                                 0x5
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK6_FVAL                                                                 0x6
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK7_FVAL                                                                 0x7
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK8_FVAL                                                                 0x8
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK9_FVAL                                                                 0x9
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK10_FVAL                                                                0xa
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK11_FVAL                                                                0xb
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK12_FVAL                                                                0xc
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK13_FVAL                                                                0xd
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK14_FVAL                                                                0xe
#define HWIO_GCC_DEHR_CBCR_SLEEP_CLOCK15_FVAL                                                                0xf
#define HWIO_GCC_DEHR_CBCR_CLK_ENABLE_BMSK                                                                   0x1
#define HWIO_GCC_DEHR_CBCR_CLK_ENABLE_SHFT                                                                   0x0
#define HWIO_GCC_DEHR_CBCR_CLK_ENABLE_DISABLE_FVAL                                                           0x0
#define HWIO_GCC_DEHR_CBCR_CLK_ENABLE_ENABLE_FVAL                                                            0x1

#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00001340)
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_PHYS                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001340)
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001340)
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_RMSK                                                     0x80008001
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_ADDR, HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_RMSK)
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_ADDR, m)
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_ADDR,v)
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_ADDR,m,v,HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_IN)
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_CLK_OFF_BMSK                                             0x80000000
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_CLK_OFF_SHFT                                                   0x1f
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                    0x8000
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                       0xf
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                               0x0
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                0x1
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_CLK_ENABLE_BMSK                                                 0x1
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_CLK_ENABLE_SHFT                                                 0x0
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                         0x0
#define HWIO_GCC_PERIPH_NOC_MPU_CFG_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                          0x1

#define HWIO_GCC_RBCPR_BCR_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00001380)
#define HWIO_GCC_RBCPR_BCR_PHYS                                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001380)
#define HWIO_GCC_RBCPR_BCR_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001380)
#define HWIO_GCC_RBCPR_BCR_RMSK                                                                              0x1
#define HWIO_GCC_RBCPR_BCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_BCR_ADDR, HWIO_GCC_RBCPR_BCR_RMSK)
#define HWIO_GCC_RBCPR_BCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_BCR_ADDR, m)
#define HWIO_GCC_RBCPR_BCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_BCR_ADDR,v)
#define HWIO_GCC_RBCPR_BCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_BCR_ADDR,m,v,HWIO_GCC_RBCPR_BCR_IN)
#define HWIO_GCC_RBCPR_BCR_BLK_ARES_BMSK                                                                     0x1
#define HWIO_GCC_RBCPR_BCR_BLK_ARES_SHFT                                                                     0x0
#define HWIO_GCC_RBCPR_BCR_BLK_ARES_DISABLE_FVAL                                                             0x0
#define HWIO_GCC_RBCPR_BCR_BLK_ARES_ENABLE_FVAL                                                              0x1

#define HWIO_GCC_RBCPR_CBCR_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00001384)
#define HWIO_GCC_RBCPR_CBCR_PHYS                                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001384)
#define HWIO_GCC_RBCPR_CBCR_OFFS                                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001384)
#define HWIO_GCC_RBCPR_CBCR_RMSK                                                                      0x80000001
#define HWIO_GCC_RBCPR_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_CBCR_ADDR, HWIO_GCC_RBCPR_CBCR_RMSK)
#define HWIO_GCC_RBCPR_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_CBCR_IN)
#define HWIO_GCC_RBCPR_CBCR_CLK_OFF_BMSK                                                              0x80000000
#define HWIO_GCC_RBCPR_CBCR_CLK_OFF_SHFT                                                                    0x1f
#define HWIO_GCC_RBCPR_CBCR_CLK_ENABLE_BMSK                                                                  0x1
#define HWIO_GCC_RBCPR_CBCR_CLK_ENABLE_SHFT                                                                  0x0
#define HWIO_GCC_RBCPR_CBCR_CLK_ENABLE_DISABLE_FVAL                                                          0x0
#define HWIO_GCC_RBCPR_CBCR_CLK_ENABLE_ENABLE_FVAL                                                           0x1

#define HWIO_GCC_RBCPR_AHB_CBCR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00001388)
#define HWIO_GCC_RBCPR_AHB_CBCR_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001388)
#define HWIO_GCC_RBCPR_AHB_CBCR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001388)
#define HWIO_GCC_RBCPR_AHB_CBCR_RMSK                                                                  0x80008001
#define HWIO_GCC_RBCPR_AHB_CBCR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_AHB_CBCR_ADDR, HWIO_GCC_RBCPR_AHB_CBCR_RMSK)
#define HWIO_GCC_RBCPR_AHB_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_AHB_CBCR_ADDR, m)
#define HWIO_GCC_RBCPR_AHB_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_AHB_CBCR_ADDR,v)
#define HWIO_GCC_RBCPR_AHB_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_AHB_CBCR_ADDR,m,v,HWIO_GCC_RBCPR_AHB_CBCR_IN)
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_OFF_BMSK                                                          0x80000000
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_OFF_SHFT                                                                0x1f
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_BMSK                                                 0x8000
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_SHFT                                                    0xf
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_DISABLE_FVAL                                            0x0
#define HWIO_GCC_RBCPR_AHB_CBCR_NOC_HANDSHAKE_FSM_EN_ENABLE_FVAL                                             0x1
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_ENABLE_BMSK                                                              0x1
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_ENABLE_SHFT                                                              0x0
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_ENABLE_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_RBCPR_AHB_CBCR_CLK_ENABLE_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_RBCPR_CMD_RCGR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x0000138c)
#define HWIO_GCC_RBCPR_CMD_RCGR_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000138c)
#define HWIO_GCC_RBCPR_CMD_RCGR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000138c)
#define HWIO_GCC_RBCPR_CMD_RCGR_RMSK                                                                  0x80000013
#define HWIO_GCC_RBCPR_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_CMD_RCGR_ADDR, HWIO_GCC_RBCPR_CMD_RCGR_RMSK)
#define HWIO_GCC_RBCPR_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_CMD_RCGR_ADDR, m)
#define HWIO_GCC_RBCPR_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_CMD_RCGR_ADDR,v)
#define HWIO_GCC_RBCPR_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_CMD_RCGR_ADDR,m,v,HWIO_GCC_RBCPR_CMD_RCGR_IN)
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_OFF_BMSK                                                         0x80000000
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_OFF_SHFT                                                               0x1f
#define HWIO_GCC_RBCPR_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                         0x10
#define HWIO_GCC_RBCPR_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                          0x4
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_EN_BMSK                                                                 0x2
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_EN_SHFT                                                                 0x1
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                         0x0
#define HWIO_GCC_RBCPR_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                          0x1
#define HWIO_GCC_RBCPR_CMD_RCGR_UPDATE_BMSK                                                                  0x1
#define HWIO_GCC_RBCPR_CMD_RCGR_UPDATE_SHFT                                                                  0x0
#define HWIO_GCC_RBCPR_CMD_RCGR_UPDATE_DISABLE_FVAL                                                          0x0
#define HWIO_GCC_RBCPR_CMD_RCGR_UPDATE_ENABLE_FVAL                                                           0x1

#define HWIO_GCC_RBCPR_CFG_RCGR_ADDR                                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00001390)
#define HWIO_GCC_RBCPR_CFG_RCGR_PHYS                                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001390)
#define HWIO_GCC_RBCPR_CFG_RCGR_OFFS                                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001390)
#define HWIO_GCC_RBCPR_CFG_RCGR_RMSK                                                                       0x71f
#define HWIO_GCC_RBCPR_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_RBCPR_CFG_RCGR_ADDR, HWIO_GCC_RBCPR_CFG_RCGR_RMSK)
#define HWIO_GCC_RBCPR_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_RBCPR_CFG_RCGR_ADDR, m)
#define HWIO_GCC_RBCPR_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_RBCPR_CFG_RCGR_ADDR,v)
#define HWIO_GCC_RBCPR_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RBCPR_CFG_RCGR_ADDR,m,v,HWIO_GCC_RBCPR_CFG_RCGR_IN)
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_BMSK                                                               0x700
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SHFT                                                                 0x8
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                            0x0
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                            0x1
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                            0x2
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                            0x3
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                            0x4
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                            0x5
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                            0x6
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                            0x7
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_BMSK                                                                0x1f
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_SHFT                                                                 0x0
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                          0x0
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                            0x1
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                          0x2
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                            0x3
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                          0x4
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                            0x5
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                          0x6
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                            0x7
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                          0x8
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                            0x9
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                          0xa
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                            0xb
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                          0xc
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                            0xd
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                          0xe
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                            0xf
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                         0x10
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                           0x11
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                         0x12
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                          0x13
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                        0x14
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                          0x15
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                        0x16
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                          0x17
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                        0x18
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                          0x19
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                        0x1a
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                          0x1b
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                        0x1c
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                          0x1d
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                        0x1e
#define HWIO_GCC_RBCPR_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                          0x1f

#define HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00001440)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001440)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001440)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_RMSK                                                                      0xf
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR, HWIO_GCC_RPM_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_RPM_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL3_BMSK                                                                0x8
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL3_SHFT                                                                0x3
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL3_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL3_ENABLE_FVAL                                                         0x1
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL2_BMSK                                                                0x4
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL2_SHFT                                                                0x2
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL2_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL2_ENABLE_FVAL                                                         0x1
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL1_BMSK                                                                0x2
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL1_SHFT                                                                0x1
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL1_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL1_ENABLE_FVAL                                                         0x1
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL0_BMSK                                                                0x1
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL0_SHFT                                                                0x0
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL0_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_RPM_GPLL_ENA_VOTE_GPLL0_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00001444)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001444)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001444)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RMSK                                                         0xffffff
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_ENA_BMSK                                0x800000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_ENA_SHFT                                    0x17
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BIMC_KPSS_AXI_CLK_ENA_BMSK                                   0x400000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BIMC_KPSS_AXI_CLK_ENA_SHFT                                       0x16
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BIMC_KPSS_AXI_CLK_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BIMC_KPSS_AXI_CLK_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_KPSS_AHB_CLK_ENA_BMSK                                        0x200000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_KPSS_AHB_CLK_ENA_SHFT                                            0x15
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_KPSS_AHB_CLK_ENA_DISABLE_FVAL                                     0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_KPSS_AHB_CLK_ENA_ENABLE_FVAL                                      0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_KPSS_AXI_CLK_ENA_BMSK                                        0x100000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_KPSS_AXI_CLK_ENA_SHFT                                            0x14
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_KPSS_AXI_CLK_ENA_DISABLE_FVAL                                     0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_KPSS_AXI_CLK_ENA_ENABLE_FVAL                                      0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                          0x80000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                             0x13
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_DISABLE_FVAL                                      0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_ENABLE_FVAL                                       0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_ENA_BMSK                                0x40000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_ENA_SHFT                                   0x12
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                        0x20000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                           0x11
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_DISABLE_FVAL                                    0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_ENABLE_FVAL                                     0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                      0x10000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                         0x10
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_DISABLE_FVAL                                  0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_ENABLE_FVAL                                   0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                                         0x8000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                            0xf
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_DISABLE_FVAL                                    0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_ENABLE_FVAL                                     0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                                       0x4000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                          0xe
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_DISABLE_FVAL                                  0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_ENABLE_FVAL                                   0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                          0x2000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                             0xd
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_DISABLE_FVAL                                     0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_ENABLE_FVAL                                      0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_BMSK                                       0x1000
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_SHFT                                          0xc
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_DISABLE_FVAL                                  0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_ENABLE_FVAL                                   0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_BMSK                          0x800
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_SHFT                            0xb
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                       0x400
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                         0xa
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_DISABLE_FVAL                                 0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_ENABLE_FVAL                                  0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                        0x200
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                          0x9
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_DISABLE_FVAL                                  0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_ENABLE_FVAL                                   0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                           0x100
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                             0x8
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_DISABLE_FVAL                                     0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_ENABLE_FVAL                                      0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                                0x80
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                                 0x7
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_DISABLE_FVAL                                         0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_ENABLE_FVAL                                          0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                                       0x40
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                                        0x6
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                                 0x20
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                                  0x5
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_DISABLE_FVAL                                          0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_ENABLE_FVAL                                           0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                             0x10
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                              0x4
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_DISABLE_FVAL                                      0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_ENABLE_FVAL                                       0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                              0x8
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                              0x3
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_DISABLE_FVAL                                      0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_ENABLE_FVAL                                       0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_BMSK                                                  0x4
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_SHFT                                                  0x2
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_DISABLE_FVAL                                          0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_ENABLE_FVAL                                           0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_BMSK                                              0x2
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_SHFT                                              0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_DISABLE_FVAL                                      0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_ENABLE_FVAL                                       0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_BMSK                                              0x1
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_SHFT                                              0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_DISABLE_FVAL                                      0x0
#define HWIO_GCC_RPM_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_ENABLE_FVAL                                       0x1

#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001448)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001448)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001448)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RMSK                                                          0xffffff
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_SLEEP_ENA_BMSK                           0x800000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_SLEEP_ENA_SHFT                               0x17
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BIMC_KPSS_AXI_CLK_SLEEP_ENA_BMSK                              0x400000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BIMC_KPSS_AXI_CLK_SLEEP_ENA_SHFT                                  0x16
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BIMC_KPSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BIMC_KPSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_KPSS_AHB_CLK_SLEEP_ENA_BMSK                                   0x200000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_KPSS_AHB_CLK_SLEEP_ENA_SHFT                                       0x15
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_KPSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_KPSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_KPSS_AXI_CLK_SLEEP_ENA_BMSK                                   0x100000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_KPSS_AXI_CLK_SLEEP_ENA_SHFT                                       0x14
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_KPSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_KPSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                                     0x80000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                        0x13
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                                 0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                                  0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_BMSK                           0x40000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_SHFT                              0x12
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                                   0x20000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                                      0x11
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                                 0x10000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                                    0x10
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_BMSK                                    0x8000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_SHFT                                       0xf
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_BMSK                                  0x4000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_SHFT                                     0xe
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                                     0x2000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                        0xd
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_BMSK                                  0x1000
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_SHFT                                     0xc
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_BMSK                     0x800
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_SHFT                       0xb
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_DISABLE_FVAL               0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_ENABLE_FVAL                0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                                  0x400
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                                    0xa
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                                   0x200
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                                     0x9
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                                      0x100
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                                        0x8
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                           0x80
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                            0x7
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_DISABLE_FVAL                                    0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_ENABLE_FVAL                                     0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_BMSK                                  0x40
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_SHFT                                   0x6
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_BMSK                                            0x20
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_SHFT                                             0x5
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_DISABLE_FVAL                                     0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_ENABLE_FVAL                                      0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_BMSK                                        0x10
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_SHFT                                         0x4
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                                 0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                                  0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_BMSK                                         0x8
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_SHFT                                         0x3
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                                 0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                                  0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_BMSK                                             0x4
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_SHFT                                             0x2
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_DISABLE_FVAL                                     0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_ENABLE_FVAL                                      0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_BMSK                                         0x2
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_SHFT                                         0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                                 0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                                  0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_BMSK                                         0x1
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_SHFT                                         0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                                 0x0
#define HWIO_GCC_RPM_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                                  0x1

#define HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00001480)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001480)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001480)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_RMSK                                                                     0xf
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR, HWIO_GCC_APCS_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL3_BMSK                                                               0x8
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL3_SHFT                                                               0x3
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL3_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL3_ENABLE_FVAL                                                        0x1
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL2_BMSK                                                               0x4
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL2_SHFT                                                               0x2
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL2_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL2_ENABLE_FVAL                                                        0x1
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL1_BMSK                                                               0x2
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL1_SHFT                                                               0x1
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL1_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL1_ENABLE_FVAL                                                        0x1
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL0_BMSK                                                               0x1
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL0_SHFT                                                               0x0
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL0_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_APCS_GPLL_ENA_VOTE_GPLL0_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00001484)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001484)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001484)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RMSK                                                        0xffffff
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_ENA_BMSK                               0x800000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_ENA_SHFT                                   0x17
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BIMC_KPSS_AXI_CLK_ENA_BMSK                                  0x400000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BIMC_KPSS_AXI_CLK_ENA_SHFT                                      0x16
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BIMC_KPSS_AXI_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BIMC_KPSS_AXI_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_KPSS_AHB_CLK_ENA_BMSK                                       0x200000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_KPSS_AHB_CLK_ENA_SHFT                                           0x15
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_KPSS_AHB_CLK_ENA_DISABLE_FVAL                                    0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_KPSS_AHB_CLK_ENA_ENABLE_FVAL                                     0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_KPSS_AXI_CLK_ENA_BMSK                                       0x100000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_KPSS_AXI_CLK_ENA_SHFT                                           0x14
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_KPSS_AXI_CLK_ENA_DISABLE_FVAL                                    0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_KPSS_AXI_CLK_ENA_ENABLE_FVAL                                     0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                         0x80000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                            0x13
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_DISABLE_FVAL                                     0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_ENABLE_FVAL                                      0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_ENA_BMSK                               0x40000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_ENA_SHFT                                  0x12
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                       0x20000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                          0x11
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_DISABLE_FVAL                                   0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_ENABLE_FVAL                                    0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                     0x10000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                        0x10
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_DISABLE_FVAL                                 0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_ENABLE_FVAL                                  0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                                        0x8000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                           0xf
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_DISABLE_FVAL                                   0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_ENABLE_FVAL                                    0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                                      0x4000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                         0xe
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_DISABLE_FVAL                                 0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_ENABLE_FVAL                                  0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                         0x2000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                            0xd
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_DISABLE_FVAL                                    0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_ENABLE_FVAL                                     0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_BMSK                                      0x1000
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_SHFT                                         0xc
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_DISABLE_FVAL                                 0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_ENABLE_FVAL                                  0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_BMSK                         0x800
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_SHFT                           0xb
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                      0x400
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                        0xa
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                       0x200
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                         0x9
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_DISABLE_FVAL                                 0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_ENABLE_FVAL                                  0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                          0x100
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                            0x8
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_DISABLE_FVAL                                    0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_ENABLE_FVAL                                     0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                               0x80
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                                0x7
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_DISABLE_FVAL                                        0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_ENABLE_FVAL                                         0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                                      0x40
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                                       0x6
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                                0x20
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                                 0x5
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_DISABLE_FVAL                                         0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_ENABLE_FVAL                                          0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                            0x10
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                             0x4
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_DISABLE_FVAL                                     0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_ENABLE_FVAL                                      0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                             0x8
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                             0x3
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_DISABLE_FVAL                                     0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_ENABLE_FVAL                                      0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_BMSK                                                 0x4
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_SHFT                                                 0x2
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_DISABLE_FVAL                                         0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_ENABLE_FVAL                                          0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_BMSK                                             0x2
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_SHFT                                             0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_DISABLE_FVAL                                     0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_ENABLE_FVAL                                      0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_BMSK                                             0x1
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_SHFT                                             0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_DISABLE_FVAL                                     0x0
#define HWIO_GCC_APCS_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_ENABLE_FVAL                                      0x1

#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00001488)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001488)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001488)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RMSK                                                         0xffffff
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_SLEEP_ENA_BMSK                          0x800000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_SLEEP_ENA_SHFT                              0x17
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BIMC_KPSS_AXI_CLK_SLEEP_ENA_BMSK                             0x400000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BIMC_KPSS_AXI_CLK_SLEEP_ENA_SHFT                                 0x16
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BIMC_KPSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BIMC_KPSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_KPSS_AHB_CLK_SLEEP_ENA_BMSK                                  0x200000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_KPSS_AHB_CLK_SLEEP_ENA_SHFT                                      0x15
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_KPSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_KPSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_KPSS_AXI_CLK_SLEEP_ENA_BMSK                                  0x100000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_KPSS_AXI_CLK_SLEEP_ENA_SHFT                                      0x14
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_KPSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_KPSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                                    0x80000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                       0x13
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_BMSK                          0x40000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_SHFT                             0x12
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                                  0x20000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                                     0x11
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                                0x10000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                                   0x10
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_BMSK                                   0x8000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_SHFT                                      0xf
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_BMSK                                 0x4000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_SHFT                                    0xe
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                                    0x2000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                       0xd
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_BMSK                                 0x1000
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_SHFT                                    0xc
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_BMSK                    0x800
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_SHFT                      0xb
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_DISABLE_FVAL              0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_ENABLE_FVAL               0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                                 0x400
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                                   0xa
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                                  0x200
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                                    0x9
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                                     0x100
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                                       0x8
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                          0x80
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                           0x7
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_DISABLE_FVAL                                   0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_ENABLE_FVAL                                    0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_BMSK                                 0x40
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_SHFT                                  0x6
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_BMSK                                           0x20
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_SHFT                                            0x5
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_DISABLE_FVAL                                    0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_ENABLE_FVAL                                     0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_BMSK                                       0x10
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_SHFT                                        0x4
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_BMSK                                        0x8
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_SHFT                                        0x3
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_BMSK                                            0x4
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_SHFT                                            0x2
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_DISABLE_FVAL                                    0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_ENABLE_FVAL                                     0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_BMSK                                        0x2
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_SHFT                                        0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_BMSK                                        0x1
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_SHFT                                        0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_APCS_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                                 0x1

#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x000014c0)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000014c0)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000014c0)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_RMSK                                                                  0xf
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR, HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL3_BMSK                                                            0x8
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL3_SHFT                                                            0x3
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL3_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL3_ENABLE_FVAL                                                     0x1
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL2_BMSK                                                            0x4
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL2_SHFT                                                            0x2
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL2_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL2_ENABLE_FVAL                                                     0x1
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL1_BMSK                                                            0x2
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL1_SHFT                                                            0x1
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL1_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL1_ENABLE_FVAL                                                     0x1
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL0_BMSK                                                            0x1
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL0_SHFT                                                            0x0
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL0_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_APCS_TZ_GPLL_ENA_VOTE_GPLL0_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x000014c4)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PHYS                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000014c4)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_OFFS                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000014c4)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RMSK                                                     0xffffff
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_ENA_BMSK                            0x800000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_ENA_SHFT                                0x17
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BIMC_KPSS_AXI_CLK_ENA_BMSK                               0x400000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BIMC_KPSS_AXI_CLK_ENA_SHFT                                   0x16
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BIMC_KPSS_AXI_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BIMC_KPSS_AXI_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_KPSS_AHB_CLK_ENA_BMSK                                    0x200000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_KPSS_AHB_CLK_ENA_SHFT                                        0x15
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_KPSS_AHB_CLK_ENA_DISABLE_FVAL                                 0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_KPSS_AHB_CLK_ENA_ENABLE_FVAL                                  0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_KPSS_AXI_CLK_ENA_BMSK                                    0x100000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_KPSS_AXI_CLK_ENA_SHFT                                        0x14
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_KPSS_AXI_CLK_ENA_DISABLE_FVAL                                 0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_KPSS_AXI_CLK_ENA_ENABLE_FVAL                                  0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                      0x80000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                         0x13
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_DISABLE_FVAL                                  0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_ENABLE_FVAL                                   0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_ENA_BMSK                            0x40000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_ENA_SHFT                               0x12
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                    0x20000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                       0x11
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                  0x10000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                     0x10
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                                     0x8000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                        0xf
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                                   0x4000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                      0xe
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                      0x2000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                         0xd
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_DISABLE_FVAL                                 0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_ENABLE_FVAL                                  0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_BMSK                                   0x1000
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_SHFT                                      0xc
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_BMSK                      0x800
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_SHFT                        0xb
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_DISABLE_FVAL                0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_ENABLE_FVAL                 0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                   0x400
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                     0xa
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                    0x200
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                      0x9
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                       0x100
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                         0x8
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_DISABLE_FVAL                                 0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_ENABLE_FVAL                                  0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                            0x80
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                             0x7
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_DISABLE_FVAL                                     0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_ENABLE_FVAL                                      0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                                   0x40
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                                    0x6
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                             0x20
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                              0x5
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_DISABLE_FVAL                                      0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_ENABLE_FVAL                                       0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                         0x10
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                          0x4
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_DISABLE_FVAL                                  0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_ENABLE_FVAL                                   0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                          0x8
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                          0x3
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_DISABLE_FVAL                                  0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_ENABLE_FVAL                                   0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_BMSK                                              0x4
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_SHFT                                              0x2
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_DISABLE_FVAL                                      0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_ENABLE_FVAL                                       0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_BMSK                                          0x2
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_SHFT                                          0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_DISABLE_FVAL                                  0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_ENABLE_FVAL                                   0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_BMSK                                          0x1
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_SHFT                                          0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_DISABLE_FVAL                                  0x0
#define HWIO_GCC_APCS_TZ_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_ENABLE_FVAL                                   0x1

#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000014c8)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000014c8)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000014c8)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RMSK                                                      0xffffff
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_SLEEP_ENA_BMSK                       0x800000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_SLEEP_ENA_SHFT                           0x17
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BIMC_KPSS_AXI_CLK_SLEEP_ENA_BMSK                          0x400000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BIMC_KPSS_AXI_CLK_SLEEP_ENA_SHFT                              0x16
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BIMC_KPSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BIMC_KPSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_KPSS_AHB_CLK_SLEEP_ENA_BMSK                               0x200000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_KPSS_AHB_CLK_SLEEP_ENA_SHFT                                   0x15
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_KPSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_KPSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_KPSS_AXI_CLK_SLEEP_ENA_BMSK                               0x100000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_KPSS_AXI_CLK_SLEEP_ENA_SHFT                                   0x14
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_KPSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_KPSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                                 0x80000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                    0x13
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_BMSK                       0x40000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_SHFT                          0x12
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                               0x20000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                                  0x11
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                             0x10000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                                0x10
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_BMSK                                0x8000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_SHFT                                   0xf
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_BMSK                              0x4000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_SHFT                                 0xe
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                                 0x2000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                    0xd
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_BMSK                              0x1000
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_SHFT                                 0xc
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_BMSK                 0x800
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_SHFT                   0xb
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_DISABLE_FVAL           0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_ENABLE_FVAL            0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                              0x400
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                                0xa
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                               0x200
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                                 0x9
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                                  0x100
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                                    0x8
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                       0x80
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                        0x7
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_BMSK                              0x40
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_SHFT                               0x6
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_BMSK                                        0x20
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_SHFT                                         0x5
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_DISABLE_FVAL                                 0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_ENABLE_FVAL                                  0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_BMSK                                    0x10
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_SHFT                                     0x4
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_BMSK                                     0x8
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_SHFT                                     0x3
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_BMSK                                         0x4
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_SHFT                                         0x2
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_DISABLE_FVAL                                 0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_ENABLE_FVAL                                  0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_BMSK                                     0x2
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_SHFT                                     0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_BMSK                                     0x1
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_SHFT                                     0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_APCS_TZ_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                              0x1

#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR                                                            (GCC_CLK_CTL_REG_REG_BASE      + 0x00001500)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_PHYS                                                            (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001500)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_OFFS                                                            (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001500)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_RMSK                                                                   0xf
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR, HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL3_BMSK                                                             0x8
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL3_SHFT                                                             0x3
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL3_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL3_ENABLE_FVAL                                                      0x1
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL2_BMSK                                                             0x4
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL2_SHFT                                                             0x2
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL2_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL2_ENABLE_FVAL                                                      0x1
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL1_BMSK                                                             0x2
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL1_SHFT                                                             0x1
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL1_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL1_ENABLE_FVAL                                                      0x1
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL0_BMSK                                                             0x1
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL0_SHFT                                                             0x0
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL0_DISABLE_FVAL                                                     0x0
#define HWIO_GCC_MSS_Q6_GPLL_ENA_VOTE_GPLL0_ENABLE_FVAL                                                      0x1

#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001504)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_PHYS                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001504)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_OFFS                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001504)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RMSK                                                      0xffffff
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_ENA_BMSK                             0x800000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_ENA_SHFT                                 0x17
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BIMC_KPSS_AXI_CLK_ENA_BMSK                                0x400000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BIMC_KPSS_AXI_CLK_ENA_SHFT                                    0x16
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BIMC_KPSS_AXI_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BIMC_KPSS_AXI_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_KPSS_AHB_CLK_ENA_BMSK                                     0x200000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_KPSS_AHB_CLK_ENA_SHFT                                         0x15
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_KPSS_AHB_CLK_ENA_DISABLE_FVAL                                  0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_KPSS_AHB_CLK_ENA_ENABLE_FVAL                                   0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_KPSS_AXI_CLK_ENA_BMSK                                     0x100000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_KPSS_AXI_CLK_ENA_SHFT                                         0x14
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_KPSS_AXI_CLK_ENA_DISABLE_FVAL                                  0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_KPSS_AXI_CLK_ENA_ENABLE_FVAL                                   0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                       0x80000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                          0x13
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_DISABLE_FVAL                                   0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_ENABLE_FVAL                                    0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_ENA_BMSK                             0x40000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_ENA_SHFT                                0x12
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                     0x20000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                        0x11
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_DISABLE_FVAL                                 0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_ENABLE_FVAL                                  0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                   0x10000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                      0x10
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                                      0x8000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                         0xf
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_DISABLE_FVAL                                 0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_ENABLE_FVAL                                  0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                                    0x4000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                       0xe
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                       0x2000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                          0xd
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_DISABLE_FVAL                                  0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_ENABLE_FVAL                                   0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_BMSK                                    0x1000
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_SHFT                                       0xc
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_BMSK                       0x800
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_SHFT                         0xb
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                    0x400
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                      0xa
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                     0x200
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                       0x9
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                        0x100
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                          0x8
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_DISABLE_FVAL                                  0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_ENABLE_FVAL                                   0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                             0x80
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                              0x7
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_DISABLE_FVAL                                      0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_ENABLE_FVAL                                       0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                                    0x40
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                                     0x6
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                              0x20
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                               0x5
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_DISABLE_FVAL                                       0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_ENABLE_FVAL                                        0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                          0x10
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                           0x4
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_DISABLE_FVAL                                   0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_ENABLE_FVAL                                    0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                           0x8
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                           0x3
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_DISABLE_FVAL                                   0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_ENABLE_FVAL                                    0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_BMSK                                               0x4
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_SHFT                                               0x2
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_DISABLE_FVAL                                       0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_ENABLE_FVAL                                        0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_BMSK                                           0x2
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_SHFT                                           0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_DISABLE_FVAL                                   0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_ENABLE_FVAL                                    0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_BMSK                                           0x1
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_SHFT                                           0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_DISABLE_FVAL                                   0x0
#define HWIO_GCC_MSS_Q6_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_ENABLE_FVAL                                    0x1

#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00001508)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_PHYS                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001508)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001508)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RMSK                                                       0xffffff
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_SLEEP_ENA_BMSK                        0x800000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_SLEEP_ENA_SHFT                            0x17
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BIMC_KPSS_AXI_CLK_SLEEP_ENA_BMSK                           0x400000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BIMC_KPSS_AXI_CLK_SLEEP_ENA_SHFT                               0x16
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BIMC_KPSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BIMC_KPSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_KPSS_AHB_CLK_SLEEP_ENA_BMSK                                0x200000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_KPSS_AHB_CLK_SLEEP_ENA_SHFT                                    0x15
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_KPSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_KPSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_KPSS_AXI_CLK_SLEEP_ENA_BMSK                                0x100000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_KPSS_AXI_CLK_SLEEP_ENA_SHFT                                    0x14
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_KPSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_KPSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                                  0x80000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                     0x13
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_BMSK                        0x40000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_SHFT                           0x12
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                    0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                     0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                                0x20000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                                   0x11
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                              0x10000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                                 0x10
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_BMSK                                 0x8000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_SHFT                                    0xf
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_BMSK                               0x4000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_SHFT                                  0xe
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                                  0x2000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                     0xd
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_BMSK                               0x1000
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_SHFT                                  0xc
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_BMSK                  0x800
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_SHFT                    0xb
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_DISABLE_FVAL            0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_ENABLE_FVAL             0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                               0x400
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                                 0xa
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                                0x200
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                                  0x9
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                                   0x100
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                                     0x8
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                             0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                              0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                        0x80
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                         0x7
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_DISABLE_FVAL                                 0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_ENABLE_FVAL                                  0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_BMSK                               0x40
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_SHFT                                0x6
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                        0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                         0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_BMSK                                         0x20
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_SHFT                                          0x5
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_DISABLE_FVAL                                  0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_ENABLE_FVAL                                   0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_BMSK                                     0x10
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_SHFT                                      0x4
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_BMSK                                      0x8
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_SHFT                                      0x3
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_BMSK                                          0x4
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_SHFT                                          0x2
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_DISABLE_FVAL                                  0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_ENABLE_FVAL                                   0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_BMSK                                      0x2
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_SHFT                                      0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_BMSK                                      0x1
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_SHFT                                      0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_MSS_Q6_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                               0x1

#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001540)
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001540)
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001540)
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_RMSK                                                                0xf
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_ADDR, HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL3_BMSK                                                          0x8
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL3_SHFT                                                          0x3
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL3_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL3_ENABLE_FVAL                                                   0x1
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL2_BMSK                                                          0x4
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL2_SHFT                                                          0x2
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL2_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL2_ENABLE_FVAL                                                   0x1
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL1_BMSK                                                          0x2
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL1_SHFT                                                          0x1
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL1_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL1_ENABLE_FVAL                                                   0x1
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL0_BMSK                                                          0x1
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL0_SHFT                                                          0x0
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL0_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_LPASS_DSP_GPLL_ENA_VOTE_GPLL0_ENABLE_FVAL                                                   0x1

#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_ADDR                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x00001544)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_PHYS                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001544)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_OFFS                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001544)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RMSK                                                   0xffffff
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_ENA_BMSK                          0x800000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_ENA_SHFT                              0x17
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BIMC_KPSS_AXI_CLK_ENA_BMSK                             0x400000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BIMC_KPSS_AXI_CLK_ENA_SHFT                                 0x16
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BIMC_KPSS_AXI_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BIMC_KPSS_AXI_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_KPSS_AHB_CLK_ENA_BMSK                                  0x200000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_KPSS_AHB_CLK_ENA_SHFT                                      0x15
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_KPSS_AHB_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_KPSS_AHB_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_KPSS_AXI_CLK_ENA_BMSK                                  0x100000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_KPSS_AXI_CLK_ENA_SHFT                                      0x14
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_KPSS_AXI_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_KPSS_AXI_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                    0x80000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                       0x13
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_ENA_BMSK                          0x40000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_ENA_SHFT                             0x12
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                  0x20000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                     0x11
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                0x10000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                   0x10
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                                   0x8000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                      0xf
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                                 0x4000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                    0xe
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                    0x2000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                       0xd
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_BMSK                                 0x1000
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_SHFT                                    0xc
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_BMSK                    0x800
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_SHFT                      0xb
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_DISABLE_FVAL              0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_ENABLE_FVAL               0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                 0x400
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                   0xa
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                  0x200
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                    0x9
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                     0x100
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                       0x8
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                          0x80
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                           0x7
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_DISABLE_FVAL                                   0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_ENABLE_FVAL                                    0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                                 0x40
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                                  0x6
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                           0x20
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                            0x5
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_DISABLE_FVAL                                    0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_ENABLE_FVAL                                     0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                       0x10
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                        0x4
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                        0x8
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                        0x3
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_BMSK                                            0x4
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_SHFT                                            0x2
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_DISABLE_FVAL                                    0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_ENABLE_FVAL                                     0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_BMSK                                        0x2
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_SHFT                                        0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_BMSK                                        0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_SHFT                                        0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_ENABLE_FVAL                                 0x1

#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_ADDR                                                  (GCC_CLK_CTL_REG_REG_BASE      + 0x00001548)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_PHYS                                                  (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001548)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_OFFS                                                  (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001548)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RMSK                                                    0xffffff
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_SLEEP_ENA_BMSK                     0x800000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_SLEEP_ENA_SHFT                         0x17
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BIMC_KPSS_AXI_CLK_SLEEP_ENA_BMSK                        0x400000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BIMC_KPSS_AXI_CLK_SLEEP_ENA_SHFT                            0x16
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BIMC_KPSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BIMC_KPSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_KPSS_AHB_CLK_SLEEP_ENA_BMSK                             0x200000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_KPSS_AHB_CLK_SLEEP_ENA_SHFT                                 0x15
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_KPSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_KPSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_KPSS_AXI_CLK_SLEEP_ENA_BMSK                             0x100000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_KPSS_AXI_CLK_SLEEP_ENA_SHFT                                 0x14
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_KPSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_KPSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                               0x80000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                  0x13
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_BMSK                     0x40000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_SHFT                        0x12
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                 0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                  0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                             0x20000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                                0x11
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                           0x10000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                              0x10
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_BMSK                              0x8000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_SHFT                                 0xf
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                         0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                          0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_BMSK                            0x4000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_SHFT                               0xe
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                               0x2000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                  0xd
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_BMSK                            0x1000
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_SHFT                               0xc
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_BMSK               0x800
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_SHFT                 0xb
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_DISABLE_FVAL         0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_ENABLE_FVAL          0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                            0x400
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                              0xa
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                             0x200
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                               0x9
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                                0x100
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                                  0x8
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                     0x80
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                      0x7
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_BMSK                            0x40
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_SHFT                             0x6
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                     0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                      0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_BMSK                                      0x20
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_SHFT                                       0x5
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_BMSK                                  0x10
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_SHFT                                   0x4
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_BMSK                                   0x8
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_SHFT                                   0x3
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_BMSK                                       0x4
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_SHFT                                       0x2
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_BMSK                                   0x2
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_SHFT                                   0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_BMSK                                   0x1
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_SHFT                                   0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_LPASS_DSP_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                            0x1

#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00001580)
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001580)
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001580)
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_RMSK                                                                     0xf
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_WCSS_GPLL_ENA_VOTE_ADDR, HWIO_GCC_WCSS_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_WCSS_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL3_BMSK                                                               0x8
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL3_SHFT                                                               0x3
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL3_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL3_ENABLE_FVAL                                                        0x1
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL2_BMSK                                                               0x4
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL2_SHFT                                                               0x2
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL2_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL2_ENABLE_FVAL                                                        0x1
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL1_BMSK                                                               0x2
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL1_SHFT                                                               0x1
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL1_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL1_ENABLE_FVAL                                                        0x1
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL0_BMSK                                                               0x1
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL0_SHFT                                                               0x0
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL0_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_WCSS_GPLL_ENA_VOTE_GPLL0_ENABLE_FVAL                                                        0x1

#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_ADDR                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00001584)
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_PHYS                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001584)
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_OFFS                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001584)
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_RMSK                                                        0xffffff
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_ENA_BMSK                               0x800000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_ENA_SHFT                                   0x17
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BIMC_KPSS_AXI_CLK_ENA_BMSK                                  0x400000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BIMC_KPSS_AXI_CLK_ENA_SHFT                                      0x16
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BIMC_KPSS_AXI_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BIMC_KPSS_AXI_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_KPSS_AHB_CLK_ENA_BMSK                                       0x200000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_KPSS_AHB_CLK_ENA_SHFT                                           0x15
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_KPSS_AHB_CLK_ENA_DISABLE_FVAL                                    0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_KPSS_AHB_CLK_ENA_ENABLE_FVAL                                     0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_KPSS_AXI_CLK_ENA_BMSK                                       0x100000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_KPSS_AXI_CLK_ENA_SHFT                                           0x14
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_KPSS_AXI_CLK_ENA_DISABLE_FVAL                                    0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_KPSS_AXI_CLK_ENA_ENABLE_FVAL                                     0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                         0x80000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                            0x13
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_DISABLE_FVAL                                     0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_ENABLE_FVAL                                      0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_ENA_BMSK                               0x40000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_ENA_SHFT                                  0x12
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                       0x20000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                          0x11
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_DISABLE_FVAL                                   0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_ENABLE_FVAL                                    0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                     0x10000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                        0x10
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_DISABLE_FVAL                                 0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_ENABLE_FVAL                                  0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                                        0x8000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                           0xf
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_DISABLE_FVAL                                   0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_ENABLE_FVAL                                    0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                                      0x4000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                         0xe
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_DISABLE_FVAL                                 0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_ENABLE_FVAL                                  0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                         0x2000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                            0xd
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_DISABLE_FVAL                                    0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_ENABLE_FVAL                                     0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_BMSK                                      0x1000
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_SHFT                                         0xc
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_DISABLE_FVAL                                 0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_ENABLE_FVAL                                  0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_BMSK                         0x800
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_SHFT                           0xb
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_DISABLE_FVAL                   0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_ENABLE_FVAL                    0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                      0x400
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                        0xa
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                       0x200
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                         0x9
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_DISABLE_FVAL                                 0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_ENABLE_FVAL                                  0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                          0x100
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                            0x8
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_DISABLE_FVAL                                    0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_ENABLE_FVAL                                     0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                               0x80
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                                0x7
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_DISABLE_FVAL                                        0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_ENABLE_FVAL                                         0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                                      0x40
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                                       0x6
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                                0x20
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                                 0x5
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_DISABLE_FVAL                                         0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_ENABLE_FVAL                                          0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                            0x10
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                             0x4
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_DISABLE_FVAL                                     0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_ENABLE_FVAL                                      0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                             0x8
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                             0x3
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_DISABLE_FVAL                                     0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_ENABLE_FVAL                                      0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_BMSK                                                 0x4
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_SHFT                                                 0x2
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_DISABLE_FVAL                                         0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_ENABLE_FVAL                                          0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_BMSK                                             0x2
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_SHFT                                             0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_DISABLE_FVAL                                     0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_ENABLE_FVAL                                      0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_BMSK                                             0x1
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_SHFT                                             0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_DISABLE_FVAL                                     0x0
#define HWIO_GCC_WCSS_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_ENABLE_FVAL                                      0x1

#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_ADDR                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00001588)
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_PHYS                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001588)
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_OFFS                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001588)
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_RMSK                                                         0xffffff
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_ADDR, HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_RMSK)
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_ADDR, m)
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_ADDR,v)
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_ADDR,m,v,HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_IN)
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_SLEEP_ENA_BMSK                          0x800000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_SLEEP_ENA_SHFT                              0x17
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                       0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                        0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BIMC_KPSS_AXI_CLK_SLEEP_ENA_BMSK                             0x400000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BIMC_KPSS_AXI_CLK_SLEEP_ENA_SHFT                                 0x16
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BIMC_KPSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BIMC_KPSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_KPSS_AHB_CLK_SLEEP_ENA_BMSK                                  0x200000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_KPSS_AHB_CLK_SLEEP_ENA_SHFT                                      0x15
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_KPSS_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_KPSS_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_KPSS_AXI_CLK_SLEEP_ENA_BMSK                                  0x100000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_KPSS_AXI_CLK_SLEEP_ENA_SHFT                                      0x14
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_KPSS_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_KPSS_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_BMSK                                    0x80000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_SHFT                                       0x13
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_MPM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_BMSK                          0x40000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_SHFT                             0x12
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                      0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                       0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_BMSK                                  0x20000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_SHFT                                     0x11
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP1_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_BMSK                                0x10000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_SHFT                                   0x10
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP1_SLEEP_CLK_SLEEP_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_BMSK                                   0x8000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_SHFT                                      0xf
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP2_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_BMSK                                 0x4000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_SHFT                                    0xe
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BLSP2_SLEEP_CLK_SLEEP_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_BMSK                                    0x2000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_SHFT                                       0xd
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_PRNG_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_BMSK                                 0x1000
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_SHFT                                    0xc
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_BMSK                    0x800
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_SHFT                      0xb
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_DISABLE_FVAL              0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_SLEEP_ENA_ENABLE_FVAL               0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_BMSK                                 0x400
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_SHFT                                   0xa
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_BOOT_ROM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_BMSK                                  0x200
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_SHFT                                    0x9
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                            0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_MSG_RAM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                             0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_BMSK                                     0x100
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_SHFT                                       0x8
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_TLMM_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_BMSK                                          0x80
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_SHFT                                           0x7
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_DISABLE_FVAL                                   0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_TLMM_CLK_SLEEP_ENA_ENABLE_FVAL                                    0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_BMSK                                 0x40
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_SHFT                                  0x6
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_SPMI_CNOC_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_BMSK                                           0x20
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_SHFT                                            0x5
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_DISABLE_FVAL                                    0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CE1_CLK_SLEEP_ENA_ENABLE_FVAL                                     0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_BMSK                                       0x10
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_SHFT                                        0x4
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CE1_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_BMSK                                        0x8
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_SHFT                                        0x3
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CE1_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_BMSK                                            0x4
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_SHFT                                            0x2
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_DISABLE_FVAL                                    0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CE2_CLK_SLEEP_ENA_ENABLE_FVAL                                     0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_BMSK                                        0x2
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_SHFT                                        0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CE2_AXI_CLK_SLEEP_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_BMSK                                        0x1
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_SHFT                                        0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_WCSS_CLOCK_SLEEP_ENA_VOTE_CE2_AHB_CLK_SLEEP_ENA_ENABLE_FVAL                                 0x1

#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x000015c0)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000015c0)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000015c0)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_RMSK                                                                    0xf
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR, HWIO_GCC_SPARE_GPLL_ENA_VOTE_RMSK)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR, m)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR,v)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE_GPLL_ENA_VOTE_ADDR,m,v,HWIO_GCC_SPARE_GPLL_ENA_VOTE_IN)
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL3_BMSK                                                              0x8
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL3_SHFT                                                              0x3
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL3_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL3_ENABLE_FVAL                                                       0x1
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL2_BMSK                                                              0x4
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL2_SHFT                                                              0x2
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL2_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL2_ENABLE_FVAL                                                       0x1
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL1_BMSK                                                              0x2
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL1_SHFT                                                              0x1
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL1_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL1_ENABLE_FVAL                                                       0x1
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL0_BMSK                                                              0x1
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL0_SHFT                                                              0x0
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL0_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_SPARE_GPLL_ENA_VOTE_GPLL0_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x000015c4)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PHYS                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000015c4)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_OFFS                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000015c4)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RMSK                                                       0xffffff
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IN          \
        in_dword_masked(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR, HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_RMSK)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_INM(m)      \
        in_dword_masked(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR, m)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_OUT(v)      \
        out_dword(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR,v)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_ADDR,m,v,HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_IN)
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_ENA_BMSK                              0x800000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_ENA_SHFT                                  0x17
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_ENA_DISABLE_FVAL                           0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SYS_NOC_KPSS_AHB_CLK_ENA_ENABLE_FVAL                            0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BIMC_KPSS_AXI_CLK_ENA_BMSK                                 0x400000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BIMC_KPSS_AXI_CLK_ENA_SHFT                                     0x16
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BIMC_KPSS_AXI_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BIMC_KPSS_AXI_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_KPSS_AHB_CLK_ENA_BMSK                                      0x200000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_KPSS_AHB_CLK_ENA_SHFT                                          0x15
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_KPSS_AHB_CLK_ENA_DISABLE_FVAL                                   0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_KPSS_AHB_CLK_ENA_ENABLE_FVAL                                    0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_KPSS_AXI_CLK_ENA_BMSK                                      0x100000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_KPSS_AXI_CLK_ENA_SHFT                                          0x14
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_KPSS_AXI_CLK_ENA_DISABLE_FVAL                                   0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_KPSS_AXI_CLK_ENA_ENABLE_FVAL                                    0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_BMSK                                        0x80000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_SHFT                                           0x13
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_DISABLE_FVAL                                    0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MPM_AHB_CLK_ENA_ENABLE_FVAL                                     0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_ENA_BMSK                              0x40000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_ENA_SHFT                                 0x12
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_ENA_DISABLE_FVAL                          0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_OCMEM_SYS_NOC_AXI_CLK_ENA_ENABLE_FVAL                           0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_BMSK                                      0x20000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_SHFT                                         0x11
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_DISABLE_FVAL                                  0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_AHB_CLK_ENA_ENABLE_FVAL                                   0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_BMSK                                    0x10000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_SHFT                                       0x10
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP1_SLEEP_CLK_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_BMSK                                       0x8000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_SHFT                                          0xf
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_DISABLE_FVAL                                  0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP2_AHB_CLK_ENA_ENABLE_FVAL                                   0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_BMSK                                     0x4000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_SHFT                                        0xe
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BLSP2_SLEEP_CLK_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_BMSK                                        0x2000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_SHFT                                           0xd
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_DISABLE_FVAL                                   0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_PRNG_AHB_CLK_ENA_ENABLE_FVAL                                    0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_BMSK                                     0x1000
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_SHFT                                        0xc
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_AHB_CLK_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_BMSK                        0x800
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_SHFT                          0xb
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_DISABLE_FVAL                  0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BAM_DMA_INACTIVITY_TIMERS_CLK_ENA_ENABLE_FVAL                   0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_BMSK                                     0x400
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_SHFT                                       0xa
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_DISABLE_FVAL                               0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_BOOT_ROM_AHB_CLK_ENA_ENABLE_FVAL                                0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_BMSK                                      0x200
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_SHFT                                        0x9
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_DISABLE_FVAL                                0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_MSG_RAM_AHB_CLK_ENA_ENABLE_FVAL                                 0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_BMSK                                         0x100
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_SHFT                                           0x8
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_DISABLE_FVAL                                   0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_AHB_CLK_ENA_ENABLE_FVAL                                    0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_BMSK                                              0x80
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_SHFT                                               0x7
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_DISABLE_FVAL                                       0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_TLMM_CLK_ENA_ENABLE_FVAL                                        0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_BMSK                                     0x40
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_SHFT                                      0x6
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_DISABLE_FVAL                              0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_SPMI_CNOC_AHB_CLK_ENA_ENABLE_FVAL                               0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_BMSK                                               0x20
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_SHFT                                                0x5
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_DISABLE_FVAL                                        0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE1_CLK_ENA_ENABLE_FVAL                                         0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_BMSK                                           0x10
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_SHFT                                            0x4
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_DISABLE_FVAL                                    0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE1_AXI_CLK_ENA_ENABLE_FVAL                                     0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_BMSK                                            0x8
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_SHFT                                            0x3
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_DISABLE_FVAL                                    0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE1_AHB_CLK_ENA_ENABLE_FVAL                                     0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_BMSK                                                0x4
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_SHFT                                                0x2
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_DISABLE_FVAL                                        0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE2_CLK_ENA_ENABLE_FVAL                                         0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_BMSK                                            0x2
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_SHFT                                            0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_DISABLE_FVAL                                    0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE2_AXI_CLK_ENA_ENABLE_FVAL                                     0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_BMSK                                            0x1
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_SHFT                                            0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_DISABLE_FVAL                                    0x0
#define HWIO_GCC_SPARE_CLOCK_BRANCH_ENA_VOTE_CE2_AHB_CLK_ENA_ENABLE_FVAL                                     0x1

#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001600)
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001600)
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001600)
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_RMSK                                                         0x80000003
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_EVENT_DISABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_EVENT_DISABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_EVENT_DISABLE_ENABLE_FVAL                                           0x0
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_EVENT_DISABLE_DISABLE_FVAL                                          0x1
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_EVENT_MUX_SEL_BMSK                                                  0x3
#define HWIO_GCC_QDSS_STM_EVENT0_CTL_REG_EVENT_MUX_SEL_SHFT                                                  0x0

#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001604)
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001604)
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001604)
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_RMSK                                                         0x80000003
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_EVENT_DISABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_EVENT_DISABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_EVENT_DISABLE_ENABLE_FVAL                                           0x0
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_EVENT_DISABLE_DISABLE_FVAL                                          0x1
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_EVENT_MUX_SEL_BMSK                                                  0x3
#define HWIO_GCC_QDSS_STM_EVENT1_CTL_REG_EVENT_MUX_SEL_SHFT                                                  0x0

#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001608)
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001608)
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001608)
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_RMSK                                                         0x80000003
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_EVENT_DISABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_EVENT_DISABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_EVENT_DISABLE_ENABLE_FVAL                                           0x0
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_EVENT_DISABLE_DISABLE_FVAL                                          0x1
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_EVENT_MUX_SEL_BMSK                                                  0x3
#define HWIO_GCC_QDSS_STM_EVENT2_CTL_REG_EVENT_MUX_SEL_SHFT                                                  0x0

#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0000160c)
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000160c)
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000160c)
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_RMSK                                                         0x80000003
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_EVENT_DISABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_EVENT_DISABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_EVENT_DISABLE_ENABLE_FVAL                                           0x0
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_EVENT_DISABLE_DISABLE_FVAL                                          0x1
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_EVENT_MUX_SEL_BMSK                                                  0x3
#define HWIO_GCC_QDSS_STM_EVENT3_CTL_REG_EVENT_MUX_SEL_SHFT                                                  0x0

#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001610)
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001610)
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001610)
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_RMSK                                                         0x80000003
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_EVENT_DISABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_EVENT_DISABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_EVENT_DISABLE_ENABLE_FVAL                                           0x0
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_EVENT_DISABLE_DISABLE_FVAL                                          0x1
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_EVENT_MUX_SEL_BMSK                                                  0x3
#define HWIO_GCC_QDSS_STM_EVENT4_CTL_REG_EVENT_MUX_SEL_SHFT                                                  0x0

#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001614)
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001614)
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001614)
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_RMSK                                                         0x80000003
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_EVENT_DISABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_EVENT_DISABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_EVENT_DISABLE_ENABLE_FVAL                                           0x0
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_EVENT_DISABLE_DISABLE_FVAL                                          0x1
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_EVENT_MUX_SEL_BMSK                                                  0x3
#define HWIO_GCC_QDSS_STM_EVENT5_CTL_REG_EVENT_MUX_SEL_SHFT                                                  0x0

#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001618)
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001618)
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001618)
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_RMSK                                                         0x80000003
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_EVENT_DISABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_EVENT_DISABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_EVENT_DISABLE_ENABLE_FVAL                                           0x0
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_EVENT_DISABLE_DISABLE_FVAL                                          0x1
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_EVENT_MUX_SEL_BMSK                                                  0x3
#define HWIO_GCC_QDSS_STM_EVENT6_CTL_REG_EVENT_MUX_SEL_SHFT                                                  0x0

#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x0000161c)
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000161c)
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000161c)
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_RMSK                                                         0x80000003
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_EVENT_DISABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_EVENT_DISABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_EVENT_DISABLE_ENABLE_FVAL                                           0x0
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_EVENT_DISABLE_DISABLE_FVAL                                          0x1
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_EVENT_MUX_SEL_BMSK                                                  0x3
#define HWIO_GCC_QDSS_STM_EVENT7_CTL_REG_EVENT_MUX_SEL_SHFT                                                  0x0

#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001620)
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001620)
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001620)
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_RMSK                                                         0x80000003
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_EVENT_DISABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_EVENT_DISABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_EVENT_DISABLE_ENABLE_FVAL                                           0x0
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_EVENT_DISABLE_DISABLE_FVAL                                          0x1
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_EVENT_MUX_SEL_BMSK                                                  0x3
#define HWIO_GCC_QDSS_STM_EVENT8_CTL_REG_EVENT_MUX_SEL_SHFT                                                  0x0

#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_ADDR                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001624)
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_PHYS                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001624)
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_OFFS                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001624)
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_RMSK                                                         0x80000003
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_EVENT_DISABLE_BMSK                                           0x80000000
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_EVENT_DISABLE_SHFT                                                 0x1f
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_EVENT_DISABLE_ENABLE_FVAL                                           0x0
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_EVENT_DISABLE_DISABLE_FVAL                                          0x1
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_EVENT_MUX_SEL_BMSK                                                  0x3
#define HWIO_GCC_QDSS_STM_EVENT9_CTL_REG_EVENT_MUX_SEL_SHFT                                                  0x0

#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001628)
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001628)
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001628)
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_EVENT_DISABLE_BMSK                                          0x80000000
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_EVENT_DISABLE_SHFT                                                0x1f
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_EVENT_DISABLE_ENABLE_FVAL                                          0x0
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_EVENT_DISABLE_DISABLE_FVAL                                         0x1
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT10_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000162c)
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000162c)
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000162c)
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_EVENT_DISABLE_BMSK                                          0x80000000
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_EVENT_DISABLE_SHFT                                                0x1f
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_EVENT_DISABLE_ENABLE_FVAL                                          0x0
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_EVENT_DISABLE_DISABLE_FVAL                                         0x1
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT11_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001630)
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001630)
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001630)
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_EVENT_DISABLE_BMSK                                          0x80000000
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_EVENT_DISABLE_SHFT                                                0x1f
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_EVENT_DISABLE_ENABLE_FVAL                                          0x0
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_EVENT_DISABLE_DISABLE_FVAL                                         0x1
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT12_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001634)
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001634)
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001634)
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_EVENT_DISABLE_BMSK                                          0x80000000
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_EVENT_DISABLE_SHFT                                                0x1f
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_EVENT_DISABLE_ENABLE_FVAL                                          0x0
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_EVENT_DISABLE_DISABLE_FVAL                                         0x1
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT13_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001638)
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001638)
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001638)
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_EVENT_DISABLE_BMSK                                          0x80000000
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_EVENT_DISABLE_SHFT                                                0x1f
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_EVENT_DISABLE_ENABLE_FVAL                                          0x0
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_EVENT_DISABLE_DISABLE_FVAL                                         0x1
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT14_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000163c)
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000163c)
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000163c)
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_EVENT_DISABLE_BMSK                                          0x80000000
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_EVENT_DISABLE_SHFT                                                0x1f
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_EVENT_DISABLE_ENABLE_FVAL                                          0x0
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_EVENT_DISABLE_DISABLE_FVAL                                         0x1
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT15_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001640)
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001640)
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001640)
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_EVENT_DISABLE_BMSK                                          0x80000000
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_EVENT_DISABLE_SHFT                                                0x1f
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_EVENT_DISABLE_ENABLE_FVAL                                          0x0
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_EVENT_DISABLE_DISABLE_FVAL                                         0x1
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT16_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001644)
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001644)
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001644)
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_EVENT_DISABLE_BMSK                                          0x80000000
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_EVENT_DISABLE_SHFT                                                0x1f
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_EVENT_DISABLE_ENABLE_FVAL                                          0x0
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_EVENT_DISABLE_DISABLE_FVAL                                         0x1
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT17_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001648)
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001648)
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001648)
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_EVENT_DISABLE_BMSK                                          0x80000000
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_EVENT_DISABLE_SHFT                                                0x1f
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_EVENT_DISABLE_ENABLE_FVAL                                          0x0
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_EVENT_DISABLE_DISABLE_FVAL                                         0x1
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT18_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000164c)
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000164c)
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000164c)
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_EVENT_DISABLE_BMSK                                          0x80000000
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_EVENT_DISABLE_SHFT                                                0x1f
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_EVENT_DISABLE_ENABLE_FVAL                                          0x0
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_EVENT_DISABLE_DISABLE_FVAL                                         0x1
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT19_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001650)
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001650)
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001650)
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_EVENT_DISABLE_BMSK                                          0x80000000
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_EVENT_DISABLE_SHFT                                                0x1f
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_EVENT_DISABLE_ENABLE_FVAL                                          0x0
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_EVENT_DISABLE_DISABLE_FVAL                                         0x1
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT20_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001654)
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001654)
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001654)
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_EVENT_DISABLE_BMSK                                          0x80000000
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_EVENT_DISABLE_SHFT                                                0x1f
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_EVENT_DISABLE_ENABLE_FVAL                                          0x0
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_EVENT_DISABLE_DISABLE_FVAL                                         0x1
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT21_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001658)
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001658)
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001658)
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_EVENT_DISABLE_BMSK                                          0x80000000
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_EVENT_DISABLE_SHFT                                                0x1f
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_EVENT_DISABLE_ENABLE_FVAL                                          0x0
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_EVENT_DISABLE_DISABLE_FVAL                                         0x1
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT22_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000165c)
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000165c)
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000165c)
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_EVENT_DISABLE_BMSK                                          0x80000000
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_EVENT_DISABLE_SHFT                                                0x1f
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_EVENT_DISABLE_ENABLE_FVAL                                          0x0
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_EVENT_DISABLE_DISABLE_FVAL                                         0x1
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT23_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001660)
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001660)
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001660)
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_EVENT_DISABLE_BMSK                                          0x80000000
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_EVENT_DISABLE_SHFT                                                0x1f
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_EVENT_DISABLE_ENABLE_FVAL                                          0x0
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_EVENT_DISABLE_DISABLE_FVAL                                         0x1
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT24_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001664)
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001664)
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001664)
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_EVENT_DISABLE_BMSK                                          0x80000000
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_EVENT_DISABLE_SHFT                                                0x1f
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_EVENT_DISABLE_ENABLE_FVAL                                          0x0
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_EVENT_DISABLE_DISABLE_FVAL                                         0x1
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT25_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001668)
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001668)
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001668)
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_EVENT_DISABLE_BMSK                                          0x80000000
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_EVENT_DISABLE_SHFT                                                0x1f
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_EVENT_DISABLE_ENABLE_FVAL                                          0x0
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_EVENT_DISABLE_DISABLE_FVAL                                         0x1
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT26_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000166c)
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000166c)
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000166c)
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_EVENT_DISABLE_BMSK                                          0x80000000
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_EVENT_DISABLE_SHFT                                                0x1f
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_EVENT_DISABLE_ENABLE_FVAL                                          0x0
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_EVENT_DISABLE_DISABLE_FVAL                                         0x1
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT27_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001670)
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001670)
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001670)
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_EVENT_DISABLE_BMSK                                          0x80000000
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_EVENT_DISABLE_SHFT                                                0x1f
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_EVENT_DISABLE_ENABLE_FVAL                                          0x0
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_EVENT_DISABLE_DISABLE_FVAL                                         0x1
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT28_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001674)
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001674)
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001674)
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_EVENT_DISABLE_BMSK                                          0x80000000
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_EVENT_DISABLE_SHFT                                                0x1f
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_EVENT_DISABLE_ENABLE_FVAL                                          0x0
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_EVENT_DISABLE_DISABLE_FVAL                                         0x1
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT29_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001678)
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001678)
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001678)
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_EVENT_DISABLE_BMSK                                          0x80000000
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_EVENT_DISABLE_SHFT                                                0x1f
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_EVENT_DISABLE_ENABLE_FVAL                                          0x0
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_EVENT_DISABLE_DISABLE_FVAL                                         0x1
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT30_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x0000167c)
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000167c)
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000167c)
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_RMSK                                                        0x80000003
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_IN          \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_ADDR, HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_RMSK)
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_INM(m)      \
        in_dword_masked(HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_ADDR, m)
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_OUT(v)      \
        out_dword(HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_ADDR,v)
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_ADDR,m,v,HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_IN)
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_EVENT_DISABLE_BMSK                                          0x80000000
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_EVENT_DISABLE_SHFT                                                0x1f
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_EVENT_DISABLE_ENABLE_FVAL                                          0x0
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_EVENT_DISABLE_DISABLE_FVAL                                         0x1
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_EVENT_MUX_SEL_BMSK                                                 0x3
#define HWIO_GCC_QDSS_STM_EVENT31_CTL_REG_EVENT_MUX_SEL_SHFT                                                 0x0

#define HWIO_GCC_MSS_RESTART_ADDR                                                                     (GCC_CLK_CTL_REG_REG_BASE      + 0x00001680)
#define HWIO_GCC_MSS_RESTART_PHYS                                                                     (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001680)
#define HWIO_GCC_MSS_RESTART_OFFS                                                                     (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001680)
#define HWIO_GCC_MSS_RESTART_RMSK                                                                            0x1
#define HWIO_GCC_MSS_RESTART_IN          \
        in_dword_masked(HWIO_GCC_MSS_RESTART_ADDR, HWIO_GCC_MSS_RESTART_RMSK)
#define HWIO_GCC_MSS_RESTART_INM(m)      \
        in_dword_masked(HWIO_GCC_MSS_RESTART_ADDR, m)
#define HWIO_GCC_MSS_RESTART_OUT(v)      \
        out_dword(HWIO_GCC_MSS_RESTART_ADDR,v)
#define HWIO_GCC_MSS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_MSS_RESTART_ADDR,m,v,HWIO_GCC_MSS_RESTART_IN)
#define HWIO_GCC_MSS_RESTART_MSS_RESTART_BMSK                                                                0x1
#define HWIO_GCC_MSS_RESTART_MSS_RESTART_SHFT                                                                0x0
#define HWIO_GCC_MSS_RESTART_MSS_RESTART_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_MSS_RESTART_MSS_RESTART_ENABLE_FVAL                                                         0x1

#define HWIO_GCC_LPASS_RESTART_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x000016c0)
#define HWIO_GCC_LPASS_RESTART_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000016c0)
#define HWIO_GCC_LPASS_RESTART_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000016c0)
#define HWIO_GCC_LPASS_RESTART_RMSK                                                                          0x1
#define HWIO_GCC_LPASS_RESTART_IN          \
        in_dword_masked(HWIO_GCC_LPASS_RESTART_ADDR, HWIO_GCC_LPASS_RESTART_RMSK)
#define HWIO_GCC_LPASS_RESTART_INM(m)      \
        in_dword_masked(HWIO_GCC_LPASS_RESTART_ADDR, m)
#define HWIO_GCC_LPASS_RESTART_OUT(v)      \
        out_dword(HWIO_GCC_LPASS_RESTART_ADDR,v)
#define HWIO_GCC_LPASS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_LPASS_RESTART_ADDR,m,v,HWIO_GCC_LPASS_RESTART_IN)
#define HWIO_GCC_LPASS_RESTART_LPASS_RESTART_BMSK                                                            0x1
#define HWIO_GCC_LPASS_RESTART_LPASS_RESTART_SHFT                                                            0x0
#define HWIO_GCC_LPASS_RESTART_LPASS_RESTART_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_LPASS_RESTART_LPASS_RESTART_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_WCSS_RESTART_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001700)
#define HWIO_GCC_WCSS_RESTART_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001700)
#define HWIO_GCC_WCSS_RESTART_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001700)
#define HWIO_GCC_WCSS_RESTART_RMSK                                                                           0x1
#define HWIO_GCC_WCSS_RESTART_IN          \
        in_dword_masked(HWIO_GCC_WCSS_RESTART_ADDR, HWIO_GCC_WCSS_RESTART_RMSK)
#define HWIO_GCC_WCSS_RESTART_INM(m)      \
        in_dword_masked(HWIO_GCC_WCSS_RESTART_ADDR, m)
#define HWIO_GCC_WCSS_RESTART_OUT(v)      \
        out_dword(HWIO_GCC_WCSS_RESTART_ADDR,v)
#define HWIO_GCC_WCSS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WCSS_RESTART_ADDR,m,v,HWIO_GCC_WCSS_RESTART_IN)
#define HWIO_GCC_WCSS_RESTART_WCSS_RESTART_BMSK                                                              0x1
#define HWIO_GCC_WCSS_RESTART_WCSS_RESTART_SHFT                                                              0x0
#define HWIO_GCC_WCSS_RESTART_WCSS_RESTART_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_WCSS_RESTART_WCSS_RESTART_ENABLE_FVAL                                                       0x1

#define HWIO_GCC_VENUS_RESTART_ADDR                                                                   (GCC_CLK_CTL_REG_REG_BASE      + 0x00001740)
#define HWIO_GCC_VENUS_RESTART_PHYS                                                                   (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001740)
#define HWIO_GCC_VENUS_RESTART_OFFS                                                                   (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001740)
#define HWIO_GCC_VENUS_RESTART_RMSK                                                                          0x8
#define HWIO_GCC_VENUS_RESTART_IN          \
        in_dword_masked(HWIO_GCC_VENUS_RESTART_ADDR, HWIO_GCC_VENUS_RESTART_RMSK)
#define HWIO_GCC_VENUS_RESTART_INM(m)      \
        in_dword_masked(HWIO_GCC_VENUS_RESTART_ADDR, m)
#define HWIO_GCC_VENUS_RESTART_OUT(v)      \
        out_dword(HWIO_GCC_VENUS_RESTART_ADDR,v)
#define HWIO_GCC_VENUS_RESTART_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_VENUS_RESTART_ADDR,m,v,HWIO_GCC_VENUS_RESTART_IN)
#define HWIO_GCC_VENUS_RESTART_VENUS_RESTART_BMSK                                                            0x8
#define HWIO_GCC_VENUS_RESTART_VENUS_RESTART_SHFT                                                            0x3
#define HWIO_GCC_VENUS_RESTART_VENUS_RESTART_DISABLE_FVAL                                                    0x0
#define HWIO_GCC_VENUS_RESTART_VENUS_RESTART_ENABLE_FVAL                                                     0x1

#define HWIO_GCC_WDOG_DEBUG_ADDR                                                                      (GCC_CLK_CTL_REG_REG_BASE      + 0x00001780)
#define HWIO_GCC_WDOG_DEBUG_PHYS                                                                      (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001780)
#define HWIO_GCC_WDOG_DEBUG_OFFS                                                                      (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001780)
#define HWIO_GCC_WDOG_DEBUG_RMSK                                                                         0x3ffff
#define HWIO_GCC_WDOG_DEBUG_IN          \
        in_dword_masked(HWIO_GCC_WDOG_DEBUG_ADDR, HWIO_GCC_WDOG_DEBUG_RMSK)
#define HWIO_GCC_WDOG_DEBUG_INM(m)      \
        in_dword_masked(HWIO_GCC_WDOG_DEBUG_ADDR, m)
#define HWIO_GCC_WDOG_DEBUG_OUT(v)      \
        out_dword(HWIO_GCC_WDOG_DEBUG_ADDR,v)
#define HWIO_GCC_WDOG_DEBUG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_WDOG_DEBUG_ADDR,m,v,HWIO_GCC_WDOG_DEBUG_IN)
#define HWIO_GCC_WDOG_DEBUG_WDOG_DEBUG_EN_BMSK                                                           0x20000
#define HWIO_GCC_WDOG_DEBUG_WDOG_DEBUG_EN_SHFT                                                              0x11
#define HWIO_GCC_WDOG_DEBUG_WDOG_DEBUG_EN_DISABLE_FVAL                                                       0x0
#define HWIO_GCC_WDOG_DEBUG_WDOG_DEBUG_EN_ENABLE_FVAL                                                        0x1
#define HWIO_GCC_WDOG_DEBUG_PROC_HALT_EN_BMSK                                                            0x10000
#define HWIO_GCC_WDOG_DEBUG_PROC_HALT_EN_SHFT                                                               0x10
#define HWIO_GCC_WDOG_DEBUG_PROC_HALT_EN_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_WDOG_DEBUG_PROC_HALT_EN_ENABLE_FVAL                                                         0x1
#define HWIO_GCC_WDOG_DEBUG_DEBUG_TIMER_VAL_BMSK                                                          0xffff
#define HWIO_GCC_WDOG_DEBUG_DEBUG_TIMER_VAL_SHFT                                                             0x0

#define HWIO_GCC_RESET_STATUS_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x000017c0)
#define HWIO_GCC_RESET_STATUS_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000017c0)
#define HWIO_GCC_RESET_STATUS_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000017c0)
#define HWIO_GCC_RESET_STATUS_RMSK                                                                           0xf
#define HWIO_GCC_RESET_STATUS_IN          \
        in_dword_masked(HWIO_GCC_RESET_STATUS_ADDR, HWIO_GCC_RESET_STATUS_RMSK)
#define HWIO_GCC_RESET_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_RESET_STATUS_ADDR, m)
#define HWIO_GCC_RESET_STATUS_OUT(v)      \
        out_dword(HWIO_GCC_RESET_STATUS_ADDR,v)
#define HWIO_GCC_RESET_STATUS_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_RESET_STATUS_ADDR,m,v,HWIO_GCC_RESET_STATUS_IN)
#define HWIO_GCC_RESET_STATUS_TSENSE_RESET_STATUS_BMSK                                                       0x8
#define HWIO_GCC_RESET_STATUS_TSENSE_RESET_STATUS_SHFT                                                       0x3
#define HWIO_GCC_RESET_STATUS_SRST_STATUS_BMSK                                                               0x4
#define HWIO_GCC_RESET_STATUS_SRST_STATUS_SHFT                                                               0x2
#define HWIO_GCC_RESET_STATUS_WDOG_RESET_STATUS_BMSK                                                         0x3
#define HWIO_GCC_RESET_STATUS_WDOG_RESET_STATUS_SHFT                                                         0x0

#define HWIO_GCC_SW_SRST_ADDR                                                                         (GCC_CLK_CTL_REG_REG_BASE      + 0x00001800)
#define HWIO_GCC_SW_SRST_PHYS                                                                         (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001800)
#define HWIO_GCC_SW_SRST_OFFS                                                                         (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001800)
#define HWIO_GCC_SW_SRST_RMSK                                                                                0x1
#define HWIO_GCC_SW_SRST_IN          \
        in_dword_masked(HWIO_GCC_SW_SRST_ADDR, HWIO_GCC_SW_SRST_RMSK)
#define HWIO_GCC_SW_SRST_INM(m)      \
        in_dword_masked(HWIO_GCC_SW_SRST_ADDR, m)
#define HWIO_GCC_SW_SRST_OUT(v)      \
        out_dword(HWIO_GCC_SW_SRST_ADDR,v)
#define HWIO_GCC_SW_SRST_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_SW_SRST_ADDR,m,v,HWIO_GCC_SW_SRST_IN)
#define HWIO_GCC_SW_SRST_SW_SRST_BMSK                                                                        0x1
#define HWIO_GCC_SW_SRST_SW_SRST_SHFT                                                                        0x0
#define HWIO_GCC_SW_SRST_SW_SRST_DISABLE_FVAL                                                                0x0
#define HWIO_GCC_SW_SRST_SW_SRST_ENABLE_FVAL                                                                 0x1

#define HWIO_GCC_PROC_HALT_ADDR                                                                       (GCC_CLK_CTL_REG_REG_BASE      + 0x00001840)
#define HWIO_GCC_PROC_HALT_PHYS                                                                       (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001840)
#define HWIO_GCC_PROC_HALT_OFFS                                                                       (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001840)
#define HWIO_GCC_PROC_HALT_RMSK                                                                              0x1
#define HWIO_GCC_PROC_HALT_IN          \
        in_dword_masked(HWIO_GCC_PROC_HALT_ADDR, HWIO_GCC_PROC_HALT_RMSK)
#define HWIO_GCC_PROC_HALT_INM(m)      \
        in_dword_masked(HWIO_GCC_PROC_HALT_ADDR, m)
#define HWIO_GCC_PROC_HALT_OUT(v)      \
        out_dword(HWIO_GCC_PROC_HALT_ADDR,v)
#define HWIO_GCC_PROC_HALT_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PROC_HALT_ADDR,m,v,HWIO_GCC_PROC_HALT_IN)
#define HWIO_GCC_PROC_HALT_PROC_HALT_BMSK                                                                    0x1
#define HWIO_GCC_PROC_HALT_PROC_HALT_SHFT                                                                    0x0
#define HWIO_GCC_PROC_HALT_PROC_HALT_NOT_HALT_FVAL                                                           0x0
#define HWIO_GCC_PROC_HALT_PROC_HALT_HALT_FVAL                                                               0x1

#define HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR                                                               (GCC_CLK_CTL_REG_REG_BASE      + 0x00001880)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_PHYS                                                               (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001880)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_OFFS                                                               (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001880)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_RMSK                                                                  0x1f1ff
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_IN          \
        in_dword_masked(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR, HWIO_GCC_GCC_DEBUG_CLK_CTL_RMSK)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR, m)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_OUT(v)      \
        out_dword(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR,v)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GCC_DEBUG_CLK_CTL_ADDR,m,v,HWIO_GCC_GCC_DEBUG_CLK_CTL_IN)
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_CLK_ENABLE_BMSK                                                       0x10000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_CLK_ENABLE_SHFT                                                          0x10
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_CLK_ENABLE_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_CLK_ENABLE_ENABLE_FVAL                                                    0x1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_BMSK                                                          0xf000
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_SHFT                                                             0xc
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV1_FVAL                                                        0x0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV2_FVAL                                                        0x1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV3_FVAL                                                        0x2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV4_FVAL                                                        0x3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV5_FVAL                                                        0x4
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV6_FVAL                                                        0x5
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV7_FVAL                                                        0x6
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV8_FVAL                                                        0x7
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV9_FVAL                                                        0x8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV10_FVAL                                                       0x9
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV11_FVAL                                                       0xa
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV12_FVAL                                                       0xb
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV13_FVAL                                                       0xc
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV14_FVAL                                                       0xd
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV15_FVAL                                                       0xe
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_POST_DIV_DIV16_FVAL                                                       0xf
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_BMSK                                                            0x1ff
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_SHFT                                                              0x0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SYS_NOC_AXI_CLK_FVAL                                          0x0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SYS_NOC_USB3_AXI_CLK_FVAL                                     0x1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SYS_NOC_QDSS_STM_AXI_CLK_FVAL                                 0x2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SYS_NOC_KPSS_AHB_CLK_FVAL                                     0x3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SNOC_CNOC_AHB_CLK_FVAL                                        0x4
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SNOC_PNOC_AHB_CLK_FVAL                                        0x5
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SYS_NOC_AT_CLK_FVAL                                           0x6
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CFG_NOC_AHB_CLK_FVAL                                          0x8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CFG_NOC_DDR_CFG_CLK_FVAL                                      0x9
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CFG_NOC_RPM_AHB_CLK_FVAL                                      0xa
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CFG_NOC_TIC_CLK_FVAL                                          0xb
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PERIPH_NOC_AHB_CLK_FVAL                                      0x10
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PERIPH_NOC_CFG_AHB_CLK_FVAL                                  0x11
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PERIPH_NOC_AT_CLK_FVAL                                       0x12
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_NOC_CONF_XPU_AHB_CLK_FVAL                                    0x18
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_IMEM_AXI_CLK_FVAL                                            0x20
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_IMEM_CFG_AHB_CLK_FVAL                                        0x21
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_OCMEM_SYS_NOC_AXI_CLK_FVAL                                   0x28
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_OCMEM_NOC_CFG_AHB_CLK_FVAL                                   0x29
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MMSS_NOC_CFG_AHB_CLK_FVAL                                    0x2a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MMSS_NOC_AT_CLK_FVAL                                         0x2b
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_MMSS_GCC_DBG_CLK_FVAL                                            0x2c
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MSS_CFG_AHB_CLK_FVAL                                         0x30
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MSS_Q6_BIMC_AXI_CLK_FVAL                                     0x31
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_MSS_GCC_DBG_CLK_FVAL                                             0x32
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_RBCPR_XPU_AHB_CLK_FVAL                                  0x38
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_DAP_AHB_CLK_FVAL                                        0x40
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_CFG_AHB_CLK_FVAL                                        0x41
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_AT_CLK_FVAL                                             0x42
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_ETR_USB_CLK_FVAL                                        0x43
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_STM_CLK_FVAL                                            0x44
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_TRACECLKIN_CLK_FVAL                                     0x45
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_TSCTR_DIV2_CLK_FVAL                                     0x46
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_TSCTR_DIV3_CLK_FVAL                                     0x48
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_DAP_CLK_FVAL                                            0x49
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_TSCTR_DIV4_CLK_FVAL                                     0x4a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_TSCTR_DIV8_CLK_FVAL                                     0x4b
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_QDSS_TSCTR_DIV16_CLK_FVAL                                    0x4c
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_USB30_MASTER_CLK_FVAL                                        0x50
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_USB30_SLEEP_CLK_FVAL                                         0x51
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_USB30_MOCK_UTMI_CLK_FVAL                                     0x52
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_USB_HSIC_AHB_CLK_FVAL                                        0x60
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_USB_HSIC_SYSTEM_CLK_FVAL                                     0x61
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_USB_HSIC_CLK_FVAL                                            0x62
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_USB_HSIC_IO_CAL_CLK_FVAL                                     0x63
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_USB_HSIC_IO_CAL_SLEEP_CLK_FVAL                               0x64
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_USB_HS_SYSTEM_CLK_FVAL                                       0x68
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_USB_HS_AHB_CLK_FVAL                                          0x69
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_USB_HS_INACTIVITY_TIMERS_CLK_FVAL                            0x6a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_USB2A_PHY_SLEEP_CLK_FVAL                                     0x6b
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_USB2B_PHY_SLEEP_CLK_FVAL                                     0x6c
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SDCC1_APPS_CLK_FVAL                                          0x70
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SDCC1_AHB_CLK_FVAL                                           0x71
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SDCC1_INACTIVITY_TIMERS_CLK_FVAL                             0x72
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SDCC2_APPS_CLK_FVAL                                          0x78
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SDCC2_AHB_CLK_FVAL                                           0x79
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SDCC2_INACTIVITY_TIMERS_CLK_FVAL                             0x7a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SDCC3_APPS_CLK_FVAL                                          0x80
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SDCC3_AHB_CLK_FVAL                                           0x81
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SDCC3_INACTIVITY_TIMERS_CLK_FVAL                             0x82
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SDCC4_APPS_CLK_FVAL                                          0x88
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SDCC4_AHB_CLK_FVAL                                           0x89
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SDCC4_INACTIVITY_TIMERS_CLK_FVAL                             0x8a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_AHB_CLK_FVAL                                           0x90
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_SLEEP_CLK_FVAL                                         0x91
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP1_SPI_APPS_CLK_FVAL                                 0x92
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP1_I2C_APPS_CLK_FVAL                                 0x93
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART1_APPS_CLK_FVAL                                    0x94
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART1_SIM_CLK_FVAL                                     0x95
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP2_SPI_APPS_CLK_FVAL                                 0x96
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP2_I2C_APPS_CLK_FVAL                                 0x98
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART2_APPS_CLK_FVAL                                    0x99
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART2_SIM_CLK_FVAL                                     0x9a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP3_SPI_APPS_CLK_FVAL                                 0x9b
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP3_I2C_APPS_CLK_FVAL                                 0x9c
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART3_APPS_CLK_FVAL                                    0x9d
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART3_SIM_CLK_FVAL                                     0x9e
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP4_SPI_APPS_CLK_FVAL                                 0xa0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP4_I2C_APPS_CLK_FVAL                                 0xa1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART4_APPS_CLK_FVAL                                    0xa2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART4_SIM_CLK_FVAL                                     0xa3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP5_SPI_APPS_CLK_FVAL                                 0xa4
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP5_I2C_APPS_CLK_FVAL                                 0xa5
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART5_APPS_CLK_FVAL                                    0xa6
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART5_SIM_CLK_FVAL                                     0xa8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP6_SPI_APPS_CLK_FVAL                                 0xa9
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_QUP6_I2C_APPS_CLK_FVAL                                 0xaa
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART6_APPS_CLK_FVAL                                    0xab
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP1_UART6_SIM_CLK_FVAL                                     0xac
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP2_AHB_CLK_FVAL                                           0xb0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP2_SLEEP_CLK_FVAL                                         0xb1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP2_QUP1_SPI_APPS_CLK_FVAL                                 0xb2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP2_QUP1_I2C_APPS_CLK_FVAL                                 0xb3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP2_UART1_APPS_CLK_FVAL                                    0xb4
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP2_UART1_SIM_CLK_FVAL                                     0xb5
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP2_QUP2_SPI_APPS_CLK_FVAL                                 0xb6
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP2_QUP2_I2C_APPS_CLK_FVAL                                 0xb8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP2_UART2_APPS_CLK_FVAL                                    0xb9
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP2_UART2_SIM_CLK_FVAL                                     0xba
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP2_QUP3_SPI_APPS_CLK_FVAL                                 0xbb
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP2_QUP3_I2C_APPS_CLK_FVAL                                 0xbc
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP2_UART3_APPS_CLK_FVAL                                    0xbd
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP2_UART3_SIM_CLK_FVAL                                     0xbe
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP2_QUP4_SPI_APPS_CLK_FVAL                                 0xc0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP2_QUP4_I2C_APPS_CLK_FVAL                                 0xc1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP2_UART4_APPS_CLK_FVAL                                    0xc2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP2_UART4_SIM_CLK_FVAL                                     0xc3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP2_QUP5_SPI_APPS_CLK_FVAL                                 0xc4
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP2_QUP5_I2C_APPS_CLK_FVAL                                 0xc5
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP2_UART5_APPS_CLK_FVAL                                    0xc6
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP2_UART5_SIM_CLK_FVAL                                     0xc8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP2_QUP6_SPI_APPS_CLK_FVAL                                 0xc9
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP2_QUP6_I2C_APPS_CLK_FVAL                                 0xca
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP2_UART6_APPS_CLK_FVAL                                    0xcb
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BLSP2_UART6_SIM_CLK_FVAL                                     0xcc
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PERIPH_XPU_AHB_CLK_FVAL                                      0xd0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PERIPH_NOC_MPU_CFG_AHB_CLK_FVAL                              0xd1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PDM_AHB_CLK_FVAL                                             0xd8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PDM_XO4_CLK_FVAL                                             0xd9
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PDM2_CLK_FVAL                                                0xda
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PRNG_AHB_CLK_FVAL                                            0xe0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BAM_DMA_AHB_CLK_FVAL                                         0xe8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BAM_DMA_INACTIVITY_TIMERS_CLK_FVAL                           0xe9
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_TSIF_AHB_CLK_FVAL                                            0xf0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_TSIF_REF_CLK_FVAL                                            0xf1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_TSIF_INACTIVITY_TIMERS_CLK_FVAL                              0xf2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_TCSR_AHB_CLK_FVAL                                            0xf8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BOOT_ROM_AHB_CLK_FVAL                                       0x100
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MSG_RAM_AHB_CLK_FVAL                                        0x108
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_TLMM_AHB_CLK_FVAL                                           0x110
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_TLMM_CLK_FVAL                                               0x111
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_MPM_AHB_CLK_FVAL                                            0x118
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RPM_PROC_FCLK_FVAL                                          0x120
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RPM_PROC_HCLK_FVAL                                          0x121
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RPM_BUS_AHB_CLK_FVAL                                        0x122
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RPM_SLEEP_CLK_FVAL                                          0x123
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RPM_TIMER_CLK_FVAL                                          0x124
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SEC_CTRL_ACC_CLK_FVAL                                       0x128
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SEC_CTRL_AHB_CLK_FVAL                                       0x129
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SEC_CTRL_CLK_FVAL                                           0x12a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SEC_CTRL_SENSE_CLK_FVAL                                     0x12b
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SEC_CTRL_BOOT_ROM_PATCH_CLK_FVAL                            0x12c
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPMI_SER_CLK_FVAL                                           0x130
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPMI_CNOC_AHB_CLK_FVAL                                      0x131
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPMI_AHB_CLK_FVAL                                           0x132
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPDM_CFG_AHB_CLK_FVAL                                       0x138
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPDM_MSTR_AHB_CLK_FVAL                                      0x139
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPDM_FF_CLK_FVAL                                            0x13a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPDM_BIMC_CY_CLK_FVAL                                       0x13b
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPDM_SNOC_CY_CLK_FVAL                                       0x13c
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPDM_PNOC_CY_CLK_FVAL                                       0x13d
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SPDM_RPM_CY_CLK_FVAL                                        0x13e
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CE1_CLK_FVAL                                                0x140
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CE1_AXI_CLK_FVAL                                            0x141
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CE1_AHB_CLK_FVAL                                            0x142
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CE2_CLK_FVAL                                                0x148
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CE2_AXI_CLK_FVAL                                            0x149
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CE2_AHB_CLK_FVAL                                            0x14a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_AHB_CLK_FVAL                                                0x150
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_XO_CLK_FVAL                                                 0x151
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_XO_DIV4_CLK_FVAL                                            0x152
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_IM_SLEEP_CLK_FVAL                                           0x153
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_XO_CLK_FVAL                                            0x158
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_CFG_AHB_CLK_FVAL                                       0x159
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_SLEEP_CLK_FVAL                                         0x15a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_SYSNOC_AXI_CLK_FVAL                                    0x15b
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_CLK_FVAL                                               0x15c
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_KPSS_AXI_CLK_FVAL                                      0x15d
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_DDR_DIM_CFG_CLK_FVAL                                        0x160
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_DDR_CPLL0_CLK_FVAL                                     0x161
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_BIMC_DDR_CPLL1_CLK_FVAL                                     0x162
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_DDR_DIM_SLEEP_CLK_FVAL                                      0x163
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_LPASS_Q6_AXI_CLK_FVAL                                       0x168
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_LPASS_GCC_DBG_CLK_FVAL                                          0x169
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_KPSS_AHB_CLK_FVAL                                           0x170
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_KPSS_AXI_CLK_FVAL                                           0x171
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_KPSS_GCC_DBG_CLK_FVAL                                           0x172
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SNOC_BUS_TIMEOUT0_AHB_CLK_FVAL                              0x178
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_SNOC_BUS_TIMEOUT2_AHB_CLK_FVAL                              0x179
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PNOC_BUS_TIMEOUT0_AHB_CLK_FVAL                              0x17a
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PNOC_BUS_TIMEOUT1_AHB_CLK_FVAL                              0x17b
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PNOC_BUS_TIMEOUT2_AHB_CLK_FVAL                              0x17c
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PNOC_BUS_TIMEOUT3_AHB_CLK_FVAL                              0x17d
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_PNOC_BUS_TIMEOUT4_AHB_CLK_FVAL                              0x17e
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CNOC_BUS_TIMEOUT0_AHB_CLK_FVAL                              0x17f
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CNOC_BUS_TIMEOUT1_AHB_CLK_FVAL                              0x180
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CNOC_BUS_TIMEOUT2_AHB_CLK_FVAL                              0x181
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CNOC_BUS_TIMEOUT3_AHB_CLK_FVAL                              0x182
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CNOC_BUS_TIMEOUT4_AHB_CLK_FVAL                              0x183
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CNOC_BUS_TIMEOUT5_AHB_CLK_FVAL                              0x184
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_CNOC_BUS_TIMEOUT6_AHB_CLK_FVAL                              0x185
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_DEHR_CLK_FVAL                                               0x188
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RBCPR_CLK_FVAL                                              0x190
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GCC_RBCPR_AHB_CLK_FVAL                                          0x191
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_WCSS_GCC_DBG_CLK_FVAL                                           0x198
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_USB2_PHY_GCC_ATEST_ULPI_0_CLK_FVAL                              0x1a0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_USB2_PHY_GCC_ATEST_ULPI_1_CLK_FVAL                              0x1a8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_USB3_PHY_WRAPPER_GCC_USB3_PIPE_CLK_FVAL                         0x1b0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_USB2_PHY_WRAPPER_GCC_USB30_UTMI_CLK_FVAL                        0x1b8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GPLL0_DTEST_FVAL                                                0x1c0
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GPLL0_LOCK_DET_FVAL                                             0x1c1
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GPLL1_DTEST_FVAL                                                0x1c2
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GPLL1_LOCK_DET_FVAL                                             0x1c3
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GPLL2_DTEST_FVAL                                                0x1c4
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GPLL2_LOCK_DET_FVAL                                             0x1c5
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GPLL3_DTEST_FVAL                                                0x1c6
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_GPLL3_LOCK_DET_FVAL                                             0x1c7
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_MPM_GCC_TEMP_SENSOR_RINGOSC_CLK_FVAL                            0x1c8
#define HWIO_GCC_GCC_DEBUG_CLK_CTL_MUX_SEL_KPSS_GCC_RINGOSC_CLK_FVAL                                       0x1d0

#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001884)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_PHYS                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001884)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_OFFS                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001884)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_RMSK                                                             0x1fffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_IN          \
        in_dword_masked(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR, HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_RMSK)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR, m)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_OUT(v)      \
        out_dword(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR,v)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_ADDR,m,v,HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_IN)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_CNT_EN_BMSK                                                      0x100000
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_CNT_EN_SHFT                                                          0x14
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_CNT_EN_DISABLE_FVAL                                                   0x0
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_CNT_EN_ENABLE_FVAL                                                    0x1
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_XO_DIV4_TERM_CNT_BMSK                                             0xfffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_CTL_XO_DIV4_TERM_CNT_SHFT                                                 0x0

#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_ADDR                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001888)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_PHYS                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001888)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_OFFS                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001888)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_RMSK                                                         0x3ffffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_IN          \
        in_dword_masked(HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_ADDR, HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_RMSK)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_INM(m)      \
        in_dword_masked(HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_ADDR, m)
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_XO_DIV4_CNT_DONE_BMSK                                        0x2000000
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_XO_DIV4_CNT_DONE_SHFT                                             0x19
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_MEASURE_CNT_BMSK                                             0x1ffffff
#define HWIO_GCC_CLOCK_FRQ_MEASURE_STATUS_MEASURE_CNT_SHFT                                                   0x0

#define HWIO_GCC_PLLTEST_PAD_CFG_ADDR                                                                 (GCC_CLK_CTL_REG_REG_BASE      + 0x0000188c)
#define HWIO_GCC_PLLTEST_PAD_CFG_PHYS                                                                 (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000188c)
#define HWIO_GCC_PLLTEST_PAD_CFG_OFFS                                                                 (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000188c)
#define HWIO_GCC_PLLTEST_PAD_CFG_RMSK                                                                    0xf3f1f
#define HWIO_GCC_PLLTEST_PAD_CFG_IN          \
        in_dword_masked(HWIO_GCC_PLLTEST_PAD_CFG_ADDR, HWIO_GCC_PLLTEST_PAD_CFG_RMSK)
#define HWIO_GCC_PLLTEST_PAD_CFG_INM(m)      \
        in_dword_masked(HWIO_GCC_PLLTEST_PAD_CFG_ADDR, m)
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT(v)      \
        out_dword(HWIO_GCC_PLLTEST_PAD_CFG_ADDR,v)
#define HWIO_GCC_PLLTEST_PAD_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_PLLTEST_PAD_CFG_ADDR,m,v,HWIO_GCC_PLLTEST_PAD_CFG_IN)
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_BMSK                                                        0xc0000
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_SHFT                                                           0x12
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_NONE_FVAL                                                       0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_PULLDOWN_FVAL                                                   0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_KEEP_FVAL                                                       0x2
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_N_PULLUP_FVAL                                                     0x3
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_BMSK                                                        0x30000
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_SHFT                                                           0x10
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_NONE_FVAL                                                       0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_PULLDOWN_FVAL                                                   0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_KEEP_FVAL                                                       0x2
#define HWIO_GCC_PLLTEST_PAD_CFG_PLL_INPUT_P_PULLUP_FVAL                                                     0x3
#define HWIO_GCC_PLLTEST_PAD_CFG_RT_EN_BMSK                                                               0x2000
#define HWIO_GCC_PLLTEST_PAD_CFG_RT_EN_SHFT                                                                  0xd
#define HWIO_GCC_PLLTEST_PAD_CFG_RT_EN_DISABLE_FVAL                                                          0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_RT_EN_ENABLE_FVAL                                                           0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_OE_BMSK                                                             0x1000
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_OE_SHFT                                                                0xc
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_OE_DISABLE_FVAL                                                        0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_OE_ENABLE_FVAL                                                         0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_N_BMSK                                                            0x800
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_N_SHFT                                                              0xb
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_N_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_N_ENABLE_FVAL                                                       0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_P_BMSK                                                            0x400
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_P_SHFT                                                              0xa
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_P_DISABLE_FVAL                                                      0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_IE_P_ENABLE_FVAL                                                       0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_BMSK                                                           0x300
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_SHFT                                                             0x8
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_DRIVE_150MV_FVAL                                                 0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_DRIVE_200MV_FVAL                                                 0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_DRIVE_250MV_FVAL                                                 0x2
#define HWIO_GCC_PLLTEST_PAD_CFG_CORE_DRIVE_DRIVE_300MV_FVAL                                                 0x3
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_BMSK                                                               0x1f
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_SHFT                                                                0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_GCC_DEBUG_CLK_FVAL                                                  0x0
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_GPLL0_LV_TEST_FVAL                                                  0x1
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_GPLL1_LV_TEST_FVAL                                                  0x2
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_GPLL2_LV_TEST_FVAL                                                  0x3
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_GPLL3_LV_TEST_FVAL                                                  0x4
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_MMSS_GCC_PLL0_TEST_CLK_FVAL                                         0x5
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_MMSS_GCC_PLL1_TEST_CLK_FVAL                                         0x6
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_MMSS_GCC_PLL2_TEST_CLK_FVAL                                         0x7
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_MMSS_GCC_PLL3_TEST_CLK_FVAL                                         0x8
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_LPASS_GCC_PLL0_TEST_CLK_FVAL                                        0x9
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_LPASS_GCC_PLL1_TEST_CLK_FVAL                                        0xa
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_WCSS_GCC_PLL_TEST_CLK_FVAL                                          0xb
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_MSS_GCC_PLL0_TEST_CLK_FVAL                                          0xc
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_MSS_GCC_PLL1_TEST_CLK_FVAL                                          0xd
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_MSS_GCC_PLL2_TEST_CLK_FVAL                                          0xe
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_KPSS_GCC_PLL_TEST_CLK_FVAL                                          0xf
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_EBI1_DIM_GCC_CH0_CA_JCPLL_TEST_CLK_FVAL                            0x10
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_EBI1_DIM_GCC_CH0_D0_JCPLL_TEST_CLK_FVAL                            0x11
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_EBI1_DIM_GCC_CH0_D1_JCPLL_TEST_CLK_FVAL                            0x12
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_EBI1_DIM_GCC_CH0_D2_JCPLL_TEST_CLK_FVAL                            0x13
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_EBI1_DIM_GCC_CH0_D3_JCPLL_TEST_CLK_FVAL                            0x14
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_EBI1_DIM_GCC_CH1_CA_JCPLL_TEST_CLK_FVAL                            0x15
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_EBI1_DIM_GCC_CH1_D0_JCPLL_TEST_CLK_FVAL                            0x16
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_EBI1_DIM_GCC_CH1_D1_JCPLL_TEST_CLK_FVAL                            0x17
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_EBI1_DIM_GCC_CH1_D2_JCPLL_TEST_CLK_FVAL                            0x18
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_EBI1_DIM_GCC_CH1_D3_JCPLL_TEST_CLK_FVAL                            0x19
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_KPSS_GCC_APC0_SYSLDONMOOUT_FVAL                                    0x1a
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_KPSS_GCC_APC1_SYSLDONMOOUT_FVAL                                    0x1b
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_KPSS_GCC_APC2_SYSLDONMOOUT_FVAL                                    0x1c
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_KPSS_GCC_APC3_SYSLDONMOOUT_FVAL                                    0x1d
#define HWIO_GCC_PLLTEST_PAD_CFG_OUT_SEL_LDO001_GCC_CLKOUT_FVAL                                             0x1e

#define HWIO_GCC_JITTER_PROBE_CFG_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00001890)
#define HWIO_GCC_JITTER_PROBE_CFG_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001890)
#define HWIO_GCC_JITTER_PROBE_CFG_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001890)
#define HWIO_GCC_JITTER_PROBE_CFG_RMSK                                                                     0x1ff
#define HWIO_GCC_JITTER_PROBE_CFG_IN          \
        in_dword_masked(HWIO_GCC_JITTER_PROBE_CFG_ADDR, HWIO_GCC_JITTER_PROBE_CFG_RMSK)
#define HWIO_GCC_JITTER_PROBE_CFG_INM(m)      \
        in_dword_masked(HWIO_GCC_JITTER_PROBE_CFG_ADDR, m)
#define HWIO_GCC_JITTER_PROBE_CFG_OUT(v)      \
        out_dword(HWIO_GCC_JITTER_PROBE_CFG_ADDR,v)
#define HWIO_GCC_JITTER_PROBE_CFG_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_JITTER_PROBE_CFG_ADDR,m,v,HWIO_GCC_JITTER_PROBE_CFG_IN)
#define HWIO_GCC_JITTER_PROBE_CFG_JITTER_PROBE_EN_BMSK                                                     0x100
#define HWIO_GCC_JITTER_PROBE_CFG_JITTER_PROBE_EN_SHFT                                                       0x8
#define HWIO_GCC_JITTER_PROBE_CFG_JITTER_PROBE_EN_DISABLE_FVAL                                               0x0
#define HWIO_GCC_JITTER_PROBE_CFG_JITTER_PROBE_EN_ENABLE_FVAL                                                0x1
#define HWIO_GCC_JITTER_PROBE_CFG_INIT_COUNTER_BMSK                                                         0xff
#define HWIO_GCC_JITTER_PROBE_CFG_INIT_COUNTER_SHFT                                                          0x0

#define HWIO_GCC_JITTER_PROBE_VAL_ADDR                                                                (GCC_CLK_CTL_REG_REG_BASE      + 0x00001894)
#define HWIO_GCC_JITTER_PROBE_VAL_PHYS                                                                (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001894)
#define HWIO_GCC_JITTER_PROBE_VAL_OFFS                                                                (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001894)
#define HWIO_GCC_JITTER_PROBE_VAL_RMSK                                                                      0xff
#define HWIO_GCC_JITTER_PROBE_VAL_IN          \
        in_dword_masked(HWIO_GCC_JITTER_PROBE_VAL_ADDR, HWIO_GCC_JITTER_PROBE_VAL_RMSK)
#define HWIO_GCC_JITTER_PROBE_VAL_INM(m)      \
        in_dword_masked(HWIO_GCC_JITTER_PROBE_VAL_ADDR, m)
#define HWIO_GCC_JITTER_PROBE_VAL_COUNT_VALUE_BMSK                                                          0xff
#define HWIO_GCC_JITTER_PROBE_VAL_COUNT_VALUE_SHFT                                                           0x0

#define HWIO_GCC_GP1_CBCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001900)
#define HWIO_GCC_GP1_CBCR_PHYS                                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001900)
#define HWIO_GCC_GP1_CBCR_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001900)
#define HWIO_GCC_GP1_CBCR_RMSK                                                                        0x80000001
#define HWIO_GCC_GP1_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GP1_CBCR_ADDR, HWIO_GCC_GP1_CBCR_RMSK)
#define HWIO_GCC_GP1_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_CBCR_ADDR, m)
#define HWIO_GCC_GP1_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GP1_CBCR_ADDR,v)
#define HWIO_GCC_GP1_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_CBCR_ADDR,m,v,HWIO_GCC_GP1_CBCR_IN)
#define HWIO_GCC_GP1_CBCR_CLK_OFF_BMSK                                                                0x80000000
#define HWIO_GCC_GP1_CBCR_CLK_OFF_SHFT                                                                      0x1f
#define HWIO_GCC_GP1_CBCR_CLK_ENABLE_BMSK                                                                    0x1
#define HWIO_GCC_GP1_CBCR_CLK_ENABLE_SHFT                                                                    0x0
#define HWIO_GCC_GP1_CBCR_CLK_ENABLE_DISABLE_FVAL                                                            0x0
#define HWIO_GCC_GP1_CBCR_CLK_ENABLE_ENABLE_FVAL                                                             0x1

#define HWIO_GCC_GP1_CMD_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001904)
#define HWIO_GCC_GP1_CMD_RCGR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001904)
#define HWIO_GCC_GP1_CMD_RCGR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001904)
#define HWIO_GCC_GP1_CMD_RCGR_RMSK                                                                    0x800000f3
#define HWIO_GCC_GP1_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP1_CMD_RCGR_ADDR, HWIO_GCC_GP1_CMD_RCGR_RMSK)
#define HWIO_GCC_GP1_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GP1_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP1_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GP1_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_CMD_RCGR_ADDR,m,v,HWIO_GCC_GP1_CMD_RCGR_IN)
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_D_BMSK                                                                  0x80
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_D_SHFT                                                                   0x7
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_M_BMSK                                                                  0x40
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_M_SHFT                                                                   0x6
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_N_BMSK                                                                  0x20
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_N_SHFT                                                                   0x5
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                           0x10
#define HWIO_GCC_GP1_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                            0x4
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_EN_BMSK                                                                   0x2
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_EN_SHFT                                                                   0x1
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                           0x0
#define HWIO_GCC_GP1_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                            0x1
#define HWIO_GCC_GP1_CMD_RCGR_UPDATE_BMSK                                                                    0x1
#define HWIO_GCC_GP1_CMD_RCGR_UPDATE_SHFT                                                                    0x0
#define HWIO_GCC_GP1_CMD_RCGR_UPDATE_DISABLE_FVAL                                                            0x0
#define HWIO_GCC_GP1_CMD_RCGR_UPDATE_ENABLE_FVAL                                                             0x1

#define HWIO_GCC_GP1_CFG_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001908)
#define HWIO_GCC_GP1_CFG_RCGR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001908)
#define HWIO_GCC_GP1_CFG_RCGR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001908)
#define HWIO_GCC_GP1_CFG_RCGR_RMSK                                                                        0x371f
#define HWIO_GCC_GP1_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP1_CFG_RCGR_ADDR, HWIO_GCC_GP1_CFG_RCGR_RMSK)
#define HWIO_GCC_GP1_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GP1_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP1_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GP1_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_CFG_RCGR_ADDR,m,v,HWIO_GCC_GP1_CFG_RCGR_IN)
#define HWIO_GCC_GP1_CFG_RCGR_MODE_BMSK                                                                   0x3000
#define HWIO_GCC_GP1_CFG_RCGR_MODE_SHFT                                                                      0xc
#define HWIO_GCC_GP1_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                                          0x0
#define HWIO_GCC_GP1_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                                            0x1
#define HWIO_GCC_GP1_CFG_RCGR_MODE_SWALLOW_FVAL                                                              0x2
#define HWIO_GCC_GP1_CFG_RCGR_MODE_BYPASS_FVAL                                                               0x3
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_BMSK                                                                 0x700
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SHFT                                                                   0x8
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                              0x0
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                              0x1
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                              0x2
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                              0x3
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                              0x4
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                              0x5
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                              0x6
#define HWIO_GCC_GP1_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                              0x7
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_BMSK                                                                  0x1f
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_SHFT                                                                   0x0
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                            0x0
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                              0x1
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                            0x2
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                              0x3
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                            0x4
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                              0x5
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                            0x6
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                              0x7
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                            0x8
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                              0x9
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                            0xa
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                              0xb
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                            0xc
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                              0xd
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                            0xe
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                              0xf
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                           0x10
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                             0x11
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                           0x12
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                            0x13
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                          0x14
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                            0x15
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                          0x16
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                            0x17
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                          0x18
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                            0x19
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                          0x1a
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                            0x1b
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                          0x1c
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                            0x1d
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                          0x1e
#define HWIO_GCC_GP1_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                            0x1f

#define HWIO_GCC_GP1_M_ADDR                                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000190c)
#define HWIO_GCC_GP1_M_PHYS                                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000190c)
#define HWIO_GCC_GP1_M_OFFS                                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000190c)
#define HWIO_GCC_GP1_M_RMSK                                                                                 0xff
#define HWIO_GCC_GP1_M_IN          \
        in_dword_masked(HWIO_GCC_GP1_M_ADDR, HWIO_GCC_GP1_M_RMSK)
#define HWIO_GCC_GP1_M_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_M_ADDR, m)
#define HWIO_GCC_GP1_M_OUT(v)      \
        out_dword(HWIO_GCC_GP1_M_ADDR,v)
#define HWIO_GCC_GP1_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_M_ADDR,m,v,HWIO_GCC_GP1_M_IN)
#define HWIO_GCC_GP1_M_M_BMSK                                                                               0xff
#define HWIO_GCC_GP1_M_M_SHFT                                                                                0x0

#define HWIO_GCC_GP1_N_ADDR                                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001910)
#define HWIO_GCC_GP1_N_PHYS                                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001910)
#define HWIO_GCC_GP1_N_OFFS                                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001910)
#define HWIO_GCC_GP1_N_RMSK                                                                                 0xff
#define HWIO_GCC_GP1_N_IN          \
        in_dword_masked(HWIO_GCC_GP1_N_ADDR, HWIO_GCC_GP1_N_RMSK)
#define HWIO_GCC_GP1_N_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_N_ADDR, m)
#define HWIO_GCC_GP1_N_OUT(v)      \
        out_dword(HWIO_GCC_GP1_N_ADDR,v)
#define HWIO_GCC_GP1_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_N_ADDR,m,v,HWIO_GCC_GP1_N_IN)
#define HWIO_GCC_GP1_N_N_BMSK                                                                               0xff
#define HWIO_GCC_GP1_N_N_SHFT                                                                                0x0

#define HWIO_GCC_GP1_D_ADDR                                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001914)
#define HWIO_GCC_GP1_D_PHYS                                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001914)
#define HWIO_GCC_GP1_D_OFFS                                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001914)
#define HWIO_GCC_GP1_D_RMSK                                                                                 0xff
#define HWIO_GCC_GP1_D_IN          \
        in_dword_masked(HWIO_GCC_GP1_D_ADDR, HWIO_GCC_GP1_D_RMSK)
#define HWIO_GCC_GP1_D_INM(m)      \
        in_dword_masked(HWIO_GCC_GP1_D_ADDR, m)
#define HWIO_GCC_GP1_D_OUT(v)      \
        out_dword(HWIO_GCC_GP1_D_ADDR,v)
#define HWIO_GCC_GP1_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP1_D_ADDR,m,v,HWIO_GCC_GP1_D_IN)
#define HWIO_GCC_GP1_D_D_BMSK                                                                               0xff
#define HWIO_GCC_GP1_D_D_SHFT                                                                                0x0

#define HWIO_GCC_GP2_CBCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001940)
#define HWIO_GCC_GP2_CBCR_PHYS                                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001940)
#define HWIO_GCC_GP2_CBCR_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001940)
#define HWIO_GCC_GP2_CBCR_RMSK                                                                        0x80000001
#define HWIO_GCC_GP2_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GP2_CBCR_ADDR, HWIO_GCC_GP2_CBCR_RMSK)
#define HWIO_GCC_GP2_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_CBCR_ADDR, m)
#define HWIO_GCC_GP2_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GP2_CBCR_ADDR,v)
#define HWIO_GCC_GP2_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_CBCR_ADDR,m,v,HWIO_GCC_GP2_CBCR_IN)
#define HWIO_GCC_GP2_CBCR_CLK_OFF_BMSK                                                                0x80000000
#define HWIO_GCC_GP2_CBCR_CLK_OFF_SHFT                                                                      0x1f
#define HWIO_GCC_GP2_CBCR_CLK_ENABLE_BMSK                                                                    0x1
#define HWIO_GCC_GP2_CBCR_CLK_ENABLE_SHFT                                                                    0x0
#define HWIO_GCC_GP2_CBCR_CLK_ENABLE_DISABLE_FVAL                                                            0x0
#define HWIO_GCC_GP2_CBCR_CLK_ENABLE_ENABLE_FVAL                                                             0x1

#define HWIO_GCC_GP2_CMD_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001944)
#define HWIO_GCC_GP2_CMD_RCGR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001944)
#define HWIO_GCC_GP2_CMD_RCGR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001944)
#define HWIO_GCC_GP2_CMD_RCGR_RMSK                                                                    0x800000f3
#define HWIO_GCC_GP2_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP2_CMD_RCGR_ADDR, HWIO_GCC_GP2_CMD_RCGR_RMSK)
#define HWIO_GCC_GP2_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GP2_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP2_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GP2_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_CMD_RCGR_ADDR,m,v,HWIO_GCC_GP2_CMD_RCGR_IN)
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_D_BMSK                                                                  0x80
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_D_SHFT                                                                   0x7
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_M_BMSK                                                                  0x40
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_M_SHFT                                                                   0x6
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_N_BMSK                                                                  0x20
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_N_SHFT                                                                   0x5
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                           0x10
#define HWIO_GCC_GP2_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                            0x4
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_EN_BMSK                                                                   0x2
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_EN_SHFT                                                                   0x1
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                           0x0
#define HWIO_GCC_GP2_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                            0x1
#define HWIO_GCC_GP2_CMD_RCGR_UPDATE_BMSK                                                                    0x1
#define HWIO_GCC_GP2_CMD_RCGR_UPDATE_SHFT                                                                    0x0
#define HWIO_GCC_GP2_CMD_RCGR_UPDATE_DISABLE_FVAL                                                            0x0
#define HWIO_GCC_GP2_CMD_RCGR_UPDATE_ENABLE_FVAL                                                             0x1

#define HWIO_GCC_GP2_CFG_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001948)
#define HWIO_GCC_GP2_CFG_RCGR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001948)
#define HWIO_GCC_GP2_CFG_RCGR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001948)
#define HWIO_GCC_GP2_CFG_RCGR_RMSK                                                                        0x371f
#define HWIO_GCC_GP2_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP2_CFG_RCGR_ADDR, HWIO_GCC_GP2_CFG_RCGR_RMSK)
#define HWIO_GCC_GP2_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GP2_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP2_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GP2_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_CFG_RCGR_ADDR,m,v,HWIO_GCC_GP2_CFG_RCGR_IN)
#define HWIO_GCC_GP2_CFG_RCGR_MODE_BMSK                                                                   0x3000
#define HWIO_GCC_GP2_CFG_RCGR_MODE_SHFT                                                                      0xc
#define HWIO_GCC_GP2_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                                          0x0
#define HWIO_GCC_GP2_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                                            0x1
#define HWIO_GCC_GP2_CFG_RCGR_MODE_SWALLOW_FVAL                                                              0x2
#define HWIO_GCC_GP2_CFG_RCGR_MODE_BYPASS_FVAL                                                               0x3
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_BMSK                                                                 0x700
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SHFT                                                                   0x8
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                              0x0
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                              0x1
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                              0x2
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                              0x3
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                              0x4
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                              0x5
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                              0x6
#define HWIO_GCC_GP2_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                              0x7
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_BMSK                                                                  0x1f
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_SHFT                                                                   0x0
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                            0x0
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                              0x1
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                            0x2
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                              0x3
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                            0x4
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                              0x5
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                            0x6
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                              0x7
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                            0x8
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                              0x9
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                            0xa
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                              0xb
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                            0xc
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                              0xd
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                            0xe
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                              0xf
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                           0x10
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                             0x11
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                           0x12
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                            0x13
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                          0x14
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                            0x15
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                          0x16
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                            0x17
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                          0x18
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                            0x19
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                          0x1a
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                            0x1b
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                          0x1c
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                            0x1d
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                          0x1e
#define HWIO_GCC_GP2_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                            0x1f

#define HWIO_GCC_GP2_M_ADDR                                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000194c)
#define HWIO_GCC_GP2_M_PHYS                                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000194c)
#define HWIO_GCC_GP2_M_OFFS                                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000194c)
#define HWIO_GCC_GP2_M_RMSK                                                                                 0xff
#define HWIO_GCC_GP2_M_IN          \
        in_dword_masked(HWIO_GCC_GP2_M_ADDR, HWIO_GCC_GP2_M_RMSK)
#define HWIO_GCC_GP2_M_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_M_ADDR, m)
#define HWIO_GCC_GP2_M_OUT(v)      \
        out_dword(HWIO_GCC_GP2_M_ADDR,v)
#define HWIO_GCC_GP2_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_M_ADDR,m,v,HWIO_GCC_GP2_M_IN)
#define HWIO_GCC_GP2_M_M_BMSK                                                                               0xff
#define HWIO_GCC_GP2_M_M_SHFT                                                                                0x0

#define HWIO_GCC_GP2_N_ADDR                                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001950)
#define HWIO_GCC_GP2_N_PHYS                                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001950)
#define HWIO_GCC_GP2_N_OFFS                                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001950)
#define HWIO_GCC_GP2_N_RMSK                                                                                 0xff
#define HWIO_GCC_GP2_N_IN          \
        in_dword_masked(HWIO_GCC_GP2_N_ADDR, HWIO_GCC_GP2_N_RMSK)
#define HWIO_GCC_GP2_N_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_N_ADDR, m)
#define HWIO_GCC_GP2_N_OUT(v)      \
        out_dword(HWIO_GCC_GP2_N_ADDR,v)
#define HWIO_GCC_GP2_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_N_ADDR,m,v,HWIO_GCC_GP2_N_IN)
#define HWIO_GCC_GP2_N_N_BMSK                                                                               0xff
#define HWIO_GCC_GP2_N_N_SHFT                                                                                0x0

#define HWIO_GCC_GP2_D_ADDR                                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001954)
#define HWIO_GCC_GP2_D_PHYS                                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001954)
#define HWIO_GCC_GP2_D_OFFS                                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001954)
#define HWIO_GCC_GP2_D_RMSK                                                                                 0xff
#define HWIO_GCC_GP2_D_IN          \
        in_dword_masked(HWIO_GCC_GP2_D_ADDR, HWIO_GCC_GP2_D_RMSK)
#define HWIO_GCC_GP2_D_INM(m)      \
        in_dword_masked(HWIO_GCC_GP2_D_ADDR, m)
#define HWIO_GCC_GP2_D_OUT(v)      \
        out_dword(HWIO_GCC_GP2_D_ADDR,v)
#define HWIO_GCC_GP2_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP2_D_ADDR,m,v,HWIO_GCC_GP2_D_IN)
#define HWIO_GCC_GP2_D_D_BMSK                                                                               0xff
#define HWIO_GCC_GP2_D_D_SHFT                                                                                0x0

#define HWIO_GCC_GP3_CBCR_ADDR                                                                        (GCC_CLK_CTL_REG_REG_BASE      + 0x00001980)
#define HWIO_GCC_GP3_CBCR_PHYS                                                                        (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001980)
#define HWIO_GCC_GP3_CBCR_OFFS                                                                        (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001980)
#define HWIO_GCC_GP3_CBCR_RMSK                                                                        0x80000001
#define HWIO_GCC_GP3_CBCR_IN          \
        in_dword_masked(HWIO_GCC_GP3_CBCR_ADDR, HWIO_GCC_GP3_CBCR_RMSK)
#define HWIO_GCC_GP3_CBCR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_CBCR_ADDR, m)
#define HWIO_GCC_GP3_CBCR_OUT(v)      \
        out_dword(HWIO_GCC_GP3_CBCR_ADDR,v)
#define HWIO_GCC_GP3_CBCR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_CBCR_ADDR,m,v,HWIO_GCC_GP3_CBCR_IN)
#define HWIO_GCC_GP3_CBCR_CLK_OFF_BMSK                                                                0x80000000
#define HWIO_GCC_GP3_CBCR_CLK_OFF_SHFT                                                                      0x1f
#define HWIO_GCC_GP3_CBCR_CLK_ENABLE_BMSK                                                                    0x1
#define HWIO_GCC_GP3_CBCR_CLK_ENABLE_SHFT                                                                    0x0
#define HWIO_GCC_GP3_CBCR_CLK_ENABLE_DISABLE_FVAL                                                            0x0
#define HWIO_GCC_GP3_CBCR_CLK_ENABLE_ENABLE_FVAL                                                             0x1

#define HWIO_GCC_GP3_CMD_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001984)
#define HWIO_GCC_GP3_CMD_RCGR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001984)
#define HWIO_GCC_GP3_CMD_RCGR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001984)
#define HWIO_GCC_GP3_CMD_RCGR_RMSK                                                                    0x800000f3
#define HWIO_GCC_GP3_CMD_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP3_CMD_RCGR_ADDR, HWIO_GCC_GP3_CMD_RCGR_RMSK)
#define HWIO_GCC_GP3_CMD_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_CMD_RCGR_ADDR, m)
#define HWIO_GCC_GP3_CMD_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP3_CMD_RCGR_ADDR,v)
#define HWIO_GCC_GP3_CMD_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_CMD_RCGR_ADDR,m,v,HWIO_GCC_GP3_CMD_RCGR_IN)
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_OFF_BMSK                                                           0x80000000
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_OFF_SHFT                                                                 0x1f
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_D_BMSK                                                                  0x80
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_D_SHFT                                                                   0x7
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_M_BMSK                                                                  0x40
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_M_SHFT                                                                   0x6
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_N_BMSK                                                                  0x20
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_N_SHFT                                                                   0x5
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_CFG_RCGR_BMSK                                                           0x10
#define HWIO_GCC_GP3_CMD_RCGR_DIRTY_CFG_RCGR_SHFT                                                            0x4
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_EN_BMSK                                                                   0x2
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_EN_SHFT                                                                   0x1
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_EN_DISABLE_FVAL                                                           0x0
#define HWIO_GCC_GP3_CMD_RCGR_ROOT_EN_ENABLE_FVAL                                                            0x1
#define HWIO_GCC_GP3_CMD_RCGR_UPDATE_BMSK                                                                    0x1
#define HWIO_GCC_GP3_CMD_RCGR_UPDATE_SHFT                                                                    0x0
#define HWIO_GCC_GP3_CMD_RCGR_UPDATE_DISABLE_FVAL                                                            0x0
#define HWIO_GCC_GP3_CMD_RCGR_UPDATE_ENABLE_FVAL                                                             0x1

#define HWIO_GCC_GP3_CFG_RCGR_ADDR                                                                    (GCC_CLK_CTL_REG_REG_BASE      + 0x00001988)
#define HWIO_GCC_GP3_CFG_RCGR_PHYS                                                                    (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001988)
#define HWIO_GCC_GP3_CFG_RCGR_OFFS                                                                    (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001988)
#define HWIO_GCC_GP3_CFG_RCGR_RMSK                                                                        0x371f
#define HWIO_GCC_GP3_CFG_RCGR_IN          \
        in_dword_masked(HWIO_GCC_GP3_CFG_RCGR_ADDR, HWIO_GCC_GP3_CFG_RCGR_RMSK)
#define HWIO_GCC_GP3_CFG_RCGR_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_CFG_RCGR_ADDR, m)
#define HWIO_GCC_GP3_CFG_RCGR_OUT(v)      \
        out_dword(HWIO_GCC_GP3_CFG_RCGR_ADDR,v)
#define HWIO_GCC_GP3_CFG_RCGR_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_CFG_RCGR_ADDR,m,v,HWIO_GCC_GP3_CFG_RCGR_IN)
#define HWIO_GCC_GP3_CFG_RCGR_MODE_BMSK                                                                   0x3000
#define HWIO_GCC_GP3_CFG_RCGR_MODE_SHFT                                                                      0xc
#define HWIO_GCC_GP3_CFG_RCGR_MODE_SINGLE_EDGE_FVAL                                                          0x0
#define HWIO_GCC_GP3_CFG_RCGR_MODE_DUAL_EDGE_FVAL                                                            0x1
#define HWIO_GCC_GP3_CFG_RCGR_MODE_SWALLOW_FVAL                                                              0x2
#define HWIO_GCC_GP3_CFG_RCGR_MODE_BYPASS_FVAL                                                               0x3
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_BMSK                                                                 0x700
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SHFT                                                                   0x8
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC0_FVAL                                                              0x0
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC1_FVAL                                                              0x1
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC2_FVAL                                                              0x2
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC3_FVAL                                                              0x3
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC4_FVAL                                                              0x4
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC5_FVAL                                                              0x5
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC6_FVAL                                                              0x6
#define HWIO_GCC_GP3_CFG_RCGR_SRC_SEL_SRC7_FVAL                                                              0x7
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_BMSK                                                                  0x1f
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_SHFT                                                                   0x0
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_BYPASS_FVAL                                                            0x0
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV1_FVAL                                                              0x1
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV1_5_FVAL                                                            0x2
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV2_FVAL                                                              0x3
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV2_5_FVAL                                                            0x4
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV3_FVAL                                                              0x5
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV3_5_FVAL                                                            0x6
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV4_FVAL                                                              0x7
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV4_5_FVAL                                                            0x8
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV5_FVAL                                                              0x9
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV5_5_FVAL                                                            0xa
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV6_FVAL                                                              0xb
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV6_5_FVAL                                                            0xc
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV7_FVAL                                                              0xd
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV7_5_FVAL                                                            0xe
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV8_FVAL                                                              0xf
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV8_5_FVAL                                                           0x10
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV9_FVAL                                                             0x11
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV9_5_FVAL                                                           0x12
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV10_FVAL                                                            0x13
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV10_5_FVAL                                                          0x14
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV11_FVAL                                                            0x15
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV11_5_FVAL                                                          0x16
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV12_FVAL                                                            0x17
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV12_5_FVAL                                                          0x18
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV13_FVAL                                                            0x19
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV13_5_FVAL                                                          0x1a
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV14_FVAL                                                            0x1b
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV14_5_FVAL                                                          0x1c
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV15_FVAL                                                            0x1d
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV15_5_FVAL                                                          0x1e
#define HWIO_GCC_GP3_CFG_RCGR_SRC_DIV_DIV16_FVAL                                                            0x1f

#define HWIO_GCC_GP3_M_ADDR                                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x0000198c)
#define HWIO_GCC_GP3_M_PHYS                                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x0000198c)
#define HWIO_GCC_GP3_M_OFFS                                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x0000198c)
#define HWIO_GCC_GP3_M_RMSK                                                                                 0xff
#define HWIO_GCC_GP3_M_IN          \
        in_dword_masked(HWIO_GCC_GP3_M_ADDR, HWIO_GCC_GP3_M_RMSK)
#define HWIO_GCC_GP3_M_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_M_ADDR, m)
#define HWIO_GCC_GP3_M_OUT(v)      \
        out_dword(HWIO_GCC_GP3_M_ADDR,v)
#define HWIO_GCC_GP3_M_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_M_ADDR,m,v,HWIO_GCC_GP3_M_IN)
#define HWIO_GCC_GP3_M_M_BMSK                                                                               0xff
#define HWIO_GCC_GP3_M_M_SHFT                                                                                0x0

#define HWIO_GCC_GP3_N_ADDR                                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001990)
#define HWIO_GCC_GP3_N_PHYS                                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001990)
#define HWIO_GCC_GP3_N_OFFS                                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001990)
#define HWIO_GCC_GP3_N_RMSK                                                                                 0xff
#define HWIO_GCC_GP3_N_IN          \
        in_dword_masked(HWIO_GCC_GP3_N_ADDR, HWIO_GCC_GP3_N_RMSK)
#define HWIO_GCC_GP3_N_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_N_ADDR, m)
#define HWIO_GCC_GP3_N_OUT(v)      \
        out_dword(HWIO_GCC_GP3_N_ADDR,v)
#define HWIO_GCC_GP3_N_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_N_ADDR,m,v,HWIO_GCC_GP3_N_IN)
#define HWIO_GCC_GP3_N_N_BMSK                                                                               0xff
#define HWIO_GCC_GP3_N_N_SHFT                                                                                0x0

#define HWIO_GCC_GP3_D_ADDR                                                                           (GCC_CLK_CTL_REG_REG_BASE      + 0x00001994)
#define HWIO_GCC_GP3_D_PHYS                                                                           (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001994)
#define HWIO_GCC_GP3_D_OFFS                                                                           (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001994)
#define HWIO_GCC_GP3_D_RMSK                                                                                 0xff
#define HWIO_GCC_GP3_D_IN          \
        in_dword_masked(HWIO_GCC_GP3_D_ADDR, HWIO_GCC_GP3_D_RMSK)
#define HWIO_GCC_GP3_D_INM(m)      \
        in_dword_masked(HWIO_GCC_GP3_D_ADDR, m)
#define HWIO_GCC_GP3_D_OUT(v)      \
        out_dword(HWIO_GCC_GP3_D_ADDR,v)
#define HWIO_GCC_GP3_D_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_GP3_D_ADDR,m,v,HWIO_GCC_GP3_D_IN)
#define HWIO_GCC_GP3_D_D_BMSK                                                                               0xff
#define HWIO_GCC_GP3_D_D_SHFT                                                                                0x0

#define HWIO_GCC_KPSS_BOOT_CLOCK_CTL_ADDR                                                             (GCC_CLK_CTL_REG_REG_BASE      + 0x000019c0)
#define HWIO_GCC_KPSS_BOOT_CLOCK_CTL_PHYS                                                             (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x000019c0)
#define HWIO_GCC_KPSS_BOOT_CLOCK_CTL_OFFS                                                             (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x000019c0)
#define HWIO_GCC_KPSS_BOOT_CLOCK_CTL_RMSK                                                                    0x1
#define HWIO_GCC_KPSS_BOOT_CLOCK_CTL_IN          \
        in_dword_masked(HWIO_GCC_KPSS_BOOT_CLOCK_CTL_ADDR, HWIO_GCC_KPSS_BOOT_CLOCK_CTL_RMSK)
#define HWIO_GCC_KPSS_BOOT_CLOCK_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_KPSS_BOOT_CLOCK_CTL_ADDR, m)
#define HWIO_GCC_KPSS_BOOT_CLOCK_CTL_OUT(v)      \
        out_dword(HWIO_GCC_KPSS_BOOT_CLOCK_CTL_ADDR,v)
#define HWIO_GCC_KPSS_BOOT_CLOCK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_KPSS_BOOT_CLOCK_CTL_ADDR,m,v,HWIO_GCC_KPSS_BOOT_CLOCK_CTL_IN)
#define HWIO_GCC_KPSS_BOOT_CLOCK_CTL_CLK_ENABLE_BMSK                                                         0x1
#define HWIO_GCC_KPSS_BOOT_CLOCK_CTL_CLK_ENABLE_SHFT                                                         0x0
#define HWIO_GCC_KPSS_BOOT_CLOCK_CTL_CLK_ENABLE_DISABLE_FVAL                                                 0x0
#define HWIO_GCC_KPSS_BOOT_CLOCK_CTL_CLK_ENABLE_ENABLE_FVAL                                                  0x1

#define HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR                                                              (GCC_CLK_CTL_REG_REG_BASE      + 0x00001a00)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_PHYS                                                              (GCC_CLK_CTL_REG_REG_BASE_PHYS + 0x00001a00)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_OFFS                                                              (GCC_CLK_CTL_REG_REG_BASE_OFFS + 0x00001a00)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_RMSK                                                                     0x1
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_IN          \
        in_dword_masked(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR, HWIO_GCC_USB_BOOT_CLOCK_CTL_RMSK)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_INM(m)      \
        in_dword_masked(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR, m)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_OUT(v)      \
        out_dword(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR,v)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_OUTM(m,v) \
        out_dword_masked_ns(HWIO_GCC_USB_BOOT_CLOCK_CTL_ADDR,m,v,HWIO_GCC_USB_BOOT_CLOCK_CTL_IN)
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_CLK_ENABLE_BMSK                                                          0x1
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_CLK_ENABLE_SHFT                                                          0x0
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_CLK_ENABLE_DISABLE_FVAL                                                  0x0
#define HWIO_GCC_USB_BOOT_CLOCK_CTL_CLK_ENABLE_ENABLE_FVAL                                                   0x1


#endif /* __SDCC_HWIO_8974_H__ */
