<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/impl/gwsynthesis/project.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>/home/furiosa/FPGA/mega138kpro/build/sipeed_tang_mega_138k_pro/gateware/sipeed_tang_mega_138k_pro.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.9</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138FPG676AES</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138B</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sun Oct 27 00:45:26 2024
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2023 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.85V -40C ES</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 0.95V 100C ES</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>9636</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>6328</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk50</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>clk50 </td>
</tr>
<tr>
<td>PLL/CLKOUT0.default_gen_clk</td>
<td>Generated</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td>clk50_ibuf/I</td>
<td>clk50</td>
<td>PLL/CLKOUT0 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk50</td>
<td>50.000(MHz)</td>
<td>366.384(MHz)</td>
<td>3</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>PLL/CLKOUT0.default_gen_clk</td>
<td>50.000(MHz)</td>
<td>50.019(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk50</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk50</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/CLKOUT0.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>PLL/CLKOUT0.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.008</td>
<td>VexRiscv/execute_to_memory_INSTRUCTION_11_s0/Q</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_11_s0/CE</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.084</td>
<td>19.765</td>
</tr>
<tr>
<td>2</td>
<td>0.021</td>
<td>builder_grant_s2/Q</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_15_s0/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.013</td>
<td>19.620</td>
</tr>
<tr>
<td>3</td>
<td>0.100</td>
<td>VexRiscv/execute_to_memory_INSTRUCTION_11_s0/Q</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_21_s0/CE</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.081</td>
<td>19.670</td>
</tr>
<tr>
<td>4</td>
<td>0.184</td>
<td>builder_grant_s2/Q</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_28_s0/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.028</td>
<td>19.471</td>
</tr>
<tr>
<td>5</td>
<td>0.184</td>
<td>builder_grant_s2/Q</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_29_s0/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.028</td>
<td>19.471</td>
</tr>
<tr>
<td>6</td>
<td>0.207</td>
<td>VexRiscv/execute_to_memory_INSTRUCTION_11_s0/Q</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_17_s0/CE</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.074</td>
<td>19.556</td>
</tr>
<tr>
<td>7</td>
<td>0.207</td>
<td>VexRiscv/execute_to_memory_INSTRUCTION_11_s0/Q</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_18_s0/CE</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.074</td>
<td>19.556</td>
</tr>
<tr>
<td>8</td>
<td>0.218</td>
<td>VexRiscv/execute_to_memory_INSTRUCTION_11_s0/Q</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_25_s0/CE</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.074</td>
<td>19.545</td>
</tr>
<tr>
<td>9</td>
<td>0.251</td>
<td>VexRiscv/writeBack_arbitration_isValid_s1/Q</td>
<td>VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_2_s0/CE</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.034</td>
<td>19.472</td>
</tr>
<tr>
<td>10</td>
<td>0.255</td>
<td>VexRiscv/writeBack_arbitration_isValid_s1/Q</td>
<td>VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_30_s0/CE</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.039</td>
<td>19.472</td>
</tr>
<tr>
<td>11</td>
<td>0.260</td>
<td>VexRiscv/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size_0_s0/Q</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_27_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.038</td>
<td>19.714</td>
</tr>
<tr>
<td>12</td>
<td>0.334</td>
<td>VexRiscv/execute_to_memory_INSTRUCTION_11_s0/Q</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_20_s0/CE</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.069</td>
<td>19.424</td>
</tr>
<tr>
<td>13</td>
<td>0.384</td>
<td>builder_grant_s2/Q</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_4_s0/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.019</td>
<td>19.262</td>
</tr>
<tr>
<td>14</td>
<td>0.420</td>
<td>VexRiscv/execute_to_memory_INSTRUCTION_11_s0/Q</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_3_s0/CE</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.067</td>
<td>19.336</td>
</tr>
<tr>
<td>15</td>
<td>0.482</td>
<td>VexRiscv/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size_0_s0/Q</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_12_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.043</td>
<td>19.498</td>
</tr>
<tr>
<td>16</td>
<td>0.541</td>
<td>VexRiscv/execute_to_memory_INSTRUCTION_11_s0/Q</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_10_s0/CE</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.062</td>
<td>19.210</td>
</tr>
<tr>
<td>17</td>
<td>0.551</td>
<td>VexRiscv/execute_to_memory_INSTRUCTION_11_s0/Q</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_31_s0/CE</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.074</td>
<td>19.212</td>
</tr>
<tr>
<td>18</td>
<td>0.601</td>
<td>VexRiscv/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size_0_s0/Q</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_25_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.039</td>
<td>19.375</td>
</tr>
<tr>
<td>19</td>
<td>0.711</td>
<td>VexRiscv/decode_to_execute_RS2_31_s0/Q</td>
<td>VexRiscv/memory_DivPlugin_rs2_28_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.015</td>
<td>19.240</td>
</tr>
<tr>
<td>20</td>
<td>0.761</td>
<td>VexRiscv/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size_0_s0/Q</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_19_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.047</td>
<td>19.222</td>
</tr>
<tr>
<td>21</td>
<td>0.762</td>
<td>VexRiscv/execute_to_memory_INSTRUCTION_11_s0/Q</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_19_s0/CE</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.074</td>
<td>19.001</td>
</tr>
<tr>
<td>22</td>
<td>0.770</td>
<td>builder_grant_s2/Q</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_18_s0/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.011</td>
<td>18.869</td>
</tr>
<tr>
<td>23</td>
<td>0.800</td>
<td>builder_grant_s2/Q</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_7_s0/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.013</td>
<td>18.840</td>
</tr>
<tr>
<td>24</td>
<td>0.800</td>
<td>builder_grant_s2/Q</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_8_s0/RESET</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.013</td>
<td>18.840</td>
</tr>
<tr>
<td>25</td>
<td>0.809</td>
<td>VexRiscv/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size_0_s0/Q</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_11_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>20.000</td>
<td>-0.030</td>
<td>19.157</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.019</td>
<td>storage_1_storage_1_0_0_s/DO[0]</td>
<td>storage_1_dat1_0_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>2</td>
<td>0.019</td>
<td>storage_1_storage_1_0_0_s/DO[1]</td>
<td>storage_1_dat1_1_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>3</td>
<td>0.019</td>
<td>storage_1_storage_1_0_0_s/DO[2]</td>
<td>storage_1_dat1_2_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>4</td>
<td>0.019</td>
<td>storage_1_storage_1_0_0_s/DO[3]</td>
<td>storage_1_dat1_3_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>5</td>
<td>0.019</td>
<td>storage_1_storage_1_0_1_s/DO[0]</td>
<td>storage_1_dat1_4_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>6</td>
<td>0.019</td>
<td>storage_1_storage_1_0_1_s/DO[1]</td>
<td>storage_1_dat1_5_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>7</td>
<td>0.019</td>
<td>storage_1_storage_1_0_1_s/DO[2]</td>
<td>storage_1_dat1_6_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>8</td>
<td>0.019</td>
<td>storage_1_storage_1_0_1_s/DO[3]</td>
<td>storage_1_dat1_7_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>9</td>
<td>0.019</td>
<td>storage_storage_0_0_s/DO[0]</td>
<td>storage_dat1_0_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>10</td>
<td>0.019</td>
<td>storage_storage_0_0_s/DO[1]</td>
<td>storage_dat1_1_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>11</td>
<td>0.019</td>
<td>storage_storage_0_0_s/DO[2]</td>
<td>storage_dat1_2_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>12</td>
<td>0.019</td>
<td>storage_storage_0_0_s/DO[3]</td>
<td>storage_dat1_3_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>13</td>
<td>0.019</td>
<td>storage_storage_0_1_s/DO[0]</td>
<td>storage_dat1_4_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>14</td>
<td>0.019</td>
<td>storage_storage_0_1_s/DO[1]</td>
<td>storage_dat1_5_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>15</td>
<td>0.019</td>
<td>storage_storage_0_1_s/DO[2]</td>
<td>storage_dat1_6_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>16</td>
<td>0.019</td>
<td>storage_storage_0_1_s/DO[3]</td>
<td>storage_dat1_7_s0/D</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.450</td>
</tr>
<tr>
<td>17</td>
<td>0.181</td>
<td>VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_29_s0/Q</td>
<td>VexRiscv/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[18]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.026</td>
<td>0.404</td>
</tr>
<tr>
<td>18</td>
<td>0.199</td>
<td>VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_16_s0/Q</td>
<td>VexRiscv/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[5]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.021</td>
<td>0.427</td>
</tr>
<tr>
<td>19</td>
<td>0.211</td>
<td>VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_21_s0/Q</td>
<td>VexRiscv/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[10]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.030</td>
<td>0.430</td>
</tr>
<tr>
<td>20</td>
<td>0.236</td>
<td>main_basesoc_uart_rx_fifo_produce_3_s0/Q</td>
<td>storage_1_storage_1_0_1_s/WAD[3]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.304</td>
</tr>
<tr>
<td>21</td>
<td>0.236</td>
<td>main_basesoc_uart_rx_fifo_produce_2_s0/Q</td>
<td>storage_1_storage_1_0_1_s/WAD[2]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.304</td>
</tr>
<tr>
<td>22</td>
<td>0.236</td>
<td>main_basesoc_uart_rx_fifo_produce_1_s0/Q</td>
<td>storage_1_storage_1_0_1_s/WAD[1]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.304</td>
</tr>
<tr>
<td>23</td>
<td>0.236</td>
<td>main_basesoc_uart_rx_fifo_produce_0_s0/Q</td>
<td>storage_1_storage_1_0_1_s/WAD[0]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.304</td>
</tr>
<tr>
<td>24</td>
<td>0.236</td>
<td>main_basesoc_uart_rx_fifo_produce_3_s0/Q</td>
<td>storage_1_storage_1_0_0_s/WAD[3]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.304</td>
</tr>
<tr>
<td>25</td>
<td>0.236</td>
<td>main_basesoc_uart_rx_fifo_produce_2_s0/Q</td>
<td>storage_1_storage_1_0_0_s/WAD[2]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.304</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>7.609</td>
<td>7.859</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk50</td>
<td>main_crg_por_count_15_s2</td>
</tr>
<tr>
<td>2</td>
<td>7.609</td>
<td>7.859</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk50</td>
<td>main_crg_por_count_13_s2</td>
</tr>
<tr>
<td>3</td>
<td>7.609</td>
<td>7.859</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk50</td>
<td>main_crg_por_count_14_s2</td>
</tr>
<tr>
<td>4</td>
<td>7.613</td>
<td>7.863</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk50</td>
<td>main_crg_por_count_10_s2</td>
</tr>
<tr>
<td>5</td>
<td>7.613</td>
<td>7.863</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk50</td>
<td>main_crg_por_count_12_s2</td>
</tr>
<tr>
<td>6</td>
<td>7.613</td>
<td>7.863</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk50</td>
<td>main_crg_por_count_11_s2</td>
</tr>
<tr>
<td>7</td>
<td>7.613</td>
<td>7.863</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk50</td>
<td>main_crg_por_count_8_s2</td>
</tr>
<tr>
<td>8</td>
<td>7.613</td>
<td>7.863</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk50</td>
<td>main_crg_por_count_9_s2</td>
</tr>
<tr>
<td>9</td>
<td>7.613</td>
<td>7.863</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk50</td>
<td>main_crg_por_count_7_s2</td>
</tr>
<tr>
<td>10</td>
<td>7.614</td>
<td>7.864</td>
<td>0.250</td>
<td>Low Pulse Width</td>
<td>clk50</td>
<td>main_crg_por_count_0_s2</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.008</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.973</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.980</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/execute_to_memory_INSTRUCTION_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.208</td>
<td>2.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C93[3][A]</td>
<td>VexRiscv/execute_to_memory_INSTRUCTION_11_s0/CLK</td>
</tr>
<tr>
<td>7.590</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R51C93[3][A]</td>
<td style=" font-weight:bold;">VexRiscv/execute_to_memory_INSTRUCTION_11_s0/Q</td>
</tr>
<tr>
<td>10.873</td>
<td>3.283</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C52[2][A]</td>
<td>VexRiscv/n14918_s0/I0</td>
</tr>
<tr>
<td>11.434</td>
<td>0.561</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C52[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/n14918_s0/COUT</td>
</tr>
<tr>
<td>14.701</td>
<td>3.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C97[0][A]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s13/I1</td>
</tr>
<tr>
<td>14.990</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C97[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s13/F</td>
</tr>
<tr>
<td>15.696</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C102[1][B]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s10/I2</td>
</tr>
<tr>
<td>16.275</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C102[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s10/F</td>
</tr>
<tr>
<td>16.656</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C103[1][A]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s5/I2</td>
</tr>
<tr>
<td>17.164</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C103[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s5/F</td>
</tr>
<tr>
<td>17.706</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C103[2][A]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s3/I1</td>
</tr>
<tr>
<td>18.214</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R56C103[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>19.185</td>
<td>0.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C115[2][A]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_inc_s4/I0</td>
</tr>
<tr>
<td>19.474</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C115[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/IBusCachedPlugin_fetchPc_inc_s4/F</td>
</tr>
<tr>
<td>19.649</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C115[0][A]</td>
<td>VexRiscv/when_Fetcher_l160_s0/I1</td>
</tr>
<tr>
<td>20.156</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R57C115[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/when_Fetcher_l160_s0/F</td>
</tr>
<tr>
<td>26.973</td>
<td>6.816</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[0][B]</td>
<td style=" font-weight:bold;">VexRiscv/IBusCachedPlugin_fetchPc_pcReg_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.291</td>
<td>2.735</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C77[0][B]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_11_s0/CLK</td>
</tr>
<tr>
<td>26.980</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C77[0][B]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.084</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.651, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.240, 16.393%; route: 16.142, 81.672%; tC2Q: 0.382, 1.935%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.735, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.848</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.869</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_grant_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.228</td>
<td>2.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C124[0][A]</td>
<td>builder_grant_s2/CLK</td>
</tr>
<tr>
<td>7.611</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R60C124[0][A]</td>
<td style=" font-weight:bold;">builder_grant_s2/Q</td>
</tr>
<tr>
<td>11.288</td>
<td>3.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C59[0][B]</td>
<td>builder_slave_sel_2_s5/I1</td>
</tr>
<tr>
<td>11.856</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C59[0][B]</td>
<td style=" background: #97FFFF;">builder_slave_sel_2_s5/F</td>
</tr>
<tr>
<td>12.767</td>
<td>0.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C73[3][B]</td>
<td>builder_slave_sel_2_s2/I1</td>
</tr>
<tr>
<td>13.223</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R56C73[3][B]</td>
<td style=" background: #97FFFF;">builder_slave_sel_2_s2/F</td>
</tr>
<tr>
<td>16.876</td>
<td>3.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C120[1][B]</td>
<td>builder_slave_sel_2_s1/I0</td>
</tr>
<tr>
<td>17.443</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R54C120[1][B]</td>
<td style=" background: #97FFFF;">builder_slave_sel_2_s1/F</td>
</tr>
<tr>
<td>18.164</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C121[1][B]</td>
<td>main_basesoc_uart_tx_fifo_wrport_we_s2/I1</td>
</tr>
<tr>
<td>18.672</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C121[1][B]</td>
<td style=" background: #97FFFF;">main_basesoc_uart_tx_fifo_wrport_we_s2/F</td>
</tr>
<tr>
<td>19.637</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C119[0][A]</td>
<td>n3404_s1/I1</td>
</tr>
<tr>
<td>20.204</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R53C119[0][A]</td>
<td style=" background: #97FFFF;">n3404_s1/F</td>
</tr>
<tr>
<td>26.848</td>
<td>6.644</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C59[1][A]</td>
<td style=" font-weight:bold;">builder_csr_bankarray_interface2_bank_bus_dat_r_15_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.241</td>
<td>2.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C59[1][A]</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_15_s0/CLK</td>
</tr>
<tr>
<td>26.869</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R53C59[1][A]</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.672, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.666, 13.589%; route: 16.571, 84.461%; tC2Q: 0.382, 1.950%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.685, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.100</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.878</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.978</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/execute_to_memory_INSTRUCTION_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.208</td>
<td>2.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C93[3][A]</td>
<td>VexRiscv/execute_to_memory_INSTRUCTION_11_s0/CLK</td>
</tr>
<tr>
<td>7.590</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R51C93[3][A]</td>
<td style=" font-weight:bold;">VexRiscv/execute_to_memory_INSTRUCTION_11_s0/Q</td>
</tr>
<tr>
<td>10.873</td>
<td>3.283</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C52[2][A]</td>
<td>VexRiscv/n14918_s0/I0</td>
</tr>
<tr>
<td>11.434</td>
<td>0.561</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C52[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/n14918_s0/COUT</td>
</tr>
<tr>
<td>14.701</td>
<td>3.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C97[0][A]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s13/I1</td>
</tr>
<tr>
<td>14.990</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C97[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s13/F</td>
</tr>
<tr>
<td>15.696</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C102[1][B]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s10/I2</td>
</tr>
<tr>
<td>16.275</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C102[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s10/F</td>
</tr>
<tr>
<td>16.656</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C103[1][A]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s5/I2</td>
</tr>
<tr>
<td>17.164</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C103[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s5/F</td>
</tr>
<tr>
<td>17.706</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C103[2][A]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s3/I1</td>
</tr>
<tr>
<td>18.214</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R56C103[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>19.185</td>
<td>0.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C115[2][A]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_inc_s4/I0</td>
</tr>
<tr>
<td>19.474</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C115[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/IBusCachedPlugin_fetchPc_inc_s4/F</td>
</tr>
<tr>
<td>19.649</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C115[0][A]</td>
<td>VexRiscv/when_Fetcher_l160_s0/I1</td>
</tr>
<tr>
<td>20.156</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R57C115[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/when_Fetcher_l160_s0/F</td>
</tr>
<tr>
<td>26.878</td>
<td>6.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C73[1][A]</td>
<td style=" font-weight:bold;">VexRiscv/IBusCachedPlugin_fetchPc_pcReg_21_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.289</td>
<td>2.732</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C73[1][A]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_21_s0/CLK</td>
</tr>
<tr>
<td>26.978</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C73[1][A]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.081</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.651, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.240, 16.472%; route: 16.048, 81.584%; tC2Q: 0.382, 1.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.732, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_grant_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.228</td>
<td>2.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C124[0][A]</td>
<td>builder_grant_s2/CLK</td>
</tr>
<tr>
<td>7.611</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R60C124[0][A]</td>
<td style=" font-weight:bold;">builder_grant_s2/Q</td>
</tr>
<tr>
<td>11.288</td>
<td>3.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C59[0][B]</td>
<td>builder_slave_sel_2_s5/I1</td>
</tr>
<tr>
<td>11.856</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C59[0][B]</td>
<td style=" background: #97FFFF;">builder_slave_sel_2_s5/F</td>
</tr>
<tr>
<td>12.767</td>
<td>0.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C73[3][B]</td>
<td>builder_slave_sel_2_s2/I1</td>
</tr>
<tr>
<td>13.223</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R56C73[3][B]</td>
<td style=" background: #97FFFF;">builder_slave_sel_2_s2/F</td>
</tr>
<tr>
<td>16.876</td>
<td>3.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C120[1][B]</td>
<td>builder_slave_sel_2_s1/I0</td>
</tr>
<tr>
<td>17.443</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R54C120[1][B]</td>
<td style=" background: #97FFFF;">builder_slave_sel_2_s1/F</td>
</tr>
<tr>
<td>18.164</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C121[1][B]</td>
<td>main_basesoc_uart_tx_fifo_wrport_we_s2/I1</td>
</tr>
<tr>
<td>18.672</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C121[1][B]</td>
<td style=" background: #97FFFF;">main_basesoc_uart_tx_fifo_wrport_we_s2/F</td>
</tr>
<tr>
<td>19.637</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C119[0][A]</td>
<td>n3404_s1/I1</td>
</tr>
<tr>
<td>20.204</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R53C119[0][A]</td>
<td style=" background: #97FFFF;">n3404_s1/F</td>
</tr>
<tr>
<td>26.699</td>
<td>6.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C57[1][B]</td>
<td style=" font-weight:bold;">builder_csr_bankarray_interface2_bank_bus_dat_r_28_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.256</td>
<td>2.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C57[1][B]</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_28_s0/CLK</td>
</tr>
<tr>
<td>26.884</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C57[1][B]</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.672, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.666, 13.693%; route: 16.422, 84.342%; tC2Q: 0.382, 1.964%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.700, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.184</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.884</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_grant_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_29_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.228</td>
<td>2.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C124[0][A]</td>
<td>builder_grant_s2/CLK</td>
</tr>
<tr>
<td>7.611</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R60C124[0][A]</td>
<td style=" font-weight:bold;">builder_grant_s2/Q</td>
</tr>
<tr>
<td>11.288</td>
<td>3.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C59[0][B]</td>
<td>builder_slave_sel_2_s5/I1</td>
</tr>
<tr>
<td>11.856</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C59[0][B]</td>
<td style=" background: #97FFFF;">builder_slave_sel_2_s5/F</td>
</tr>
<tr>
<td>12.767</td>
<td>0.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C73[3][B]</td>
<td>builder_slave_sel_2_s2/I1</td>
</tr>
<tr>
<td>13.223</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R56C73[3][B]</td>
<td style=" background: #97FFFF;">builder_slave_sel_2_s2/F</td>
</tr>
<tr>
<td>16.876</td>
<td>3.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C120[1][B]</td>
<td>builder_slave_sel_2_s1/I0</td>
</tr>
<tr>
<td>17.443</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R54C120[1][B]</td>
<td style=" background: #97FFFF;">builder_slave_sel_2_s1/F</td>
</tr>
<tr>
<td>18.164</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C121[1][B]</td>
<td>main_basesoc_uart_tx_fifo_wrport_we_s2/I1</td>
</tr>
<tr>
<td>18.672</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C121[1][B]</td>
<td style=" background: #97FFFF;">main_basesoc_uart_tx_fifo_wrport_we_s2/F</td>
</tr>
<tr>
<td>19.637</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C119[0][A]</td>
<td>n3404_s1/I1</td>
</tr>
<tr>
<td>20.204</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R53C119[0][A]</td>
<td style=" background: #97FFFF;">n3404_s1/F</td>
</tr>
<tr>
<td>26.699</td>
<td>6.495</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C57[1][A]</td>
<td style=" font-weight:bold;">builder_csr_bankarray_interface2_bank_bus_dat_r_29_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.256</td>
<td>2.700</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C57[1][A]</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_29_s0/CLK</td>
</tr>
<tr>
<td>26.884</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C57[1][A]</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_29_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.672, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.666, 13.693%; route: 16.422, 84.342%; tC2Q: 0.382, 1.964%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.700, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/execute_to_memory_INSTRUCTION_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.208</td>
<td>2.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C93[3][A]</td>
<td>VexRiscv/execute_to_memory_INSTRUCTION_11_s0/CLK</td>
</tr>
<tr>
<td>7.590</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R51C93[3][A]</td>
<td style=" font-weight:bold;">VexRiscv/execute_to_memory_INSTRUCTION_11_s0/Q</td>
</tr>
<tr>
<td>10.873</td>
<td>3.283</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C52[2][A]</td>
<td>VexRiscv/n14918_s0/I0</td>
</tr>
<tr>
<td>11.434</td>
<td>0.561</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C52[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/n14918_s0/COUT</td>
</tr>
<tr>
<td>14.701</td>
<td>3.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C97[0][A]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s13/I1</td>
</tr>
<tr>
<td>14.990</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C97[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s13/F</td>
</tr>
<tr>
<td>15.696</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C102[1][B]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s10/I2</td>
</tr>
<tr>
<td>16.275</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C102[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s10/F</td>
</tr>
<tr>
<td>16.656</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C103[1][A]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s5/I2</td>
</tr>
<tr>
<td>17.164</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C103[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s5/F</td>
</tr>
<tr>
<td>17.706</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C103[2][A]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s3/I1</td>
</tr>
<tr>
<td>18.214</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R56C103[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>19.185</td>
<td>0.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C115[2][A]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_inc_s4/I0</td>
</tr>
<tr>
<td>19.474</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C115[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/IBusCachedPlugin_fetchPc_inc_s4/F</td>
</tr>
<tr>
<td>19.649</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C115[0][A]</td>
<td>VexRiscv/when_Fetcher_l160_s0/I1</td>
</tr>
<tr>
<td>20.156</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R57C115[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/when_Fetcher_l160_s0/F</td>
</tr>
<tr>
<td>26.764</td>
<td>6.607</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C78[0][A]</td>
<td style=" font-weight:bold;">VexRiscv/IBusCachedPlugin_fetchPc_pcReg_17_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.282</td>
<td>2.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C78[0][A]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_17_s0/CLK</td>
</tr>
<tr>
<td>26.971</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C78[0][A]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.651, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.240, 16.568%; route: 15.934, 81.477%; tC2Q: 0.382, 1.956%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.764</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/execute_to_memory_INSTRUCTION_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.208</td>
<td>2.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C93[3][A]</td>
<td>VexRiscv/execute_to_memory_INSTRUCTION_11_s0/CLK</td>
</tr>
<tr>
<td>7.590</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R51C93[3][A]</td>
<td style=" font-weight:bold;">VexRiscv/execute_to_memory_INSTRUCTION_11_s0/Q</td>
</tr>
<tr>
<td>10.873</td>
<td>3.283</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C52[2][A]</td>
<td>VexRiscv/n14918_s0/I0</td>
</tr>
<tr>
<td>11.434</td>
<td>0.561</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C52[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/n14918_s0/COUT</td>
</tr>
<tr>
<td>14.701</td>
<td>3.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C97[0][A]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s13/I1</td>
</tr>
<tr>
<td>14.990</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C97[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s13/F</td>
</tr>
<tr>
<td>15.696</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C102[1][B]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s10/I2</td>
</tr>
<tr>
<td>16.275</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C102[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s10/F</td>
</tr>
<tr>
<td>16.656</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C103[1][A]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s5/I2</td>
</tr>
<tr>
<td>17.164</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C103[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s5/F</td>
</tr>
<tr>
<td>17.706</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C103[2][A]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s3/I1</td>
</tr>
<tr>
<td>18.214</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R56C103[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>19.185</td>
<td>0.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C115[2][A]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_inc_s4/I0</td>
</tr>
<tr>
<td>19.474</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C115[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/IBusCachedPlugin_fetchPc_inc_s4/F</td>
</tr>
<tr>
<td>19.649</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C115[0][A]</td>
<td>VexRiscv/when_Fetcher_l160_s0/I1</td>
</tr>
<tr>
<td>20.156</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R57C115[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/when_Fetcher_l160_s0/F</td>
</tr>
<tr>
<td>26.764</td>
<td>6.607</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C78[0][B]</td>
<td style=" font-weight:bold;">VexRiscv/IBusCachedPlugin_fetchPc_pcReg_18_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.282</td>
<td>2.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C78[0][B]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_18_s0/CLK</td>
</tr>
<tr>
<td>26.971</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C78[0][B]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.651, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.240, 16.568%; route: 15.934, 81.477%; tC2Q: 0.382, 1.956%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.218</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.753</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/execute_to_memory_INSTRUCTION_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.208</td>
<td>2.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C93[3][A]</td>
<td>VexRiscv/execute_to_memory_INSTRUCTION_11_s0/CLK</td>
</tr>
<tr>
<td>7.590</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R51C93[3][A]</td>
<td style=" font-weight:bold;">VexRiscv/execute_to_memory_INSTRUCTION_11_s0/Q</td>
</tr>
<tr>
<td>10.873</td>
<td>3.283</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C52[2][A]</td>
<td>VexRiscv/n14918_s0/I0</td>
</tr>
<tr>
<td>11.434</td>
<td>0.561</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C52[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/n14918_s0/COUT</td>
</tr>
<tr>
<td>14.701</td>
<td>3.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C97[0][A]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s13/I1</td>
</tr>
<tr>
<td>14.990</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C97[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s13/F</td>
</tr>
<tr>
<td>15.696</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C102[1][B]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s10/I2</td>
</tr>
<tr>
<td>16.275</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C102[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s10/F</td>
</tr>
<tr>
<td>16.656</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C103[1][A]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s5/I2</td>
</tr>
<tr>
<td>17.164</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C103[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s5/F</td>
</tr>
<tr>
<td>17.706</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C103[2][A]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s3/I1</td>
</tr>
<tr>
<td>18.214</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R56C103[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>19.185</td>
<td>0.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C115[2][A]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_inc_s4/I0</td>
</tr>
<tr>
<td>19.474</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C115[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/IBusCachedPlugin_fetchPc_inc_s4/F</td>
</tr>
<tr>
<td>19.649</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C115[0][A]</td>
<td>VexRiscv/when_Fetcher_l160_s0/I1</td>
</tr>
<tr>
<td>20.156</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R57C115[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/when_Fetcher_l160_s0/F</td>
</tr>
<tr>
<td>26.753</td>
<td>6.596</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C68[1][A]</td>
<td style=" font-weight:bold;">VexRiscv/IBusCachedPlugin_fetchPc_pcReg_25_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.282</td>
<td>2.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C68[1][A]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_25_s0/CLK</td>
</tr>
<tr>
<td>26.971</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C68[1][A]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.651, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.240, 16.577%; route: 15.923, 81.466%; tC2Q: 0.382, 1.957%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.251</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.918</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/writeBack_arbitration_isValid_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.194</td>
<td>2.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C111[1][B]</td>
<td>VexRiscv/writeBack_arbitration_isValid_s1/CLK</td>
</tr>
<tr>
<td>7.577</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R54C111[1][B]</td>
<td style=" font-weight:bold;">VexRiscv/writeBack_arbitration_isValid_s1/Q</td>
</tr>
<tr>
<td>11.728</td>
<td>4.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C57[0][A]</td>
<td>VexRiscv/n19216_s3/I3</td>
</tr>
<tr>
<td>12.017</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C57[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/n19216_s3/F</td>
</tr>
<tr>
<td>12.542</td>
<td>0.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C64[2][B]</td>
<td>VexRiscv/n19216_s1/I2</td>
</tr>
<tr>
<td>13.121</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>R53C64[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/n19216_s1/F</td>
</tr>
<tr>
<td>15.262</td>
<td>2.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C96[3][B]</td>
<td>VexRiscv/decode_to_execute_PC_31_s2/I2</td>
</tr>
<tr>
<td>15.836</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>R52C96[3][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_to_execute_PC_31_s2/F</td>
</tr>
<tr>
<td>18.048</td>
<td>2.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C67[3][A]</td>
<td>VexRiscv/n24474_s0/I3</td>
</tr>
<tr>
<td>18.622</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R54C67[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/n24474_s0/F</td>
</tr>
<tr>
<td>26.667</td>
<td>8.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C111[1][B]</td>
<td style=" font-weight:bold;">VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_2_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.229</td>
<td>2.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C111[1][B]</td>
<td>VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_2_s0/CLK</td>
</tr>
<tr>
<td>26.918</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R56C111[1][B]</td>
<td>VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.638, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.015, 10.348%; route: 17.075, 87.688%; tC2Q: 0.382, 1.964%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.672, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.255</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.667</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.922</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/writeBack_arbitration_isValid_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_30_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.194</td>
<td>2.638</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C111[1][B]</td>
<td>VexRiscv/writeBack_arbitration_isValid_s1/CLK</td>
</tr>
<tr>
<td>7.577</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>50</td>
<td>R54C111[1][B]</td>
<td style=" font-weight:bold;">VexRiscv/writeBack_arbitration_isValid_s1/Q</td>
</tr>
<tr>
<td>11.728</td>
<td>4.151</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C57[0][A]</td>
<td>VexRiscv/n19216_s3/I3</td>
</tr>
<tr>
<td>12.017</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R53C57[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/n19216_s3/F</td>
</tr>
<tr>
<td>12.542</td>
<td>0.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C64[2][B]</td>
<td>VexRiscv/n19216_s1/I2</td>
</tr>
<tr>
<td>13.121</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>296</td>
<td>R53C64[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/n19216_s1/F</td>
</tr>
<tr>
<td>15.262</td>
<td>2.141</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C96[3][B]</td>
<td>VexRiscv/decode_to_execute_PC_31_s2/I2</td>
</tr>
<tr>
<td>15.836</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>174</td>
<td>R52C96[3][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_to_execute_PC_31_s2/F</td>
</tr>
<tr>
<td>18.048</td>
<td>2.213</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C67[3][A]</td>
<td>VexRiscv/n24474_s0/I3</td>
</tr>
<tr>
<td>18.622</td>
<td>0.574</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R54C67[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/n24474_s0/F</td>
</tr>
<tr>
<td>26.667</td>
<td>8.045</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C112[1][A]</td>
<td style=" font-weight:bold;">VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_30_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.233</td>
<td>2.677</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C112[1][A]</td>
<td>VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_30_s0/CLK</td>
</tr>
<tr>
<td>26.922</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C112[1][A]</td>
<td>VexRiscv/_zz_CsrPlugin_csrMapping_readDataInit_30_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.638, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.015, 10.348%; route: 17.075, 87.688%; tC2Q: 0.382, 1.964%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.677, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.260</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.915</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.176</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_27_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.202</td>
<td>2.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C113[0][B]</td>
<td>VexRiscv/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size_0_s0/CLK</td>
</tr>
<tr>
<td>7.584</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R50C113[0][B]</td>
<td style=" font-weight:bold;">VexRiscv/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size_0_s0/Q</td>
</tr>
<tr>
<td>11.717</td>
<td>4.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C65[0][A]</td>
<td>VexRiscv/n17969_s3/I3</td>
</tr>
<tr>
<td>12.005</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C65[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/n17969_s3/F</td>
</tr>
<tr>
<td>15.439</td>
<td>3.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C105[3][B]</td>
<td>builder_array_muxed0_0_s13/I1</td>
</tr>
<tr>
<td>15.895</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R56C105[3][B]</td>
<td style=" background: #97FFFF;">builder_array_muxed0_0_s13/F</td>
</tr>
<tr>
<td>16.995</td>
<td>1.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C120[3][B]</td>
<td>main_basesoc_uart_tx_fifo_wrport_we_s5/I0</td>
</tr>
<tr>
<td>17.452</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C120[3][B]</td>
<td style=" background: #97FFFF;">main_basesoc_uart_tx_fifo_wrport_we_s5/F</td>
</tr>
<tr>
<td>17.457</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C120[2][A]</td>
<td>builder_csr_bankarray_csrbank3_ev_pending_re_s2/I1</td>
</tr>
<tr>
<td>18.035</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R58C120[2][A]</td>
<td style=" background: #97FFFF;">builder_csr_bankarray_csrbank3_ev_pending_re_s2/F</td>
</tr>
<tr>
<td>25.827</td>
<td>7.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C55[2][B]</td>
<td>n3350_s6/I1</td>
</tr>
<tr>
<td>26.334</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C55[2][B]</td>
<td style=" background: #97FFFF;">n3350_s6/F</td>
</tr>
<tr>
<td>26.337</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C55[1][A]</td>
<td>n3350_s5/I2</td>
</tr>
<tr>
<td>26.915</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C55[1][A]</td>
<td style=" background: #97FFFF;">n3350_s5/F</td>
</tr>
<tr>
<td>26.915</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C55[1][A]</td>
<td style=" font-weight:bold;">builder_csr_bankarray_interface2_bank_bus_dat_r_27_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.239</td>
<td>2.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C55[1][A]</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_27_s0/CLK</td>
</tr>
<tr>
<td>27.176</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C55[1][A]</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_27_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.645, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.866, 14.539%; route: 16.465, 83.520%; tC2Q: 0.382, 1.940%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.683, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.334</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.631</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.966</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/execute_to_memory_INSTRUCTION_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.208</td>
<td>2.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C93[3][A]</td>
<td>VexRiscv/execute_to_memory_INSTRUCTION_11_s0/CLK</td>
</tr>
<tr>
<td>7.590</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R51C93[3][A]</td>
<td style=" font-weight:bold;">VexRiscv/execute_to_memory_INSTRUCTION_11_s0/Q</td>
</tr>
<tr>
<td>10.873</td>
<td>3.283</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C52[2][A]</td>
<td>VexRiscv/n14918_s0/I0</td>
</tr>
<tr>
<td>11.434</td>
<td>0.561</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C52[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/n14918_s0/COUT</td>
</tr>
<tr>
<td>14.701</td>
<td>3.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C97[0][A]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s13/I1</td>
</tr>
<tr>
<td>14.990</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C97[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s13/F</td>
</tr>
<tr>
<td>15.696</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C102[1][B]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s10/I2</td>
</tr>
<tr>
<td>16.275</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C102[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s10/F</td>
</tr>
<tr>
<td>16.656</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C103[1][A]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s5/I2</td>
</tr>
<tr>
<td>17.164</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C103[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s5/F</td>
</tr>
<tr>
<td>17.706</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C103[2][A]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s3/I1</td>
</tr>
<tr>
<td>18.214</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R56C103[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>19.185</td>
<td>0.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C115[2][A]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_inc_s4/I0</td>
</tr>
<tr>
<td>19.474</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C115[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/IBusCachedPlugin_fetchPc_inc_s4/F</td>
</tr>
<tr>
<td>19.649</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C115[0][A]</td>
<td>VexRiscv/when_Fetcher_l160_s0/I1</td>
</tr>
<tr>
<td>20.156</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R57C115[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/when_Fetcher_l160_s0/F</td>
</tr>
<tr>
<td>26.631</td>
<td>6.475</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C74[0][A]</td>
<td style=" font-weight:bold;">VexRiscv/IBusCachedPlugin_fetchPc_pcReg_20_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.277</td>
<td>2.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C74[0][A]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_20_s0/CLK</td>
</tr>
<tr>
<td>26.966</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C74[0][A]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.069</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.651, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.240, 16.681%; route: 15.801, 81.350%; tC2Q: 0.382, 1.969%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.721, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.384</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.491</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.874</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_grant_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.228</td>
<td>2.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C124[0][A]</td>
<td>builder_grant_s2/CLK</td>
</tr>
<tr>
<td>7.611</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R60C124[0][A]</td>
<td style=" font-weight:bold;">builder_grant_s2/Q</td>
</tr>
<tr>
<td>11.288</td>
<td>3.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C59[0][B]</td>
<td>builder_slave_sel_2_s5/I1</td>
</tr>
<tr>
<td>11.856</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C59[0][B]</td>
<td style=" background: #97FFFF;">builder_slave_sel_2_s5/F</td>
</tr>
<tr>
<td>12.767</td>
<td>0.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C73[3][B]</td>
<td>builder_slave_sel_2_s2/I1</td>
</tr>
<tr>
<td>13.223</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R56C73[3][B]</td>
<td style=" background: #97FFFF;">builder_slave_sel_2_s2/F</td>
</tr>
<tr>
<td>16.876</td>
<td>3.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C120[1][B]</td>
<td>builder_slave_sel_2_s1/I0</td>
</tr>
<tr>
<td>17.443</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R54C120[1][B]</td>
<td style=" background: #97FFFF;">builder_slave_sel_2_s1/F</td>
</tr>
<tr>
<td>18.164</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C121[1][B]</td>
<td>main_basesoc_uart_tx_fifo_wrport_we_s2/I1</td>
</tr>
<tr>
<td>18.672</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C121[1][B]</td>
<td style=" background: #97FFFF;">main_basesoc_uart_tx_fifo_wrport_we_s2/F</td>
</tr>
<tr>
<td>19.637</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C119[0][A]</td>
<td>n3404_s1/I1</td>
</tr>
<tr>
<td>20.204</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R53C119[0][A]</td>
<td style=" background: #97FFFF;">n3404_s1/F</td>
</tr>
<tr>
<td>26.491</td>
<td>6.286</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C60[2][A]</td>
<td style=" font-weight:bold;">builder_csr_bankarray_interface2_bank_bus_dat_r_4_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.247</td>
<td>2.691</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C60[2][A]</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_4_s0/CLK</td>
</tr>
<tr>
<td>26.874</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C60[2][A]</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.672, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.666, 13.842%; route: 16.214, 84.173%; tC2Q: 0.382, 1.986%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.691, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.420</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.964</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/execute_to_memory_INSTRUCTION_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.208</td>
<td>2.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C93[3][A]</td>
<td>VexRiscv/execute_to_memory_INSTRUCTION_11_s0/CLK</td>
</tr>
<tr>
<td>7.590</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R51C93[3][A]</td>
<td style=" font-weight:bold;">VexRiscv/execute_to_memory_INSTRUCTION_11_s0/Q</td>
</tr>
<tr>
<td>10.873</td>
<td>3.283</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C52[2][A]</td>
<td>VexRiscv/n14918_s0/I0</td>
</tr>
<tr>
<td>11.434</td>
<td>0.561</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C52[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/n14918_s0/COUT</td>
</tr>
<tr>
<td>14.701</td>
<td>3.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C97[0][A]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s13/I1</td>
</tr>
<tr>
<td>14.990</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C97[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s13/F</td>
</tr>
<tr>
<td>15.696</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C102[1][B]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s10/I2</td>
</tr>
<tr>
<td>16.275</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C102[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s10/F</td>
</tr>
<tr>
<td>16.656</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C103[1][A]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s5/I2</td>
</tr>
<tr>
<td>17.164</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C103[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s5/F</td>
</tr>
<tr>
<td>17.706</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C103[2][A]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s3/I1</td>
</tr>
<tr>
<td>18.214</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R56C103[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>19.185</td>
<td>0.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C115[2][A]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_inc_s4/I0</td>
</tr>
<tr>
<td>19.474</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C115[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/IBusCachedPlugin_fetchPc_inc_s4/F</td>
</tr>
<tr>
<td>19.649</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C115[0][A]</td>
<td>VexRiscv/when_Fetcher_l160_s0/I1</td>
</tr>
<tr>
<td>20.156</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R57C115[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/when_Fetcher_l160_s0/F</td>
</tr>
<tr>
<td>26.544</td>
<td>6.387</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C67[0][B]</td>
<td style=" font-weight:bold;">VexRiscv/IBusCachedPlugin_fetchPc_pcReg_3_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.275</td>
<td>2.719</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C67[0][B]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_3_s0/CLK</td>
</tr>
<tr>
<td>26.964</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R57C67[0][B]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.067</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.651, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.240, 16.756%; route: 15.714, 81.266%; tC2Q: 0.382, 1.978%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.719, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.482</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.699</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.181</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.202</td>
<td>2.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C113[0][B]</td>
<td>VexRiscv/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size_0_s0/CLK</td>
</tr>
<tr>
<td>7.584</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R50C113[0][B]</td>
<td style=" font-weight:bold;">VexRiscv/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size_0_s0/Q</td>
</tr>
<tr>
<td>11.717</td>
<td>4.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C65[0][A]</td>
<td>VexRiscv/n17969_s3/I3</td>
</tr>
<tr>
<td>12.005</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C65[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/n17969_s3/F</td>
</tr>
<tr>
<td>15.439</td>
<td>3.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C105[3][B]</td>
<td>builder_array_muxed0_0_s13/I1</td>
</tr>
<tr>
<td>15.895</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R56C105[3][B]</td>
<td style=" background: #97FFFF;">builder_array_muxed0_0_s13/F</td>
</tr>
<tr>
<td>16.995</td>
<td>1.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C120[3][B]</td>
<td>main_basesoc_uart_tx_fifo_wrport_we_s5/I0</td>
</tr>
<tr>
<td>17.452</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C120[3][B]</td>
<td style=" background: #97FFFF;">main_basesoc_uart_tx_fifo_wrport_we_s5/F</td>
</tr>
<tr>
<td>17.457</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C120[2][A]</td>
<td>builder_csr_bankarray_csrbank3_ev_pending_re_s2/I1</td>
</tr>
<tr>
<td>18.035</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R58C120[2][A]</td>
<td style=" background: #97FFFF;">builder_csr_bankarray_csrbank3_ev_pending_re_s2/F</td>
</tr>
<tr>
<td>25.369</td>
<td>7.334</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C57[2][A]</td>
<td>n3380_s6/I1</td>
</tr>
<tr>
<td>25.948</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C57[2][A]</td>
<td style=" background: #97FFFF;">n3380_s6/F</td>
</tr>
<tr>
<td>26.120</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C57[1][A]</td>
<td>n3380_s5/I2</td>
</tr>
<tr>
<td>26.699</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R49C57[1][A]</td>
<td style=" background: #97FFFF;">n3380_s5/F</td>
</tr>
<tr>
<td>26.699</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C57[1][A]</td>
<td style=" font-weight:bold;">builder_csr_bankarray_interface2_bank_bus_dat_r_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.244</td>
<td>2.688</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C57[1][A]</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_12_s0/CLK</td>
</tr>
<tr>
<td>27.181</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C57[1][A]</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.043</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.645, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.938, 15.066%; route: 16.178, 82.972%; tC2Q: 0.382, 1.962%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.688, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.418</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.959</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/execute_to_memory_INSTRUCTION_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.208</td>
<td>2.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C93[3][A]</td>
<td>VexRiscv/execute_to_memory_INSTRUCTION_11_s0/CLK</td>
</tr>
<tr>
<td>7.590</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R51C93[3][A]</td>
<td style=" font-weight:bold;">VexRiscv/execute_to_memory_INSTRUCTION_11_s0/Q</td>
</tr>
<tr>
<td>10.873</td>
<td>3.283</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C52[2][A]</td>
<td>VexRiscv/n14918_s0/I0</td>
</tr>
<tr>
<td>11.434</td>
<td>0.561</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C52[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/n14918_s0/COUT</td>
</tr>
<tr>
<td>14.701</td>
<td>3.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C97[0][A]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s13/I1</td>
</tr>
<tr>
<td>14.990</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C97[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s13/F</td>
</tr>
<tr>
<td>15.696</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C102[1][B]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s10/I2</td>
</tr>
<tr>
<td>16.275</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C102[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s10/F</td>
</tr>
<tr>
<td>16.656</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C103[1][A]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s5/I2</td>
</tr>
<tr>
<td>17.164</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C103[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s5/F</td>
</tr>
<tr>
<td>17.706</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C103[2][A]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s3/I1</td>
</tr>
<tr>
<td>18.214</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R56C103[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>19.185</td>
<td>0.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C115[2][A]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_inc_s4/I0</td>
</tr>
<tr>
<td>19.474</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C115[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/IBusCachedPlugin_fetchPc_inc_s4/F</td>
</tr>
<tr>
<td>19.649</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C115[0][A]</td>
<td>VexRiscv/when_Fetcher_l160_s0/I1</td>
</tr>
<tr>
<td>20.156</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R57C115[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/when_Fetcher_l160_s0/F</td>
</tr>
<tr>
<td>26.418</td>
<td>6.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C75[1][A]</td>
<td style=" font-weight:bold;">VexRiscv/IBusCachedPlugin_fetchPc_pcReg_10_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.270</td>
<td>2.714</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C75[1][A]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_10_s0/CLK</td>
</tr>
<tr>
<td>26.959</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C75[1][A]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.062</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.651, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.240, 16.866%; route: 15.587, 81.143%; tC2Q: 0.382, 1.991%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.714, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.551</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.420</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/execute_to_memory_INSTRUCTION_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_31_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.208</td>
<td>2.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C93[3][A]</td>
<td>VexRiscv/execute_to_memory_INSTRUCTION_11_s0/CLK</td>
</tr>
<tr>
<td>7.590</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R51C93[3][A]</td>
<td style=" font-weight:bold;">VexRiscv/execute_to_memory_INSTRUCTION_11_s0/Q</td>
</tr>
<tr>
<td>10.873</td>
<td>3.283</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C52[2][A]</td>
<td>VexRiscv/n14918_s0/I0</td>
</tr>
<tr>
<td>11.434</td>
<td>0.561</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C52[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/n14918_s0/COUT</td>
</tr>
<tr>
<td>14.701</td>
<td>3.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C97[0][A]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s13/I1</td>
</tr>
<tr>
<td>14.990</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C97[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s13/F</td>
</tr>
<tr>
<td>15.696</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C102[1][B]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s10/I2</td>
</tr>
<tr>
<td>16.275</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C102[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s10/F</td>
</tr>
<tr>
<td>16.656</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C103[1][A]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s5/I2</td>
</tr>
<tr>
<td>17.164</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C103[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s5/F</td>
</tr>
<tr>
<td>17.706</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C103[2][A]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s3/I1</td>
</tr>
<tr>
<td>18.214</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R56C103[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>19.185</td>
<td>0.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C115[2][A]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_inc_s4/I0</td>
</tr>
<tr>
<td>19.474</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C115[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/IBusCachedPlugin_fetchPc_inc_s4/F</td>
</tr>
<tr>
<td>19.649</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C115[0][A]</td>
<td>VexRiscv/when_Fetcher_l160_s0/I1</td>
</tr>
<tr>
<td>20.156</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R57C115[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/when_Fetcher_l160_s0/F</td>
</tr>
<tr>
<td>26.420</td>
<td>6.264</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C74[0][A]</td>
<td style=" font-weight:bold;">VexRiscv/IBusCachedPlugin_fetchPc_pcReg_31_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.282</td>
<td>2.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C74[0][A]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_31_s0/CLK</td>
</tr>
<tr>
<td>26.971</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C74[0][A]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_31_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.651, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.240, 16.864%; route: 15.590, 81.145%; tC2Q: 0.382, 1.991%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.601</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.577</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.177</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_25_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.202</td>
<td>2.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C113[0][B]</td>
<td>VexRiscv/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size_0_s0/CLK</td>
</tr>
<tr>
<td>7.584</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R50C113[0][B]</td>
<td style=" font-weight:bold;">VexRiscv/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size_0_s0/Q</td>
</tr>
<tr>
<td>11.717</td>
<td>4.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C65[0][A]</td>
<td>VexRiscv/n17969_s3/I3</td>
</tr>
<tr>
<td>12.005</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C65[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/n17969_s3/F</td>
</tr>
<tr>
<td>15.439</td>
<td>3.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C105[3][B]</td>
<td>builder_array_muxed0_0_s13/I1</td>
</tr>
<tr>
<td>15.895</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R56C105[3][B]</td>
<td style=" background: #97FFFF;">builder_array_muxed0_0_s13/F</td>
</tr>
<tr>
<td>16.995</td>
<td>1.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C120[3][B]</td>
<td>main_basesoc_uart_tx_fifo_wrport_we_s5/I0</td>
</tr>
<tr>
<td>17.452</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C120[3][B]</td>
<td style=" background: #97FFFF;">main_basesoc_uart_tx_fifo_wrport_we_s5/F</td>
</tr>
<tr>
<td>17.457</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C120[2][A]</td>
<td>builder_csr_bankarray_csrbank3_ev_pending_re_s2/I1</td>
</tr>
<tr>
<td>18.035</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>35</td>
<td>R58C120[2][A]</td>
<td style=" background: #97FFFF;">builder_csr_bankarray_csrbank3_ev_pending_re_s2/F</td>
</tr>
<tr>
<td>25.827</td>
<td>7.791</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C53[1][A]</td>
<td>n3354_s6/I1</td>
</tr>
<tr>
<td>26.115</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C53[1][A]</td>
<td style=" background: #97FFFF;">n3354_s6/F</td>
</tr>
<tr>
<td>26.288</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C52[0][B]</td>
<td>n3354_s5/I2</td>
</tr>
<tr>
<td>26.577</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R50C52[0][B]</td>
<td style=" background: #97FFFF;">n3354_s5/F</td>
</tr>
<tr>
<td>26.577</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C52[0][B]</td>
<td style=" font-weight:bold;">builder_csr_bankarray_interface2_bank_bus_dat_r_25_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.241</td>
<td>2.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C52[0][B]</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_25_s0/CLK</td>
</tr>
<tr>
<td>27.177</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C52[0][B]</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_25_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.039</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.645, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.358, 12.168%; route: 16.635, 85.858%; tC2Q: 0.382, 1.974%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.685, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.711</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.433</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.144</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/decode_to_execute_RS2_31_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/memory_DivPlugin_rs2_28_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.193</td>
<td>2.636</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C95[3][A]</td>
<td>VexRiscv/decode_to_execute_RS2_31_s0/CLK</td>
</tr>
<tr>
<td>7.575</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>23</td>
<td>R53C95[3][A]</td>
<td style=" font-weight:bold;">VexRiscv/decode_to_execute_RS2_31_s0/Q</td>
</tr>
<tr>
<td>10.791</td>
<td>3.216</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C61[1][A]</td>
<td>VexRiscv/n19646_s1/I0</td>
</tr>
<tr>
<td>11.370</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R49C61[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/n19646_s1/F</td>
</tr>
<tr>
<td>14.771</td>
<td>3.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C103[1][A]</td>
<td>VexRiscv/n19631_s6/I0</td>
</tr>
<tr>
<td>15.060</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R52C103[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/n19631_s6/F</td>
</tr>
<tr>
<td>17.065</td>
<td>2.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C82[3][B]</td>
<td>VexRiscv/n19628_s4/I3</td>
</tr>
<tr>
<td>17.613</td>
<td>0.548</td>
<td>tINS</td>
<td>RR</td>
<td>4</td>
<td>R49C82[3][B]</td>
<td style=" background: #97FFFF;">VexRiscv/n19628_s4/F</td>
</tr>
<tr>
<td>19.583</td>
<td>1.970</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C104[2][A]</td>
<td>VexRiscv/n19619_s4/I3</td>
</tr>
<tr>
<td>19.871</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>7</td>
<td>R49C104[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/n19619_s4/F</td>
</tr>
<tr>
<td>23.058</td>
<td>3.186</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C61[3][A]</td>
<td>VexRiscv/n19610_s4/I3</td>
</tr>
<tr>
<td>23.514</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R50C61[3][A]</td>
<td style=" background: #97FFFF;">VexRiscv/n19610_s4/F</td>
</tr>
<tr>
<td>25.854</td>
<td>2.340</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C93[2][B]</td>
<td>VexRiscv/n19609_s3/I3</td>
</tr>
<tr>
<td>26.433</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C93[2][B]</td>
<td style=" background: #97FFFF;">VexRiscv/n19609_s3/F</td>
</tr>
<tr>
<td>26.433</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C93[2][B]</td>
<td style=" font-weight:bold;">VexRiscv/memory_DivPlugin_rs2_28_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.208</td>
<td>2.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C93[2][B]</td>
<td>VexRiscv/memory_DivPlugin_rs2_28_s0/CLK</td>
</tr>
<tr>
<td>27.144</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R51C93[2][B]</td>
<td>VexRiscv/memory_DivPlugin_rs2_28_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.015</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.636, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.739, 14.235%; route: 16.119, 83.777%; tC2Q: 0.382, 1.988%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.651, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.761</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.424</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.185</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.202</td>
<td>2.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C113[0][B]</td>
<td>VexRiscv/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size_0_s0/CLK</td>
</tr>
<tr>
<td>7.584</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R50C113[0][B]</td>
<td style=" font-weight:bold;">VexRiscv/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size_0_s0/Q</td>
</tr>
<tr>
<td>11.717</td>
<td>4.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C65[0][A]</td>
<td>VexRiscv/n17969_s3/I3</td>
</tr>
<tr>
<td>12.005</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C65[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/n17969_s3/F</td>
</tr>
<tr>
<td>15.439</td>
<td>3.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C105[3][B]</td>
<td>builder_array_muxed0_0_s13/I1</td>
</tr>
<tr>
<td>15.895</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R56C105[3][B]</td>
<td style=" background: #97FFFF;">builder_array_muxed0_0_s13/F</td>
</tr>
<tr>
<td>16.995</td>
<td>1.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C120[3][B]</td>
<td>main_basesoc_uart_tx_fifo_wrport_we_s5/I0</td>
</tr>
<tr>
<td>17.452</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C120[3][B]</td>
<td style=" background: #97FFFF;">main_basesoc_uart_tx_fifo_wrport_we_s5/F</td>
</tr>
<tr>
<td>18.209</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C120[0][B]</td>
<td>main_basesoc_uart_tx_fifo_wrport_we_s1/I1</td>
</tr>
<tr>
<td>18.788</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>R54C120[0][B]</td>
<td style=" background: #97FFFF;">main_basesoc_uart_tx_fifo_wrport_we_s1/F</td>
</tr>
<tr>
<td>25.165</td>
<td>6.377</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C56[0][B]</td>
<td>n3366_s6/I2</td>
</tr>
<tr>
<td>25.673</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C56[0][B]</td>
<td style=" background: #97FFFF;">n3366_s6/F</td>
</tr>
<tr>
<td>25.845</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[0][B]</td>
<td>n3366_s5/I2</td>
</tr>
<tr>
<td>26.424</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R52C56[0][B]</td>
<td style=" background: #97FFFF;">n3366_s5/F</td>
</tr>
<tr>
<td>26.424</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[0][B]</td>
<td style=" font-weight:bold;">builder_csr_bankarray_interface2_bank_bus_dat_r_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.249</td>
<td>2.692</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C56[0][B]</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_19_s0/CLK</td>
</tr>
<tr>
<td>27.185</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C56[0][B]</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.047</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.645, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.866, 14.911%; route: 15.974, 83.099%; tC2Q: 0.382, 1.990%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.692, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.762</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.209</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.971</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/execute_to_memory_INSTRUCTION_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.208</td>
<td>2.651</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C93[3][A]</td>
<td>VexRiscv/execute_to_memory_INSTRUCTION_11_s0/CLK</td>
</tr>
<tr>
<td>7.590</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R51C93[3][A]</td>
<td style=" font-weight:bold;">VexRiscv/execute_to_memory_INSTRUCTION_11_s0/Q</td>
</tr>
<tr>
<td>10.873</td>
<td>3.283</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R51C52[2][A]</td>
<td>VexRiscv/n14918_s0/I0</td>
</tr>
<tr>
<td>11.434</td>
<td>0.561</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C52[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/n14918_s0/COUT</td>
</tr>
<tr>
<td>14.701</td>
<td>3.268</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C97[0][A]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s13/I1</td>
</tr>
<tr>
<td>14.990</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C97[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s13/F</td>
</tr>
<tr>
<td>15.696</td>
<td>0.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C102[1][B]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s10/I2</td>
</tr>
<tr>
<td>16.275</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C102[1][B]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s10/F</td>
</tr>
<tr>
<td>16.656</td>
<td>0.381</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C103[1][A]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s5/I2</td>
</tr>
<tr>
<td>17.164</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C103[1][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s5/F</td>
</tr>
<tr>
<td>17.706</td>
<td>0.543</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C103[2][A]</td>
<td>VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s3/I1</td>
</tr>
<tr>
<td>18.214</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>18</td>
<td>R56C103[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/decode_INSTRUCTION_ANTICIPATED_24_s3/F</td>
</tr>
<tr>
<td>19.185</td>
<td>0.971</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C115[2][A]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_inc_s4/I0</td>
</tr>
<tr>
<td>19.474</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R58C115[2][A]</td>
<td style=" background: #97FFFF;">VexRiscv/IBusCachedPlugin_fetchPc_inc_s4/F</td>
</tr>
<tr>
<td>19.649</td>
<td>0.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C115[0][A]</td>
<td>VexRiscv/when_Fetcher_l160_s0/I1</td>
</tr>
<tr>
<td>20.156</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R57C115[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/when_Fetcher_l160_s0/F</td>
</tr>
<tr>
<td>26.209</td>
<td>6.053</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C76[1][A]</td>
<td style=" font-weight:bold;">VexRiscv/IBusCachedPlugin_fetchPc_pcReg_19_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.282</td>
<td>2.726</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C76[1][A]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_19_s0/CLK</td>
</tr>
<tr>
<td>26.971</td>
<td>-0.311</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R58C76[1][A]</td>
<td>VexRiscv/IBusCachedPlugin_fetchPc_pcReg_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.074</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>8</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.651, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.240, 17.052%; route: 15.379, 80.935%; tC2Q: 0.382, 2.013%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.726, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.770</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.097</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.867</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_grant_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.228</td>
<td>2.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C124[0][A]</td>
<td>builder_grant_s2/CLK</td>
</tr>
<tr>
<td>7.611</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R60C124[0][A]</td>
<td style=" font-weight:bold;">builder_grant_s2/Q</td>
</tr>
<tr>
<td>11.288</td>
<td>3.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C59[0][B]</td>
<td>builder_slave_sel_2_s5/I1</td>
</tr>
<tr>
<td>11.856</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C59[0][B]</td>
<td style=" background: #97FFFF;">builder_slave_sel_2_s5/F</td>
</tr>
<tr>
<td>12.767</td>
<td>0.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C73[3][B]</td>
<td>builder_slave_sel_2_s2/I1</td>
</tr>
<tr>
<td>13.223</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R56C73[3][B]</td>
<td style=" background: #97FFFF;">builder_slave_sel_2_s2/F</td>
</tr>
<tr>
<td>16.876</td>
<td>3.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C120[1][B]</td>
<td>builder_slave_sel_2_s1/I0</td>
</tr>
<tr>
<td>17.443</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R54C120[1][B]</td>
<td style=" background: #97FFFF;">builder_slave_sel_2_s1/F</td>
</tr>
<tr>
<td>18.164</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C121[1][B]</td>
<td>main_basesoc_uart_tx_fifo_wrport_we_s2/I1</td>
</tr>
<tr>
<td>18.672</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C121[1][B]</td>
<td style=" background: #97FFFF;">main_basesoc_uart_tx_fifo_wrport_we_s2/F</td>
</tr>
<tr>
<td>19.637</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C119[0][A]</td>
<td>n3404_s1/I1</td>
</tr>
<tr>
<td>20.204</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R53C119[0][A]</td>
<td style=" background: #97FFFF;">n3404_s1/F</td>
</tr>
<tr>
<td>26.097</td>
<td>5.892</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C63[0][A]</td>
<td style=" font-weight:bold;">builder_csr_bankarray_interface2_bank_bus_dat_r_18_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.239</td>
<td>2.683</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C63[0][A]</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_18_s0/CLK</td>
</tr>
<tr>
<td>26.867</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R52C63[0][A]</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.011</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.672, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.666, 14.131%; route: 15.820, 83.842%; tC2Q: 0.382, 2.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.683, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.869</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_grant_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.228</td>
<td>2.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C124[0][A]</td>
<td>builder_grant_s2/CLK</td>
</tr>
<tr>
<td>7.611</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R60C124[0][A]</td>
<td style=" font-weight:bold;">builder_grant_s2/Q</td>
</tr>
<tr>
<td>11.288</td>
<td>3.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C59[0][B]</td>
<td>builder_slave_sel_2_s5/I1</td>
</tr>
<tr>
<td>11.856</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C59[0][B]</td>
<td style=" background: #97FFFF;">builder_slave_sel_2_s5/F</td>
</tr>
<tr>
<td>12.767</td>
<td>0.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C73[3][B]</td>
<td>builder_slave_sel_2_s2/I1</td>
</tr>
<tr>
<td>13.223</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R56C73[3][B]</td>
<td style=" background: #97FFFF;">builder_slave_sel_2_s2/F</td>
</tr>
<tr>
<td>16.876</td>
<td>3.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C120[1][B]</td>
<td>builder_slave_sel_2_s1/I0</td>
</tr>
<tr>
<td>17.443</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R54C120[1][B]</td>
<td style=" background: #97FFFF;">builder_slave_sel_2_s1/F</td>
</tr>
<tr>
<td>18.164</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C121[1][B]</td>
<td>main_basesoc_uart_tx_fifo_wrport_we_s2/I1</td>
</tr>
<tr>
<td>18.672</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C121[1][B]</td>
<td style=" background: #97FFFF;">main_basesoc_uart_tx_fifo_wrport_we_s2/F</td>
</tr>
<tr>
<td>19.637</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C119[0][A]</td>
<td>n3404_s1/I1</td>
</tr>
<tr>
<td>20.204</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R53C119[0][A]</td>
<td style=" background: #97FFFF;">n3404_s1/F</td>
</tr>
<tr>
<td>26.068</td>
<td>5.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C62[2][B]</td>
<td style=" font-weight:bold;">builder_csr_bankarray_interface2_bank_bus_dat_r_7_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.241</td>
<td>2.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C62[2][B]</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_7_s0/CLK</td>
</tr>
<tr>
<td>26.869</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C62[2][B]</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.672, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.666, 14.152%; route: 15.791, 83.818%; tC2Q: 0.382, 2.030%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.685, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.800</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>26.869</td>
</tr>
<tr>
<td class="label">From</td>
<td>builder_grant_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.228</td>
<td>2.672</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C124[0][A]</td>
<td>builder_grant_s2/CLK</td>
</tr>
<tr>
<td>7.611</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>41</td>
<td>R60C124[0][A]</td>
<td style=" font-weight:bold;">builder_grant_s2/Q</td>
</tr>
<tr>
<td>11.288</td>
<td>3.678</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C59[0][B]</td>
<td>builder_slave_sel_2_s5/I1</td>
</tr>
<tr>
<td>11.856</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R56C59[0][B]</td>
<td style=" background: #97FFFF;">builder_slave_sel_2_s5/F</td>
</tr>
<tr>
<td>12.767</td>
<td>0.911</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C73[3][B]</td>
<td>builder_slave_sel_2_s2/I1</td>
</tr>
<tr>
<td>13.223</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>5</td>
<td>R56C73[3][B]</td>
<td style=" background: #97FFFF;">builder_slave_sel_2_s2/F</td>
</tr>
<tr>
<td>16.876</td>
<td>3.653</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C120[1][B]</td>
<td>builder_slave_sel_2_s1/I0</td>
</tr>
<tr>
<td>17.443</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>8</td>
<td>R54C120[1][B]</td>
<td style=" background: #97FFFF;">builder_slave_sel_2_s1/F</td>
</tr>
<tr>
<td>18.164</td>
<td>0.721</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C121[1][B]</td>
<td>main_basesoc_uart_tx_fifo_wrport_we_s2/I1</td>
</tr>
<tr>
<td>18.672</td>
<td>0.507</td>
<td>tINS</td>
<td>RR</td>
<td>9</td>
<td>R56C121[1][B]</td>
<td style=" background: #97FFFF;">main_basesoc_uart_tx_fifo_wrport_we_s2/F</td>
</tr>
<tr>
<td>19.637</td>
<td>0.965</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C119[0][A]</td>
<td>n3404_s1/I1</td>
</tr>
<tr>
<td>20.204</td>
<td>0.567</td>
<td>tINS</td>
<td>RR</td>
<td>32</td>
<td>R53C119[0][A]</td>
<td style=" background: #97FFFF;">n3404_s1/F</td>
</tr>
<tr>
<td>26.068</td>
<td>5.864</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C62[3][A]</td>
<td style=" font-weight:bold;">builder_csr_bankarray_interface2_bank_bus_dat_r_8_s0/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.241</td>
<td>2.685</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C62[3][A]</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_8_s0/CLK</td>
</tr>
<tr>
<td>26.869</td>
<td>-0.373</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C62[3][A]</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.013</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.672, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.666, 14.152%; route: 15.791, 83.818%; tC2Q: 0.382, 2.030%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.685, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>26.359</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>27.168</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>7.202</td>
<td>2.645</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C113[0][B]</td>
<td>VexRiscv/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size_0_s0/CLK</td>
</tr>
<tr>
<td>7.584</td>
<td>0.382</td>
<td>tC2Q</td>
<td>RR</td>
<td>7</td>
<td>R50C113[0][B]</td>
<td style=" font-weight:bold;">VexRiscv/toplevel_dataCache_1_io_mem_cmd_s2mPipe_rData_size_0_s0/Q</td>
</tr>
<tr>
<td>11.717</td>
<td>4.133</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C65[0][A]</td>
<td>VexRiscv/n17969_s3/I3</td>
</tr>
<tr>
<td>12.005</td>
<td>0.289</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R57C65[0][A]</td>
<td style=" background: #97FFFF;">VexRiscv/n17969_s3/F</td>
</tr>
<tr>
<td>15.439</td>
<td>3.434</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R56C105[3][B]</td>
<td>builder_array_muxed0_0_s13/I1</td>
</tr>
<tr>
<td>15.895</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>27</td>
<td>R56C105[3][B]</td>
<td style=" background: #97FFFF;">builder_array_muxed0_0_s13/F</td>
</tr>
<tr>
<td>16.995</td>
<td>1.100</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C120[3][B]</td>
<td>main_basesoc_uart_tx_fifo_wrport_we_s5/I0</td>
</tr>
<tr>
<td>17.452</td>
<td>0.456</td>
<td>tINS</td>
<td>RR</td>
<td>3</td>
<td>R58C120[3][B]</td>
<td style=" background: #97FFFF;">main_basesoc_uart_tx_fifo_wrport_we_s5/F</td>
</tr>
<tr>
<td>18.209</td>
<td>0.757</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C120[0][B]</td>
<td>main_basesoc_uart_tx_fifo_wrport_we_s1/I1</td>
</tr>
<tr>
<td>18.788</td>
<td>0.579</td>
<td>tINS</td>
<td>RR</td>
<td>39</td>
<td>R54C120[0][B]</td>
<td style=" background: #97FFFF;">main_basesoc_uart_tx_fifo_wrport_we_s1/F</td>
</tr>
<tr>
<td>25.377</td>
<td>6.589</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C55[3][B]</td>
<td>n3382_s6/I2</td>
</tr>
<tr>
<td>25.695</td>
<td>0.319</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R51C55[3][B]</td>
<td style=" background: #97FFFF;">n3382_s6/F</td>
</tr>
<tr>
<td>25.852</td>
<td>0.156</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C55[1][A]</td>
<td>n3382_s5/I2</td>
</tr>
<tr>
<td>26.359</td>
<td>0.507</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R50C55[1][A]</td>
<td style=" background: #97FFFF;">n3382_s5/F</td>
</tr>
<tr>
<td>26.359</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C55[1][A]</td>
<td style=" font-weight:bold;">builder_csr_bankarray_interface2_bank_bus_dat_r_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>24.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>27.232</td>
<td>2.675</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C55[1][A]</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_11_s0/CLK</td>
</tr>
<tr>
<td>27.168</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R50C55[1][A]</td>
<td>builder_csr_bankarray_interface2_bank_bus_dat_r_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.030</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>20.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>7</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.645, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.606, 13.604%; route: 16.169, 84.399%; tC2Q: 0.382, 1.997%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.675, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_1_storage_1_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_1_dat1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.783</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R50C131</td>
<td>storage_1_storage_1_0_0_s/CLK</td>
</tr>
<tr>
<td>5.803</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R50C131</td>
<td style=" font-weight:bold;">storage_1_storage_1_0_0_s/DO[0]</td>
</tr>
<tr>
<td>5.803</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C131[0][A]</td>
<td style=" font-weight:bold;">storage_1_dat1_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.783</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C131[0][A]</td>
<td>storage_1_dat1_0_s0/CLK</td>
</tr>
<tr>
<td>5.784</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C131[0][A]</td>
<td>storage_1_dat1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_1_storage_1_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_1_dat1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.783</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R50C131</td>
<td>storage_1_storage_1_0_0_s/CLK</td>
</tr>
<tr>
<td>5.803</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R50C131</td>
<td style=" font-weight:bold;">storage_1_storage_1_0_0_s/DO[1]</td>
</tr>
<tr>
<td>5.803</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C131[0][B]</td>
<td style=" font-weight:bold;">storage_1_dat1_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.783</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C131[0][B]</td>
<td>storage_1_dat1_1_s0/CLK</td>
</tr>
<tr>
<td>5.784</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C131[0][B]</td>
<td>storage_1_dat1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_1_storage_1_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_1_dat1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.783</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R50C131</td>
<td>storage_1_storage_1_0_0_s/CLK</td>
</tr>
<tr>
<td>5.803</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R50C131</td>
<td style=" font-weight:bold;">storage_1_storage_1_0_0_s/DO[2]</td>
</tr>
<tr>
<td>5.803</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C131[1][A]</td>
<td style=" font-weight:bold;">storage_1_dat1_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.783</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C131[1][A]</td>
<td>storage_1_dat1_2_s0/CLK</td>
</tr>
<tr>
<td>5.784</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C131[1][A]</td>
<td>storage_1_dat1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_1_storage_1_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_1_dat1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.783</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R50C131</td>
<td>storage_1_storage_1_0_0_s/CLK</td>
</tr>
<tr>
<td>5.803</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R50C131</td>
<td style=" font-weight:bold;">storage_1_storage_1_0_0_s/DO[3]</td>
</tr>
<tr>
<td>5.803</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R50C131[1][B]</td>
<td style=" font-weight:bold;">storage_1_dat1_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.783</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C131[1][B]</td>
<td>storage_1_dat1_3_s0/CLK</td>
</tr>
<tr>
<td>5.784</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C131[1][B]</td>
<td>storage_1_dat1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_1_storage_1_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_1_dat1_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.783</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R49C130</td>
<td>storage_1_storage_1_0_1_s/CLK</td>
</tr>
<tr>
<td>5.803</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R49C130</td>
<td style=" font-weight:bold;">storage_1_storage_1_0_1_s/DO[0]</td>
</tr>
<tr>
<td>5.803</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C130[0][A]</td>
<td style=" font-weight:bold;">storage_1_dat1_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.783</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C130[0][A]</td>
<td>storage_1_dat1_4_s0/CLK</td>
</tr>
<tr>
<td>5.784</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C130[0][A]</td>
<td>storage_1_dat1_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_1_storage_1_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_1_dat1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.783</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R49C130</td>
<td>storage_1_storage_1_0_1_s/CLK</td>
</tr>
<tr>
<td>5.803</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R49C130</td>
<td style=" font-weight:bold;">storage_1_storage_1_0_1_s/DO[1]</td>
</tr>
<tr>
<td>5.803</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C130[0][B]</td>
<td style=" font-weight:bold;">storage_1_dat1_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.783</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C130[0][B]</td>
<td>storage_1_dat1_5_s0/CLK</td>
</tr>
<tr>
<td>5.784</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C130[0][B]</td>
<td>storage_1_dat1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_1_storage_1_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_1_dat1_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.783</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R49C130</td>
<td>storage_1_storage_1_0_1_s/CLK</td>
</tr>
<tr>
<td>5.803</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R49C130</td>
<td style=" font-weight:bold;">storage_1_storage_1_0_1_s/DO[2]</td>
</tr>
<tr>
<td>5.803</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C130[1][A]</td>
<td style=" font-weight:bold;">storage_1_dat1_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.783</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C130[1][A]</td>
<td>storage_1_dat1_6_s0/CLK</td>
</tr>
<tr>
<td>5.784</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C130[1][A]</td>
<td>storage_1_dat1_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.803</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.784</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_1_storage_1_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_1_dat1_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.783</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R49C130</td>
<td>storage_1_storage_1_0_1_s/CLK</td>
</tr>
<tr>
<td>5.803</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R49C130</td>
<td style=" font-weight:bold;">storage_1_storage_1_0_1_s/DO[3]</td>
</tr>
<tr>
<td>5.803</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R49C130[1][B]</td>
<td style=" font-weight:bold;">storage_1_dat1_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.783</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C130[1][B]</td>
<td>storage_1_dat1_7_s0/CLK</td>
</tr>
<tr>
<td>5.784</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C130[1][B]</td>
<td>storage_1_dat1_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_storage_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_dat1_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.791</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R53C131</td>
<td>storage_storage_0_0_s/CLK</td>
</tr>
<tr>
<td>5.811</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R53C131</td>
<td style=" font-weight:bold;">storage_storage_0_0_s/DO[0]</td>
</tr>
<tr>
<td>5.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C131[0][A]</td>
<td style=" font-weight:bold;">storage_dat1_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.791</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C131[0][A]</td>
<td>storage_dat1_0_s0/CLK</td>
</tr>
<tr>
<td>5.792</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C131[0][A]</td>
<td>storage_dat1_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_storage_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_dat1_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.791</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R53C131</td>
<td>storage_storage_0_0_s/CLK</td>
</tr>
<tr>
<td>5.811</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R53C131</td>
<td style=" font-weight:bold;">storage_storage_0_0_s/DO[1]</td>
</tr>
<tr>
<td>5.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C131[0][B]</td>
<td style=" font-weight:bold;">storage_dat1_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.791</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C131[0][B]</td>
<td>storage_dat1_1_s0/CLK</td>
</tr>
<tr>
<td>5.792</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C131[0][B]</td>
<td>storage_dat1_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_storage_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_dat1_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.791</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R53C131</td>
<td>storage_storage_0_0_s/CLK</td>
</tr>
<tr>
<td>5.811</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R53C131</td>
<td style=" font-weight:bold;">storage_storage_0_0_s/DO[2]</td>
</tr>
<tr>
<td>5.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C131[1][A]</td>
<td style=" font-weight:bold;">storage_dat1_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.791</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C131[1][A]</td>
<td>storage_dat1_2_s0/CLK</td>
</tr>
<tr>
<td>5.792</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C131[1][A]</td>
<td>storage_dat1_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.811</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.792</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_storage_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_dat1_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.791</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R53C131</td>
<td>storage_storage_0_0_s/CLK</td>
</tr>
<tr>
<td>5.811</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R53C131</td>
<td style=" font-weight:bold;">storage_storage_0_0_s/DO[3]</td>
</tr>
<tr>
<td>5.811</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R53C131[1][B]</td>
<td style=" font-weight:bold;">storage_dat1_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.791</td>
<td>1.234</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C131[1][B]</td>
<td>storage_dat1_3_s0/CLK</td>
</tr>
<tr>
<td>5.792</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R53C131[1][B]</td>
<td>storage_dat1_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.234, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.795</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_storage_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_dat1_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.794</td>
<td>1.238</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R52C130</td>
<td>storage_storage_0_1_s/CLK</td>
</tr>
<tr>
<td>5.814</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R52C130</td>
<td style=" font-weight:bold;">storage_storage_0_1_s/DO[0]</td>
</tr>
<tr>
<td>5.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C130[0][A]</td>
<td style=" font-weight:bold;">storage_dat1_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.794</td>
<td>1.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C130[0][A]</td>
<td>storage_dat1_4_s0/CLK</td>
</tr>
<tr>
<td>5.795</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C130[0][A]</td>
<td>storage_dat1_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.238, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.238, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.795</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_storage_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_dat1_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.794</td>
<td>1.238</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R52C130</td>
<td>storage_storage_0_1_s/CLK</td>
</tr>
<tr>
<td>5.814</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R52C130</td>
<td style=" font-weight:bold;">storage_storage_0_1_s/DO[1]</td>
</tr>
<tr>
<td>5.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C130[0][B]</td>
<td style=" font-weight:bold;">storage_dat1_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.794</td>
<td>1.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C130[0][B]</td>
<td>storage_dat1_5_s0/CLK</td>
</tr>
<tr>
<td>5.795</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C130[0][B]</td>
<td>storage_dat1_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.238, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.238, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.795</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_storage_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_dat1_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.794</td>
<td>1.238</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R52C130</td>
<td>storage_storage_0_1_s/CLK</td>
</tr>
<tr>
<td>5.814</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R52C130</td>
<td style=" font-weight:bold;">storage_storage_0_1_s/DO[2]</td>
</tr>
<tr>
<td>5.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C130[1][A]</td>
<td style=" font-weight:bold;">storage_dat1_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.794</td>
<td>1.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C130[1][A]</td>
<td>storage_dat1_6_s0/CLK</td>
</tr>
<tr>
<td>5.795</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C130[1][A]</td>
<td>storage_dat1_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.238, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.238, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.019</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.814</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.795</td>
</tr>
<tr>
<td class="label">From</td>
<td>storage_storage_0_1_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_dat1_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.794</td>
<td>1.238</td>
<td>tNET</td>
<td>RR</td>
<td>4</td>
<td>R52C130</td>
<td>storage_storage_0_1_s/CLK</td>
</tr>
<tr>
<td>5.814</td>
<td>0.020</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R52C130</td>
<td style=" font-weight:bold;">storage_storage_0_1_s/DO[3]</td>
</tr>
<tr>
<td>5.814</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R52C130[1][B]</td>
<td style=" font-weight:bold;">storage_dat1_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.794</td>
<td>1.238</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C130[1][B]</td>
<td>storage_dat1_7_s0/CLK</td>
</tr>
<tr>
<td>5.795</td>
<td>0.001</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C130[1][B]</td>
<td>storage_dat1_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.238, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.000, 0.000%; tC2Q: 0.020, 100.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.238, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.181</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.221</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_29_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.817</td>
<td>1.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C58[3][A]</td>
<td>VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_29_s0/CLK</td>
</tr>
<tr>
<td>5.997</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R60C58[3][A]</td>
<td style=" font-weight:bold;">VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_29_s0/Q</td>
</tr>
<tr>
<td>6.221</td>
<td>0.224</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[12][A]</td>
<td style=" font-weight:bold;">VexRiscv/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[18]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.791</td>
<td>1.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[12][A]</td>
<td>VexRiscv/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.040</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[12][A]</td>
<td>VexRiscv/dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.026</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.261, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.224, 55.418%; tC2Q: 0.180, 44.582%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.235, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.199</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.240</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_16_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.812</td>
<td>1.256</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C59[2][A]</td>
<td>VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_16_s0/CLK</td>
</tr>
<tr>
<td>5.992</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R60C59[2][A]</td>
<td style=" font-weight:bold;">VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_16_s0/Q</td>
</tr>
<tr>
<td>6.240</td>
<td>0.247</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[12][A]</td>
<td style=" font-weight:bold;">VexRiscv/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.791</td>
<td>1.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[12][A]</td>
<td>VexRiscv/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.040</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[12][A]</td>
<td>VexRiscv/dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.021</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.256, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.247, 57.895%; tC2Q: 0.180, 42.105%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.235, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.211</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.252</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>6.040</td>
</tr>
<tr>
<td class="label">From</td>
<td>VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_21_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>VexRiscv/dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.822</td>
<td>1.265</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C58[1][B]</td>
<td>VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_21_s0/CLK</td>
</tr>
<tr>
<td>6.002</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R58C58[1][B]</td>
<td style=" font-weight:bold;">VexRiscv/dataCache_1/stageB_mmuRsp_physicalAddress_21_s0/Q</td>
</tr>
<tr>
<td>6.252</td>
<td>0.250</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[12][A]</td>
<td style=" font-weight:bold;">VexRiscv/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/DI[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.791</td>
<td>1.235</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[12][A]</td>
<td>VexRiscv/dataCache_1/ways_0_tags_ways_0_tags_0_0_s/CLKA</td>
</tr>
<tr>
<td>6.040</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[12][A]</td>
<td>VexRiscv/dataCache_1/ways_0_tags_ways_0_tags_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.030</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.265, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.250, 58.140%; tC2Q: 0.180, 41.860%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.235, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_basesoc_uart_rx_fifo_produce_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_1_storage_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.778</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C131[0][B]</td>
<td>main_basesoc_uart_rx_fifo_produce_3_s0/CLK</td>
</tr>
<tr>
<td>5.958</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R49C131[0][B]</td>
<td style=" font-weight:bold;">main_basesoc_uart_rx_fifo_produce_3_s0/Q</td>
</tr>
<tr>
<td>6.081</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C130</td>
<td style=" font-weight:bold;">storage_1_storage_1_0_1_s/WAD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.783</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C130</td>
<td>storage_1_storage_1_0_1_s/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.062</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C130</td>
<td>storage_1_storage_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.221, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.124, 40.741%; tC2Q: 0.180, 59.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_basesoc_uart_rx_fifo_produce_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_1_storage_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.778</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C131[1][A]</td>
<td>main_basesoc_uart_rx_fifo_produce_2_s0/CLK</td>
</tr>
<tr>
<td>5.958</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R49C131[1][A]</td>
<td style=" font-weight:bold;">main_basesoc_uart_rx_fifo_produce_2_s0/Q</td>
</tr>
<tr>
<td>6.081</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C130</td>
<td style=" font-weight:bold;">storage_1_storage_1_0_1_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.783</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C130</td>
<td>storage_1_storage_1_0_1_s/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.062</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C130</td>
<td>storage_1_storage_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.221, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.124, 40.741%; tC2Q: 0.180, 59.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_basesoc_uart_rx_fifo_produce_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_1_storage_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.778</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C131[2][A]</td>
<td>main_basesoc_uart_rx_fifo_produce_1_s0/CLK</td>
</tr>
<tr>
<td>5.958</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R49C131[2][A]</td>
<td style=" font-weight:bold;">main_basesoc_uart_rx_fifo_produce_1_s0/Q</td>
</tr>
<tr>
<td>6.081</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C130</td>
<td style=" font-weight:bold;">storage_1_storage_1_0_1_s/WAD[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.783</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C130</td>
<td>storage_1_storage_1_0_1_s/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.062</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C130</td>
<td>storage_1_storage_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.221, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.124, 40.741%; tC2Q: 0.180, 59.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_basesoc_uart_rx_fifo_produce_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_1_storage_1_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.778</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C131[0][A]</td>
<td>main_basesoc_uart_rx_fifo_produce_0_s0/CLK</td>
</tr>
<tr>
<td>5.958</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>6</td>
<td>R49C131[0][A]</td>
<td style=" font-weight:bold;">main_basesoc_uart_rx_fifo_produce_0_s0/Q</td>
</tr>
<tr>
<td>6.081</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C130</td>
<td style=" font-weight:bold;">storage_1_storage_1_0_1_s/WAD[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.783</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C130</td>
<td>storage_1_storage_1_0_1_s/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.062</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R49C130</td>
<td>storage_1_storage_1_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.221, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.124, 40.741%; tC2Q: 0.180, 59.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_basesoc_uart_rx_fifo_produce_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_1_storage_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.778</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C131[0][B]</td>
<td>main_basesoc_uart_rx_fifo_produce_3_s0/CLK</td>
</tr>
<tr>
<td>5.958</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R49C131[0][B]</td>
<td style=" font-weight:bold;">main_basesoc_uart_rx_fifo_produce_3_s0/Q</td>
</tr>
<tr>
<td>6.081</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C131</td>
<td style=" font-weight:bold;">storage_1_storage_1_0_0_s/WAD[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.783</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C131</td>
<td>storage_1_storage_1_0_0_s/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.062</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C131</td>
<td>storage_1_storage_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.221, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.124, 40.741%; tC2Q: 0.180, 59.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.236</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>6.081</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>5.845</td>
</tr>
<tr>
<td class="label">From</td>
<td>main_basesoc_uart_rx_fifo_produce_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>storage_1_storage_1_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>PLL/CLKOUT0.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.778</td>
<td>1.221</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C131[1][A]</td>
<td>main_basesoc_uart_rx_fifo_produce_2_s0/CLK</td>
</tr>
<tr>
<td>5.958</td>
<td>0.180</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R49C131[1][A]</td>
<td style=" font-weight:bold;">main_basesoc_uart_rx_fifo_produce_2_s0/Q</td>
</tr>
<tr>
<td>6.081</td>
<td>0.124</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C131</td>
<td style=" font-weight:bold;">storage_1_storage_1_0_0_s/WAD[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>PLL/CLKOUT0.default_gen_clk</td>
</tr>
<tr>
<td>4.556</td>
<td>4.556</td>
<td>tCL</td>
<td>RR</td>
<td>1791</td>
<td>PLL_R[0]</td>
<td>PLL/CLKOUT0</td>
</tr>
<tr>
<td>5.783</td>
<td>1.226</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C131</td>
<td>storage_1_storage_1_0_0_s/CLK</td>
</tr>
<tr>
<td>5.845</td>
<td>0.062</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C131</td>
<td>storage_1_storage_1_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.221, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.124, 40.741%; tC2Q: 0.180, 59.259%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.226, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.609</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.859</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>main_crg_por_count_15_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>15.414</td>
<td>4.727</td>
<td>tNET</td>
<td>FF</td>
<td>main_crg_por_count_15_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>23.273</td>
<td>2.597</td>
<td>tNET</td>
<td>RR</td>
<td>main_crg_por_count_15_s2/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.609</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.859</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>main_crg_por_count_13_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>15.414</td>
<td>4.727</td>
<td>tNET</td>
<td>FF</td>
<td>main_crg_por_count_13_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>23.273</td>
<td>2.597</td>
<td>tNET</td>
<td>RR</td>
<td>main_crg_por_count_13_s2/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.609</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.859</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>main_crg_por_count_14_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>15.414</td>
<td>4.727</td>
<td>tNET</td>
<td>FF</td>
<td>main_crg_por_count_14_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>23.273</td>
<td>2.597</td>
<td>tNET</td>
<td>RR</td>
<td>main_crg_por_count_14_s2/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.613</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.863</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>main_crg_por_count_10_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>15.405</td>
<td>4.717</td>
<td>tNET</td>
<td>FF</td>
<td>main_crg_por_count_10_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>23.268</td>
<td>2.592</td>
<td>tNET</td>
<td>RR</td>
<td>main_crg_por_count_10_s2/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.613</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.863</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>main_crg_por_count_12_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>15.405</td>
<td>4.717</td>
<td>tNET</td>
<td>FF</td>
<td>main_crg_por_count_12_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>23.268</td>
<td>2.592</td>
<td>tNET</td>
<td>RR</td>
<td>main_crg_por_count_12_s2/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.613</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.863</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>main_crg_por_count_11_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>15.405</td>
<td>4.717</td>
<td>tNET</td>
<td>FF</td>
<td>main_crg_por_count_11_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>23.268</td>
<td>2.592</td>
<td>tNET</td>
<td>RR</td>
<td>main_crg_por_count_11_s2/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.613</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.863</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>main_crg_por_count_8_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>15.405</td>
<td>4.717</td>
<td>tNET</td>
<td>FF</td>
<td>main_crg_por_count_8_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>23.268</td>
<td>2.592</td>
<td>tNET</td>
<td>RR</td>
<td>main_crg_por_count_8_s2/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.613</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.863</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>main_crg_por_count_9_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>15.405</td>
<td>4.717</td>
<td>tNET</td>
<td>FF</td>
<td>main_crg_por_count_9_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>23.268</td>
<td>2.592</td>
<td>tNET</td>
<td>RR</td>
<td>main_crg_por_count_9_s2/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.613</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.863</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>main_crg_por_count_7_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>15.405</td>
<td>4.717</td>
<td>tNET</td>
<td>FF</td>
<td>main_crg_por_count_7_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>23.268</td>
<td>2.592</td>
<td>tNET</td>
<td>RR</td>
<td>main_crg_por_count_7_s2/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>7.614</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>7.864</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clk50</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>main_crg_por_count_0_s2</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>10.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>15.399</td>
<td>4.711</td>
<td>tNET</td>
<td>FF</td>
<td>main_crg_por_count_0_s2/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clk50</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clk50_ibuf/I</td>
</tr>
<tr>
<td>20.676</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>clk50_ibuf/O</td>
</tr>
<tr>
<td>23.263</td>
<td>2.587</td>
<td>tNET</td>
<td>RR</td>
<td>main_crg_por_count_0_s2/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>1791</td>
<td>main_crg_clkout</td>
<td>0.008</td>
<td>2.754</td>
</tr>
<tr>
<td>296</td>
<td>n19216_4</td>
<td>0.251</td>
<td>6.486</td>
</tr>
<tr>
<td>273</td>
<td>sys_rst</td>
<td>9.704</td>
<td>5.664</td>
</tr>
<tr>
<td>174</td>
<td>decode_to_execute_PC_31_6</td>
<td>0.251</td>
<td>5.524</td>
</tr>
<tr>
<td>152</td>
<td>memory_to_writeBack_INSTRUCTION_29_6</td>
<td>4.980</td>
<td>6.771</td>
</tr>
<tr>
<td>146</td>
<td>toplevel_dataCache_1_io_mem_cmd_rValidN</td>
<td>1.934</td>
<td>5.185</td>
</tr>
<tr>
<td>114</td>
<td>memory_arbitration_isValid</td>
<td>0.329</td>
<td>6.048</td>
</tr>
<tr>
<td>102</td>
<td>n4733_5</td>
<td>12.711</td>
<td>5.149</td>
</tr>
<tr>
<td>89</td>
<td>decode_to_execute_INSTRUCTION[12]</td>
<td>5.800</td>
<td>6.909</td>
</tr>
<tr>
<td>72</td>
<td>toplevel_dataCache_1_io_mem_cmd_s2mPipe_ready</td>
<td>4.597</td>
<td>5.635</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R56C87</td>
<td>79.17%</td>
</tr>
<tr>
<td>R53C90</td>
<td>77.78%</td>
</tr>
<tr>
<td>R54C77</td>
<td>77.78%</td>
</tr>
<tr>
<td>R53C79</td>
<td>77.78%</td>
</tr>
<tr>
<td>R54C78</td>
<td>76.39%</td>
</tr>
<tr>
<td>R54C81</td>
<td>76.39%</td>
</tr>
<tr>
<td>R55C74</td>
<td>76.39%</td>
</tr>
<tr>
<td>R54C84</td>
<td>73.61%</td>
</tr>
<tr>
<td>R58C74</td>
<td>73.61%</td>
</tr>
<tr>
<td>R58C87</td>
<td>73.61%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk50 -period 20.0 [get_ports {clk50}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
