Info: Starting: Create block symbol file (.bsf)
Info: ip-generate --project-directory=D:\19012ankong\BaseBandSourcePrj\AlteraIP\NCO --output-directory=D:\19012ankong\BaseBandSourcePrj\AlteraIP\NCO\IQModemNCO --report-file=bsf:D:\19012ankong\BaseBandSourcePrj\AlteraIP\NCO\IQModemNCO\IQModemNCO.bsf --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CEFA9F23I7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=D:\19012ankong\BaseBandSourcePrj\AlteraIP\NCO\IQModemNCO.qsys --remove-qsys-generate-warning
Progress: Loading NCO/IQModemNCO.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 14.1]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: ip-generate --project-directory=D:\19012ankong\BaseBandSourcePrj\AlteraIP\NCO --output-directory=D:\19012ankong\BaseBandSourcePrj\AlteraIP\NCO\IQModemNCO\synthesis --file-set=QUARTUS_SYNTH --report-file=html:D:\19012ankong\BaseBandSourcePrj\AlteraIP\NCO\IQModemNCO\IQModemNCO.html --report-file=sopcinfo:D:\19012ankong\BaseBandSourcePrj\AlteraIP\NCO\IQModemNCO.sopcinfo --report-file=cmp:D:\19012ankong\BaseBandSourcePrj\AlteraIP\NCO\IQModemNCO\IQModemNCO.cmp --report-file=qip:D:\19012ankong\BaseBandSourcePrj\AlteraIP\NCO\IQModemNCO\synthesis\IQModemNCO.qip --report-file=svd:D:\19012ankong\BaseBandSourcePrj\AlteraIP\NCO\IQModemNCO\synthesis\IQModemNCO.svd --report-file=regmap:D:\19012ankong\BaseBandSourcePrj\AlteraIP\NCO\IQModemNCO\synthesis\IQModemNCO.regmap --report-file=xml:D:\19012ankong\BaseBandSourcePrj\AlteraIP\NCO\IQModemNCO\IQModemNCO.xml --report-file=debuginfo:D:\19012ankong\BaseBandSourcePrj\AlteraIP\NCO\IQModemNCO\synthesis\IQModemNCO.debuginfo --system-info=DEVICE_FAMILY="Cyclone V" --system-info=DEVICE=5CEFA9F23I7 --system-info=DEVICE_SPEEDGRADE=7 --component-file=D:\19012ankong\BaseBandSourcePrj\AlteraIP\NCO\IQModemNCO.qsys --remove-qsys-generate-warning --language=VERILOG
Progress: Loading NCO/IQModemNCO.qsys
Progress: Reading input file
Progress: Adding nco_ii_0 [altera_nco_ii 14.1]
Progress: Parameterizing module nco_ii_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: IQModemNCO: Generating IQModemNCO "IQModemNCO" for QUARTUS_SYNTH
Info: nco_ii_0: "IQModemNCO" instantiated altera_nco_ii "nco_ii_0"
Info: IQModemNCO: Done "IQModemNCO" with 2 modules, 23 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
