Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: DARTH_VADER.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "DARTH_VADER.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "DARTH_VADER"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : DARTH_VADER
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\UI\CA\verilog\project2\Group-K\verilog\REGBank.v" into library work
Parsing module <REGBank>.
Analyzing Verilog file "E:\UI\CA\verilog\project2\Group-K\verilog\PC.v" into library work
Parsing module <PC>.
Analyzing Verilog file "E:\UI\CA\verilog\project2\Group-K\verilog\MUX_5.v" into library work
Parsing module <MUX_5>.
Analyzing Verilog file "E:\UI\CA\verilog\project2\Group-K\verilog\MUX_4.v" into library work
Parsing module <MUX_4>.
Analyzing Verilog file "E:\UI\CA\verilog\project2\Group-K\verilog\MUX_3.v" into library work
Parsing module <MUX_3>.
Analyzing Verilog file "E:\UI\CA\verilog\project2\Group-K\verilog\MUX_2.v" into library work
Parsing module <MUX_2>.
Analyzing Verilog file "E:\UI\CA\verilog\project2\Group-K\verilog\MUX_1.v" into library work
Parsing module <MUX_1>.
Analyzing Verilog file "E:\UI\CA\verilog\project2\Group-K\verilog\InsMem.v" into library work
Parsing verilog file "Parameter.v" included at line 2.
Parsing module <InsMem>.
Analyzing Verilog file "E:\UI\CA\verilog\project2\Group-K\verilog\DataMem.v" into library work
Parsing verilog file "Parameter.v" included at line 2.
Parsing module <DataMem>.
Analyzing Verilog file "E:\UI\CA\verilog\project2\Group-K\verilog\AND.v" into library work
Parsing module <AND>.
Analyzing Verilog file "E:\UI\CA\verilog\project2\Group-K\verilog\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "E:\UI\CA\verilog\project2\Group-K\verilog\ADDER_2.v" into library work
Parsing module <ADDER_2>.
Analyzing Verilog file "E:\UI\CA\verilog\project2\Group-K\verilog\ADDER_1.v" into library work
Parsing module <ADDER_1>.
Analyzing Verilog file "E:\UI\CA\verilog\project2\Group-K\verilog\DATA_PATH.v" into library work
Parsing module <DATA_PATH>.
Analyzing Verilog file "E:\UI\CA\verilog\project2\Group-K\verilog\CONTROL.v" into library work
Parsing module <CONTROL>.
Analyzing Verilog file "E:\UI\CA\verilog\project2\Group-K\verilog\DARTH_VADER.v" into library work
Parsing module <DARTH_VADER>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <DARTH_VADER>.

Elaborating module <DATA_PATH>.

Elaborating module <PC>.

Elaborating module <ADDER_1>.
WARNING:HDLCompiler:413 - "E:\UI\CA\verilog\project2\Group-K\verilog\ADDER_1.v" Line 27: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <InsMem>.
Reading initialization file \"E:/UI/CA/verilog/project2/Group-K/verilog/test/h.hex\".
WARNING:HDLCompiler:1670 - "E:\UI\CA\verilog\project2\Group-K\verilog\InsMem.v" Line 32: Signal <memory> in initial block is partially initialized.

Elaborating module <ADDER_2>.

Elaborating module <MUX_1>.

Elaborating module <REGBank>.

Elaborating module <MUX_2>.

Elaborating module <ALU>.

Elaborating module <AND>.

Elaborating module <MUX_3>.

Elaborating module <MUX_4>.

Elaborating module <DataMem>.
Reading initialization file \"E:/UI/CA/verilog/project2/Group-K/verilog/test/t.txt\".
WARNING:HDLCompiler:1670 - "E:\UI\CA\verilog\project2\Group-K\verilog\DataMem.v" Line 37: Signal <memory> in initial block is partially initialized.
WARNING:HDLCompiler:817 - "E:\UI\CA\verilog\project2\Group-K\verilog\DataMem.v" Line 41: System task fmonitor ignored for synthesis
WARNING:HDLCompiler:817 - "E:\UI\CA\verilog\project2\Group-K\verilog\DataMem.v" Line 51: System task fclose ignored for synthesis

Elaborating module <MUX_5>.

Elaborating module <CONTROL>.
WARNING:Xst:2972 - "E:\UI\CA\verilog\project2\Group-K\verilog\DARTH_VADER.v" line 28. All outputs of instance <dp> of block <DATA_PATH> are unconnected in block <DARTH_VADER>. Underlying logic will be removed.
WARNING:Xst:2972 - "E:\UI\CA\verilog\project2\Group-K\verilog\DARTH_VADER.v" line 33. All outputs of instance <control> of block <CONTROL> are unconnected in block <DARTH_VADER>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <DARTH_VADER>.
    Related source file is "E:\UI\CA\verilog\project2\Group-K\verilog\DARTH_VADER.v".
    Summary:
	no macro.
Unit <DARTH_VADER> synthesized.

Synthesizing Unit <PC>.
    Related source file is "E:\UI\CA\verilog\project2\Group-K\verilog\PC.v".
    Found 1-bit register for signal <pc<15>>.
    Found 1-bit register for signal <pc<14>>.
    Found 1-bit register for signal <pc<13>>.
    Found 1-bit register for signal <pc<12>>.
    Found 1-bit register for signal <pc<11>>.
    Found 1-bit register for signal <pc<10>>.
    Found 1-bit register for signal <pc<9>>.
    Found 1-bit register for signal <pc<8>>.
    Found 1-bit register for signal <pc<7>>.
    Found 1-bit register for signal <pc<6>>.
    Found 1-bit register for signal <pc<5>>.
    Found 1-bit register for signal <pc<4>>.
    Found 1-bit register for signal <pc<3>>.
    Found 1-bit register for signal <pc<2>>.
    Found 1-bit register for signal <pc<1>>.
    Found 1-bit register for signal <pc<0>>.
    Summary:
	inferred  16 D-type flip-flop(s).
Unit <PC> synthesized.

Synthesizing Unit <ADDER_1>.
    Related source file is "E:\UI\CA\verilog\project2\Group-K\verilog\ADDER_1.v".
    Summary:
	no macro.
Unit <ADDER_1> synthesized.

Synthesizing Unit <InsMem>.
    Related source file is "E:\UI\CA\verilog\project2\Group-K\verilog\InsMem.v".
WARNING:Xst:647 - Input <pc<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <pc<15:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:2999 - Signal 'memory', unconnected in block 'InsMem', is tied to its initial value.
    Found 16x32-bit single-port Read Only RAM <Mram_memory> for signal <memory>.
    Summary:
	inferred   1 RAM(s).
Unit <InsMem> synthesized.

Synthesizing Unit <ADDER_2>.
    Related source file is "E:\UI\CA\verilog\project2\Group-K\verilog\ADDER_2.v".
    Summary:
	no macro.
Unit <ADDER_2> synthesized.

Synthesizing Unit <MUX_1>.
    Related source file is "E:\UI\CA\verilog\project2\Group-K\verilog\MUX_1.v".
    Summary:
	no macro.
Unit <MUX_1> synthesized.

Synthesizing Unit <REGBank>.
    Related source file is "E:\UI\CA\verilog\project2\Group-K\verilog\REGBank.v".
    Summary:
	no macro.
Unit <REGBank> synthesized.

Synthesizing Unit <MUX_2>.
    Related source file is "E:\UI\CA\verilog\project2\Group-K\verilog\MUX_2.v".
    Summary:
	no macro.
Unit <MUX_2> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "E:\UI\CA\verilog\project2\Group-K\verilog\ALU.v".
WARNING:Xst:653 - Signal <c> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <ALU> synthesized.

Synthesizing Unit <AND>.
    Related source file is "E:\UI\CA\verilog\project2\Group-K\verilog\AND.v".
    Summary:
	no macro.
Unit <AND> synthesized.

Synthesizing Unit <MUX_3>.
    Related source file is "E:\UI\CA\verilog\project2\Group-K\verilog\MUX_3.v".
    Summary:
	no macro.
Unit <MUX_3> synthesized.

Synthesizing Unit <MUX_4>.
    Related source file is "E:\UI\CA\verilog\project2\Group-K\verilog\MUX_4.v".
    Summary:
	no macro.
Unit <MUX_4> synthesized.

Synthesizing Unit <DataMem>.
    Related source file is "E:\UI\CA\verilog\project2\Group-K\verilog\DataMem.v".
WARNING:Xst:647 - Input <mem_access_addr<15:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:3015 - Contents of array <memory> may be accessed with an index that does not cover the full array size or with a negative index. The RAM size is reduced to the index upper access or for only positive index values.
    Found 8x16-bit single-port RAM <Mram_memory> for signal <memory>.
    Summary:
	inferred   1 RAM(s).
Unit <DataMem> synthesized.

Synthesizing Unit <MUX_5>.
    Related source file is "E:\UI\CA\verilog\project2\Group-K\verilog\MUX_5.v".
    Summary:
	no macro.
Unit <MUX_5> synthesized.

=========================================================================
HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Found no macro
=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <DARTH_VADER> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block DARTH_VADER, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : DARTH_VADER.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 1
#      INV                         : 1
# IO Buffers                       : 2
#      IBUF                        : 1
#      OBUF                        : 1

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                    1  out of  63400     0%  
    Number used as Logic:                 1  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:      1
   Number with an unused Flip Flop:       1  out of      1   100%  
   Number with an unused LUT:             0  out of      1     0%  
   Number of fully used LUT-FF pairs:     0  out of      1     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                           2
 Number of bonded IOBs:                   2  out of    210     0%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 0.673ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               0.673ns (Levels of Logic = 3)
  Source:            clk (PAD)
  Destination:       c (PAD)

  Data Path: clk to c
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.001   0.279  clk_IBUF (clk_IBUF)
     INV:I->O              1   0.113   0.279  c1_INV_0 (c_OBUF)
     OBUF:I->O                 0.000          c_OBUF (c)
    ----------------------------------------
    Total                      0.673ns (0.114ns logic, 0.559ns route)
                                       (16.9% logic, 83.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 6.00 secs
Total CPU time to Xst completion: 6.40 secs
 
--> 

Total memory usage is 4680284 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   13 (   0 filtered)
Number of infos    :    0 (   0 filtered)

