// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition"

// DATE "05/17/2021 13:15:49"

// 
// Device: Altera 5CSEMA5F31C6 Package FBGA896
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module MyComputer (
	Clock,
	LEDR,
	SW,
	KEY,
	HEX0,
	HEX1,
	HEX2,
	HEX3,
	HEX4,
	HEX5);
input 	Clock;
output 	[9:0] LEDR;
input 	[9:0] SW;
input 	[3:0] KEY;
output 	[6:0] HEX0;
output 	[6:0] HEX1;
output 	[6:0] HEX2;
output 	[6:0] HEX3;
output 	[6:0] HEX4;
output 	[6:0] HEX5;

// Design Ports Information
// LEDR[0]	=>  Location: PIN_AF21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[1]	=>  Location: PIN_AG27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[2]	=>  Location: PIN_AG23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[3]	=>  Location: PIN_AA18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[4]	=>  Location: PIN_AG20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[5]	=>  Location: PIN_AK24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[6]	=>  Location: PIN_AH23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[7]	=>  Location: PIN_Y17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[8]	=>  Location: PIN_AH25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LEDR[9]	=>  Location: PIN_AK19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[0]	=>  Location: PIN_AF19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[1]	=>  Location: PIN_W17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[2]	=>  Location: PIN_AK22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[3]	=>  Location: PIN_AE18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[4]	=>  Location: PIN_AJ20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[5]	=>  Location: PIN_AE19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX0[6]	=>  Location: PIN_AH24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[0]	=>  Location: PIN_AJ16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[1]	=>  Location: PIN_W16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[2]	=>  Location: PIN_AG21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[3]	=>  Location: PIN_AA16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[4]	=>  Location: PIN_AB17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[5]	=>  Location: PIN_AK14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX1[6]	=>  Location: PIN_AJ17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[0]	=>  Location: PIN_AG16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[1]	=>  Location: PIN_AJ21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[2]	=>  Location: PIN_AK27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[3]	=>  Location: PIN_AG22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[4]	=>  Location: PIN_AH18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[5]	=>  Location: PIN_AK16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX2[6]	=>  Location: PIN_AE17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[0]	=>  Location: PIN_AD9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[1]	=>  Location: PIN_J10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[2]	=>  Location: PIN_C8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[3]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[4]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[5]	=>  Location: PIN_A9,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX3[6]	=>  Location: PIN_AK18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[0]	=>  Location: PIN_AJ22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[1]	=>  Location: PIN_AE23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[2]	=>  Location: PIN_AK26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[3]	=>  Location: PIN_AD19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[4]	=>  Location: PIN_AJ25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[5]	=>  Location: PIN_AD21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX4[6]	=>  Location: PIN_AK23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[0]	=>  Location: PIN_AG25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[1]	=>  Location: PIN_AC20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[2]	=>  Location: PIN_AE22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[3]	=>  Location: PIN_V18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[4]	=>  Location: PIN_AF23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[5]	=>  Location: PIN_AJ24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// HEX5[6]	=>  Location: PIN_Y18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// Clock	=>  Location: PIN_Y27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[8]	=>  Location: PIN_AK21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[3]	=>  Location: PIN_AF20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[0]	=>  Location: PIN_AC18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[0]	=>  Location: PIN_AA19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[1]	=>  Location: PIN_AF24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[1]	=>  Location: PIN_AJ26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// KEY[2]	=>  Location: PIN_AJ19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[2]	=>  Location: PIN_AD17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[3]	=>  Location: PIN_AH17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[4]	=>  Location: PIN_AH22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[5]	=>  Location: PIN_V17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[9]	=>  Location: PIN_AJ27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[7]	=>  Location: PIN_AH19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// SW[6]	=>  Location: PIN_AG18,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \~QUARTUS_CREATED_GND~I_combout ;
wire \Clock~input_o ;
wire \Clock~inputCLKENA0_outclk ;
wire \cpu|Add1~2 ;
wire \cpu|Add1~6 ;
wire \cpu|Add1~9_sumout ;
wire \cpu|Add0~38 ;
wire \cpu|Add0~41_sumout ;
wire \cpu|cnt[11]~DUPLICATE_q ;
wire \cpu|Add0~90 ;
wire \cpu|Add0~93_sumout ;
wire \cpu|Add0~94 ;
wire \cpu|Add0~65_sumout ;
wire \cpu|Add0~66 ;
wire \cpu|Add0~53_sumout ;
wire \cpu|Add0~54 ;
wire \cpu|Add0~5_sumout ;
wire \cpu|Add0~6 ;
wire \cpu|Add0~57_sumout ;
wire \cpu|Add0~58 ;
wire \cpu|Add0~9_sumout ;
wire \cpu|Add0~10 ;
wire \cpu|Add0~61_sumout ;
wire \cpu|Add0~62 ;
wire \cpu|Add0~49_sumout ;
wire \cpu|Add0~50 ;
wire \cpu|Add0~69_sumout ;
wire \cpu|Equal0~2_combout ;
wire \cpu|Add0~70 ;
wire \cpu|Add0~73_sumout ;
wire \cpu|Add0~74 ;
wire \cpu|Add0~77_sumout ;
wire \cpu|Add0~78 ;
wire \cpu|Add0~13_sumout ;
wire \cpu|Equal0~0_combout ;
wire \cpu|Equal0~4_combout ;
wire \cpu|Add0~42 ;
wire \cpu|Add0~45_sumout ;
wire \cpu|Add0~46 ;
wire \cpu|Add0~89_sumout ;
wire \cpu|cnt[23]~DUPLICATE_q ;
wire \cpu|Add0~14 ;
wire \cpu|Add0~81_sumout ;
wire \cpu|Equal0~3_combout ;
wire \cpu|Add0~1_sumout ;
wire \cpu|cnt~0_combout ;
wire \cpu|Add0~2 ;
wire \cpu|Add0~17_sumout ;
wire \cpu|Add0~18 ;
wire \cpu|Add0~25_sumout ;
wire \cpu|Add0~26 ;
wire \cpu|Add0~29_sumout ;
wire \cpu|Add0~30 ;
wire \cpu|Add0~33_sumout ;
wire \cpu|Add0~34 ;
wire \cpu|Add0~85_sumout ;
wire \cpu|Add0~86 ;
wire \cpu|Add0~21_sumout ;
wire \cpu|Add0~22 ;
wire \cpu|Add0~37_sumout ;
wire \cpu|Equal0~1_combout ;
wire \db|Add0~81_sumout ;
wire \db|Add0~70 ;
wire \db|Add0~73_sumout ;
wire \db|Add0~74 ;
wire \db|Add0~9_sumout ;
wire \db|Add0~10 ;
wire \db|Add0~45_sumout ;
wire \db|Equal0~2_combout ;
wire \db|cnt[6]~DUPLICATE_q ;
wire \db|Equal0~0_combout ;
wire \db|cnt[10]~DUPLICATE_q ;
wire \db|Equal0~1_combout ;
wire \SW[9]~input_o ;
wire \db|cnt~0_combout ;
wire \db|cnt[0]~DUPLICATE_q ;
wire \db|Add0~82 ;
wire \db|Add0~17_sumout ;
wire \db|Add0~18 ;
wire \db|Add0~25_sumout ;
wire \db|Add0~26 ;
wire \db|Add0~29_sumout ;
wire \db|Add0~30 ;
wire \db|Add0~13_sumout ;
wire \db|Add0~14 ;
wire \db|Add0~33_sumout ;
wire \db|Add0~34 ;
wire \db|Add0~1_sumout ;
wire \db|Add0~2 ;
wire \db|Add0~5_sumout ;
wire \db|Add0~6 ;
wire \db|Add0~37_sumout ;
wire \db|Add0~38 ;
wire \db|Add0~41_sumout ;
wire \db|Add0~42 ;
wire \db|Add0~21_sumout ;
wire \db|Add0~22 ;
wire \db|Add0~49_sumout ;
wire \db|Add0~50 ;
wire \db|Add0~53_sumout ;
wire \db|Add0~54 ;
wire \db|Add0~57_sumout ;
wire \db|Add0~58 ;
wire \db|Add0~61_sumout ;
wire \db|Add0~62 ;
wire \db|Add0~65_sumout ;
wire \db|Add0~66 ;
wire \db|Add0~69_sumout ;
wire \db|Add0~46 ;
wire \db|Add0~77_sumout ;
wire \db|Equal0~3_combout ;
wire \db|y~0_combout ;
wire \db|y~q ;
wire \cpu|Equal1~0_combout ;
wire \cpu|Equal1~1_combout ;
wire \SW[8]~input_o ;
wire \cpu|IP[3]~1_combout ;
wire \cpu|Add1~10 ;
wire \cpu|Add1~13_sumout ;
wire \cpu|Add1~14 ;
wire \cpu|Add1~17_sumout ;
wire \cpu|Add1~18 ;
wire \cpu|Add1~21_sumout ;
wire \cpu|Add1~22 ;
wire \cpu|Add1~25_sumout ;
wire \cpu|IP[5]~DUPLICATE_q ;
wire \cpu|Add1~26 ;
wire \cpu|Add1~29_sumout ;
wire \cpu|IP[7]~DUPLICATE_q ;
wire \cpu|IP[3]~DUPLICATE_q ;
wire \cpu|Pmem|data[9]~0_combout ;
wire \cpu|IP[3]~2_combout ;
wire \cpu|Add1~5_sumout ;
wire \cpu|IP[1]~DUPLICATE_q ;
wire \cpu|Decoder3~0_combout ;
wire \cpu|Add1~1_sumout ;
wire \cpu|IP~0_combout ;
wire \cpu|Pmem|data[20]~2_combout ;
wire \cpu|Pmem|data[20]~1_combout ;
wire \cpu|Pmem|data[20]~3_combout ;
wire \cpu|Pmem|Decoder0~0_combout ;
wire \cpu|Equal1~2_combout ;
wire \cpu|Reg~15_combout ;
wire \cpu|Reg~1_combout ;
wire \KEY[0]~input_o ;
wire \cpu|pb[0].dfe|buff~q ;
wire \cpu|pb[0].dfe|y~combout ;
wire \cpu|Pmem|data[8]~4_combout ;
wire \cpu|Pmem|data[9]~5_combout ;
wire \cpu|Reg~8_combout ;
wire \cpu|Reg[31][0]~q ;
wire \SW[0]~input_o ;
wire \cpu|Reg[28][0]~feeder_combout ;
wire \KEY[3]~input_o ;
wire \cpu|pb[3].dfe|buff~q ;
wire \cpu|Reg~9_combout ;
wire \cpu|Reg[28][2]~10_combout ;
wire \cpu|Reg[28][0]~q ;
wire \cpu|Selector7~0_combout ;
wire \cpu|Reg[29][0]~feeder_combout ;
wire \cpu|Reg[29][0]~0_combout ;
wire \cpu|Reg[29][0]~q ;
wire \SW[1]~input_o ;
wire \cpu|Reg[28][1]~feeder_combout ;
wire \cpu|Reg[28][1]~q ;
wire \KEY[1]~input_o ;
wire \cpu|pb[1].dfe|buff~q ;
wire \cpu|pb[1].dfe|y~combout ;
wire \cpu|Reg~11_combout ;
wire \cpu|Reg[31][1]~q ;
wire \cpu|Selector6~0_combout ;
wire \cpu|Reg[29][1]~feeder_combout ;
wire \cpu|Reg[29][1]~q ;
wire \SW[2]~input_o ;
wire \cpu|Reg[28][2]~feeder_combout ;
wire \cpu|Reg[28][2]~q ;
wire \KEY[2]~input_o ;
wire \cpu|sync_btns|buff[2]~feeder_combout ;
wire \cpu|sync_btns|y[2]~feeder_combout ;
wire \cpu|pb[2].dfe|buff~q ;
wire \cpu|pb[2].dfe|y~combout ;
wire \cpu|Reg~12_combout ;
wire \cpu|Reg[31][2]~q ;
wire \cpu|Selector5~0_combout ;
wire \cpu|Reg[29][2]~q ;
wire \SW[3]~input_o ;
wire \cpu|Reg[28][3]~feeder_combout ;
wire \cpu|Reg[28][3]~q ;
wire \cpu|Reg~2_combout ;
wire \cpu|Reg~3_combout ;
wire \cpu|Reg[31][3]~q ;
wire \cpu|Selector4~0_combout ;
wire \cpu|Reg[29][3]~q ;
wire \SW[4]~input_o ;
wire \cpu|Reg[28][4]~feeder_combout ;
wire \cpu|Reg[28][4]~q ;
wire \cpu|Reg~4_combout ;
wire \cpu|Reg[31][7]~5_combout ;
wire \cpu|Reg[31][4]~q ;
wire \cpu|Selector3~0_combout ;
wire \cpu|Reg[29][4]~feeder_combout ;
wire \cpu|Reg[29][4]~q ;
wire \SW[5]~input_o ;
wire \cpu|Reg[28][5]~feeder_combout ;
wire \cpu|Reg[28][5]~q ;
wire \cpu|Reg~6_combout ;
wire \cpu|Reg[31][5]~q ;
wire \cpu|Selector2~0_combout ;
wire \cpu|Reg[29][5]~feeder_combout ;
wire \cpu|Reg[29][5]~q ;
wire \cpu|Reg[31][4]~DUPLICATE_q ;
wire \cpu|Reg[31][5]~DUPLICATE_q ;
wire \SW[7]~input_o ;
wire \cpu|Reg[28][7]~feeder_combout ;
wire \cpu|Reg[28][7]~q ;
wire \cpu|Reg~13_combout ;
wire \cpu|Reg[31][7]~q ;
wire \cpu|Selector0~0_combout ;
wire \cpu|Reg[30][0]~7_combout ;
wire \cpu|Reg[30][7]~q ;
wire \SW[6]~input_o ;
wire \cpu|Reg[28][6]~feeder_combout ;
wire \cpu|Reg[28][6]~q ;
wire \cpu|Reg~14_combout ;
wire \cpu|Reg[31][6]~q ;
wire \cpu|Selector1~0_combout ;
wire \cpu|Reg[30][6]~q ;
wire \cpu|Reg[30][5]~q ;
wire \cpu|Reg[30][4]~feeder_combout ;
wire \cpu|Reg[30][4]~q ;
wire \cpu|Reg[30][3]~q ;
wire \cpu|Reg[30][2]~q ;
wire \cpu|Reg[30][1]~q ;
wire \cpu|Reg[30][0]~feeder_combout ;
wire \cpu|Reg[30][0]~q ;
wire \dnum|Add0~18 ;
wire \dnum|Add0~22 ;
wire \dnum|Add0~26 ;
wire \dnum|Add0~30 ;
wire \dnum|Add0~2 ;
wire \dnum|Add0~6 ;
wire \dnum|Add0~10 ;
wire \dnum|Add0~13_sumout ;
wire \dnum|Add0~9_sumout ;
wire \dnum|Add0~5_sumout ;
wire \dnum|Add0~1_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22_cout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~6 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~10 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~14 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~18 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~17_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~13_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~9_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout ;
wire \dnum|ux[4]~3_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5_sumout ;
wire \dnum|Add0~29_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14_cout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~6 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~18 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~22 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~26 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~10_cout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~25_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17_sumout ;
wire \dnum|ux[3]~2_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5_sumout ;
wire \dnum|Add0~25_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18_cout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~6 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~10 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~22 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~26 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~14_cout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~11_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~25_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~15_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9_sumout ;
wire \dnum|ux[2]~1_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5_sumout ;
wire \dnum|Add0~21_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22_cout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~6 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~10 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~14 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~26 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~18_cout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~25_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9_sumout ;
wire \dnum|ux[1]~0_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5_sumout ;
wire \dnum|Add0~17_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26_cout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~6 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~10 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~14 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~18 ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~22_cout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9_sumout ;
wire \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ;
wire \cpu|Reg[29][7]~DUPLICATE_q ;
wire \dnum|dd0|n~0_combout ;
wire \dnum|dd0|n~1_combout ;
wire \dnum|dd0|converter|segs[4]~0_combout ;
wire \dnum|dd0|converter|WideOr6~0_combout ;
wire \dnum|dd0|converter|WideOr5~0_combout ;
wire \dnum|dd0|converter|WideOr4~0_combout ;
wire \dnum|dd0|converter|WideOr3~0_combout ;
wire \dnum|dd0|converter|WideOr2~0_combout ;
wire \dnum|dd0|converter|WideOr1~0_combout ;
wire \cpu|Reg[29][7]~q ;
wire \dnum|dd0|converter|segs[6]~1_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~22_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~10 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~14 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~18 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~6 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~5_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~17_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~13_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_4~9_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~26_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~22 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~10 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~14 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~18 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~6_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~13_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~4_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~7_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~17_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~8_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~9_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_5~21_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~26_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~22 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~18 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~10 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~14 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~6_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~13_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~9_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~17_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_6~21_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~26_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~22 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~18 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~14 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~10 ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~6_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~0_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~9_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~3_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[26]~10_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~13_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[25]~14_combout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~17_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_7~21_sumout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_8~26_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_8~22_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_8~18_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_8~14_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_8~10_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_8~6_cout ;
wire \dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26_cout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~6 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~7 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~14 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~15 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~18 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~19 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~10 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~11 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~9_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18_cout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~6 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~10 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~22 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~26 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~14_cout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~25_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22_cout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~6 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~10 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~14 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~26 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~18_cout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~25_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~9_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~6 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~10 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~14 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~18 ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~22_cout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13_sumout ;
wire \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ;
wire \dnum|dd1|n~0_combout ;
wire \dnum|dd0|eno~0_combout ;
wire \dnum|dd1|converter|WideOr6~0_combout ;
wire \dnum|dd1|converter|WideOr6~1_combout ;
wire \dnum|dd1|converter|WideOr5~0_combout ;
wire \dnum|dd1|converter|WideOr4~0_combout ;
wire \dnum|dd1|converter|WideOr3~0_combout ;
wire \dnum|dd1|converter|WideOr2~0_combout ;
wire \dnum|dd1|converter|WideOr1~0_combout ;
wire \dnum|dd1|converter|WideOr0~0_combout ;
wire \dnum|dd1|converter|segs[6]~0_combout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~18 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~19 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~10 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~11 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~14 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~15 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~6 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~7 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~5_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~13_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~9_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3_combout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4_combout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_5~17_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~26_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~22 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~18 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~10 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~14 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~6_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~6 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~7 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~10 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~11 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~18 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~19 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~14 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~15 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~13_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7_combout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~13_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~9_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5_combout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~17_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_6~21_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~26_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~22 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~18 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~14 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~10 ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~6_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22_cout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~6 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~10 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~14 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~26 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~18_cout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~25_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4_combout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~0_combout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~9_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~2_combout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[26]~6_combout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~13_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[25]~7_combout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~17_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_7~21_sumout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_8~26_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_8~22_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_8~18_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_8~14_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_8~10_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_8~6_cout ;
wire \dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26_cout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~6 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~10 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~14 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~18 ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~22_cout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ;
wire \dnum|dd2|Equal2~0_combout ;
wire \dnum|dd2|converter|WideOr6~0_combout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17_sumout ;
wire \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ;
wire \dnum|dd2|converter|WideOr6~1_combout ;
wire \dnum|dd2|converter|WideOr5~0_combout ;
wire \dnum|dd2|converter|WideOr4~0_combout ;
wire \dnum|dd2|converter|WideOr3~0_combout ;
wire \dnum|dd2|converter|WideOr2~0_combout ;
wire \dnum|dd2|converter|WideOr1~0_combout ;
wire \dnum|dd2|converter|WideOr0~0_combout ;
wire \dnum|dd2|converter|segs[6]~0_combout ;
wire \dnum|dd2|eno~0_combout ;
wire \cpu|IP_OUT[1]~feeder_combout ;
wire \dh|disp0|WideOr6~0_combout ;
wire \dh|disp0|WideOr5~0_combout ;
wire \dh|disp0|WideOr4~0_combout ;
wire \dh|disp0|WideOr3~0_combout ;
wire \dh|disp0|WideOr2~0_combout ;
wire \dh|disp0|WideOr1~0_combout ;
wire \dh|disp0|WideOr0~0_combout ;
wire \dh|disp1|WideOr6~0_combout ;
wire \dh|disp1|WideOr5~0_combout ;
wire \dh|disp1|WideOr4~0_combout ;
wire \dh|disp1|WideOr3~0_combout ;
wire \dh|disp1|WideOr2~0_combout ;
wire \dh|disp1|WideOr1~0_combout ;
wire \dh|disp1|WideOr0~0_combout ;
wire [23:0] \cpu|cnt ;
wire [7:0] \cpu|IP ;
wire [7:0] \cpu|IP_OUT ;
wire [20:0] \db|cnt ;
wire [0:0] \db|sync|buff ;
wire [0:0] \cpu|tbo|y ;
wire [0:0] \cpu|tbo|buff ;
wire [3:0] \cpu|Debug ;
wire [3:0] \cpu|sync_btns|y ;
wire [7:0] \cpu|sync_din|y ;
wire [0:0] \db|sync|y ;
wire [3:0] \cpu|sync_btns|buff ;
wire [7:0] \cpu|sync_din|buff ;


// Location: IOOBUF_X70_Y0_N19
cyclonev_io_obuf \LEDR[0]~output (
	.i(\cpu|Reg[29][0]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[0]),
	.obar());
// synopsys translate_off
defparam \LEDR[0]~output .bus_hold = "false";
defparam \LEDR[0]~output .open_drain_output = "false";
defparam \LEDR[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y4_N79
cyclonev_io_obuf \LEDR[1]~output (
	.i(\cpu|Reg[29][1]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[1]),
	.obar());
// synopsys translate_off
defparam \LEDR[1]~output .bus_hold = "false";
defparam \LEDR[1]~output .open_drain_output = "false";
defparam \LEDR[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N36
cyclonev_io_obuf \LEDR[2]~output (
	.i(\cpu|Reg[29][2]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[2]),
	.obar());
// synopsys translate_off
defparam \LEDR[2]~output .bus_hold = "false";
defparam \LEDR[2]~output .open_drain_output = "false";
defparam \LEDR[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N19
cyclonev_io_obuf \LEDR[3]~output (
	.i(\cpu|Reg[29][3]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[3]),
	.obar());
// synopsys translate_off
defparam \LEDR[3]~output .bus_hold = "false";
defparam \LEDR[3]~output .open_drain_output = "false";
defparam \LEDR[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N19
cyclonev_io_obuf \LEDR[4]~output (
	.i(\cpu|Reg[29][4]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[4]),
	.obar());
// synopsys translate_off
defparam \LEDR[4]~output .bus_hold = "false";
defparam \LEDR[4]~output .open_drain_output = "false";
defparam \LEDR[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N53
cyclonev_io_obuf \LEDR[5]~output (
	.i(\cpu|Reg[29][5]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[5]),
	.obar());
// synopsys translate_off
defparam \LEDR[5]~output .bus_hold = "false";
defparam \LEDR[5]~output .open_drain_output = "false";
defparam \LEDR[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N36
cyclonev_io_obuf \LEDR[6]~output (
	.i(\cpu|Debug [0]),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[6]),
	.obar());
// synopsys translate_off
defparam \LEDR[6]~output .bus_hold = "false";
defparam \LEDR[6]~output .open_drain_output = "false";
defparam \LEDR[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N2
cyclonev_io_obuf \LEDR[7]~output (
	.i(\cpu|Reg[31][3]~q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[7]),
	.obar());
// synopsys translate_off
defparam \LEDR[7]~output .bus_hold = "false";
defparam \LEDR[7]~output .open_drain_output = "false";
defparam \LEDR[7]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N53
cyclonev_io_obuf \LEDR[8]~output (
	.i(\cpu|Reg[31][4]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[8]),
	.obar());
// synopsys translate_off
defparam \LEDR[8]~output .bus_hold = "false";
defparam \LEDR[8]~output .open_drain_output = "false";
defparam \LEDR[8]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N53
cyclonev_io_obuf \LEDR[9]~output (
	.i(\cpu|Reg[31][5]~DUPLICATE_q ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(LEDR[9]),
	.obar());
// synopsys translate_off
defparam \LEDR[9]~output .bus_hold = "false";
defparam \LEDR[9]~output .open_drain_output = "false";
defparam \LEDR[9]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N2
cyclonev_io_obuf \HEX0[0]~output (
	.i(\dnum|dd0|converter|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[0]),
	.obar());
// synopsys translate_off
defparam \HEX0[0]~output .bus_hold = "false";
defparam \HEX0[0]~output .open_drain_output = "false";
defparam \HEX0[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X60_Y0_N19
cyclonev_io_obuf \HEX0[1]~output (
	.i(\dnum|dd0|converter|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[1]),
	.obar());
// synopsys translate_off
defparam \HEX0[1]~output .bus_hold = "false";
defparam \HEX0[1]~output .open_drain_output = "false";
defparam \HEX0[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X68_Y0_N53
cyclonev_io_obuf \HEX0[2]~output (
	.i(\dnum|dd0|converter|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[2]),
	.obar());
// synopsys translate_off
defparam \HEX0[2]~output .bus_hold = "false";
defparam \HEX0[2]~output .open_drain_output = "false";
defparam \HEX0[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N42
cyclonev_io_obuf \HEX0[3]~output (
	.i(\dnum|dd0|converter|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[3]),
	.obar());
// synopsys translate_off
defparam \HEX0[3]~output .bus_hold = "false";
defparam \HEX0[3]~output .open_drain_output = "false";
defparam \HEX0[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N36
cyclonev_io_obuf \HEX0[4]~output (
	.i(\dnum|dd0|converter|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[4]),
	.obar());
// synopsys translate_off
defparam \HEX0[4]~output .bus_hold = "false";
defparam \HEX0[4]~output .open_drain_output = "false";
defparam \HEX0[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N59
cyclonev_io_obuf \HEX0[5]~output (
	.i(\dnum|dd0|converter|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[5]),
	.obar());
// synopsys translate_off
defparam \HEX0[5]~output .bus_hold = "false";
defparam \HEX0[5]~output .open_drain_output = "false";
defparam \HEX0[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X64_Y0_N53
cyclonev_io_obuf \HEX0[6]~output (
	.i(!\dnum|dd0|converter|segs[6]~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX0[6]),
	.obar());
// synopsys translate_off
defparam \HEX0[6]~output .bus_hold = "false";
defparam \HEX0[6]~output .open_drain_output = "false";
defparam \HEX0[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N36
cyclonev_io_obuf \HEX1[0]~output (
	.i(\dnum|dd1|converter|WideOr6~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[0]),
	.obar());
// synopsys translate_off
defparam \HEX1[0]~output .bus_hold = "false";
defparam \HEX1[0]~output .open_drain_output = "false";
defparam \HEX1[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N19
cyclonev_io_obuf \HEX1[1]~output (
	.i(\dnum|dd1|converter|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[1]),
	.obar());
// synopsys translate_off
defparam \HEX1[1]~output .bus_hold = "false";
defparam \HEX1[1]~output .open_drain_output = "false";
defparam \HEX1[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N2
cyclonev_io_obuf \HEX1[2]~output (
	.i(\dnum|dd1|converter|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[2]),
	.obar());
// synopsys translate_off
defparam \HEX1[2]~output .bus_hold = "false";
defparam \HEX1[2]~output .open_drain_output = "false";
defparam \HEX1[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cyclonev_io_obuf \HEX1[3]~output (
	.i(\dnum|dd1|converter|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[3]),
	.obar());
// synopsys translate_off
defparam \HEX1[3]~output .bus_hold = "false";
defparam \HEX1[3]~output .open_drain_output = "false";
defparam \HEX1[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N19
cyclonev_io_obuf \HEX1[4]~output (
	.i(\dnum|dd1|converter|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[4]),
	.obar());
// synopsys translate_off
defparam \HEX1[4]~output .bus_hold = "false";
defparam \HEX1[4]~output .open_drain_output = "false";
defparam \HEX1[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N53
cyclonev_io_obuf \HEX1[5]~output (
	.i(\dnum|dd1|converter|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[5]),
	.obar());
// synopsys translate_off
defparam \HEX1[5]~output .bus_hold = "false";
defparam \HEX1[5]~output .open_drain_output = "false";
defparam \HEX1[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N42
cyclonev_io_obuf \HEX1[6]~output (
	.i(\dnum|dd1|converter|segs[6]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX1[6]),
	.obar());
// synopsys translate_off
defparam \HEX1[6]~output .bus_hold = "false";
defparam \HEX1[6]~output .open_drain_output = "false";
defparam \HEX1[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N76
cyclonev_io_obuf \HEX2[0]~output (
	.i(\dnum|dd2|converter|WideOr6~1_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[0]),
	.obar());
// synopsys translate_off
defparam \HEX2[0]~output .bus_hold = "false";
defparam \HEX2[0]~output .open_drain_output = "false";
defparam \HEX2[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X62_Y0_N53
cyclonev_io_obuf \HEX2[1]~output (
	.i(\dnum|dd2|converter|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[1]),
	.obar());
// synopsys translate_off
defparam \HEX2[1]~output .bus_hold = "false";
defparam \HEX2[1]~output .open_drain_output = "false";
defparam \HEX2[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N53
cyclonev_io_obuf \HEX2[2]~output (
	.i(\dnum|dd2|converter|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[2]),
	.obar());
// synopsys translate_off
defparam \HEX2[2]~output .bus_hold = "false";
defparam \HEX2[2]~output .open_drain_output = "false";
defparam \HEX2[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X66_Y0_N76
cyclonev_io_obuf \HEX2[3]~output (
	.i(\dnum|dd2|converter|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[3]),
	.obar());
// synopsys translate_off
defparam \HEX2[3]~output .bus_hold = "false";
defparam \HEX2[3]~output .open_drain_output = "false";
defparam \HEX2[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N53
cyclonev_io_obuf \HEX2[4]~output (
	.i(\dnum|dd2|converter|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[4]),
	.obar());
// synopsys translate_off
defparam \HEX2[4]~output .bus_hold = "false";
defparam \HEX2[4]~output .open_drain_output = "false";
defparam \HEX2[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X54_Y0_N53
cyclonev_io_obuf \HEX2[5]~output (
	.i(\dnum|dd2|converter|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[5]),
	.obar());
// synopsys translate_off
defparam \HEX2[5]~output .bus_hold = "false";
defparam \HEX2[5]~output .open_drain_output = "false";
defparam \HEX2[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X50_Y0_N42
cyclonev_io_obuf \HEX2[6]~output (
	.i(\dnum|dd2|converter|segs[6]~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX2[6]),
	.obar());
// synopsys translate_off
defparam \HEX2[6]~output .bus_hold = "false";
defparam \HEX2[6]~output .open_drain_output = "false";
defparam \HEX2[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X2_Y0_N76
cyclonev_io_obuf \HEX3[0]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[0]),
	.obar());
// synopsys translate_off
defparam \HEX3[0]~output .bus_hold = "false";
defparam \HEX3[0]~output .open_drain_output = "false";
defparam \HEX3[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X4_Y81_N2
cyclonev_io_obuf \HEX3[1]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[1]),
	.obar());
// synopsys translate_off
defparam \HEX3[1]~output .bus_hold = "false";
defparam \HEX3[1]~output .open_drain_output = "false";
defparam \HEX3[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X30_Y81_N36
cyclonev_io_obuf \HEX3[2]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[2]),
	.obar());
// synopsys translate_off
defparam \HEX3[2]~output .bus_hold = "false";
defparam \HEX3[2]~output .open_drain_output = "false";
defparam \HEX3[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y11_N96
cyclonev_io_obuf \HEX3[3]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[3]),
	.obar());
// synopsys translate_off
defparam \HEX3[3]~output .bus_hold = "false";
defparam \HEX3[3]~output .open_drain_output = "false";
defparam \HEX3[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X28_Y81_N2
cyclonev_io_obuf \HEX3[4]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[4]),
	.obar());
// synopsys translate_off
defparam \HEX3[4]~output .bus_hold = "false";
defparam \HEX3[4]~output .open_drain_output = "false";
defparam \HEX3[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X34_Y81_N76
cyclonev_io_obuf \HEX3[5]~output (
	.i(vcc),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[5]),
	.obar());
// synopsys translate_off
defparam \HEX3[5]~output .bus_hold = "false";
defparam \HEX3[5]~output .open_drain_output = "false";
defparam \HEX3[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X58_Y0_N59
cyclonev_io_obuf \HEX3[6]~output (
	.i(!\dnum|dd2|eno~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX3[6]),
	.obar());
// synopsys translate_off
defparam \HEX3[6]~output .bus_hold = "false";
defparam \HEX3[6]~output .open_drain_output = "false";
defparam \HEX3[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X70_Y0_N53
cyclonev_io_obuf \HEX4[0]~output (
	.i(\dh|disp0|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[0]),
	.obar());
// synopsys translate_off
defparam \HEX4[0]~output .bus_hold = "false";
defparam \HEX4[0]~output .open_drain_output = "false";
defparam \HEX4[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N19
cyclonev_io_obuf \HEX4[1]~output (
	.i(\dh|disp0|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[1]),
	.obar());
// synopsys translate_off
defparam \HEX4[1]~output .bus_hold = "false";
defparam \HEX4[1]~output .open_drain_output = "false";
defparam \HEX4[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N53
cyclonev_io_obuf \HEX4[2]~output (
	.i(\dh|disp0|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[2]),
	.obar());
// synopsys translate_off
defparam \HEX4[2]~output .bus_hold = "false";
defparam \HEX4[2]~output .open_drain_output = "false";
defparam \HEX4[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N19
cyclonev_io_obuf \HEX4[3]~output (
	.i(\dh|disp0|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[3]),
	.obar());
// synopsys translate_off
defparam \HEX4[3]~output .bus_hold = "false";
defparam \HEX4[3]~output .open_drain_output = "false";
defparam \HEX4[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N93
cyclonev_io_obuf \HEX4[4]~output (
	.i(\dh|disp0|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[4]),
	.obar());
// synopsys translate_off
defparam \HEX4[4]~output .bus_hold = "false";
defparam \HEX4[4]~output .open_drain_output = "false";
defparam \HEX4[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X82_Y0_N59
cyclonev_io_obuf \HEX4[5]~output (
	.i(\dh|disp0|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[5]),
	.obar());
// synopsys translate_off
defparam \HEX4[5]~output .bus_hold = "false";
defparam \HEX4[5]~output .open_drain_output = "false";
defparam \HEX4[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N36
cyclonev_io_obuf \HEX4[6]~output (
	.i(!\dh|disp0|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX4[6]),
	.obar());
// synopsys translate_off
defparam \HEX4[6]~output .bus_hold = "false";
defparam \HEX4[6]~output .open_drain_output = "false";
defparam \HEX4[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N36
cyclonev_io_obuf \HEX5[0]~output (
	.i(\dh|disp1|WideOr6~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[0]),
	.obar());
// synopsys translate_off
defparam \HEX5[0]~output .bus_hold = "false";
defparam \HEX5[0]~output .open_drain_output = "false";
defparam \HEX5[0]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X76_Y0_N2
cyclonev_io_obuf \HEX5[1]~output (
	.i(\dh|disp1|WideOr5~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[1]),
	.obar());
// synopsys translate_off
defparam \HEX5[1]~output .bus_hold = "false";
defparam \HEX5[1]~output .open_drain_output = "false";
defparam \HEX5[1]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X78_Y0_N2
cyclonev_io_obuf \HEX5[2]~output (
	.i(\dh|disp1|WideOr4~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[2]),
	.obar());
// synopsys translate_off
defparam \HEX5[2]~output .bus_hold = "false";
defparam \HEX5[2]~output .open_drain_output = "false";
defparam \HEX5[2]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X80_Y0_N2
cyclonev_io_obuf \HEX5[3]~output (
	.i(\dh|disp1|WideOr3~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[3]),
	.obar());
// synopsys translate_off
defparam \HEX5[3]~output .bus_hold = "false";
defparam \HEX5[3]~output .open_drain_output = "false";
defparam \HEX5[3]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N42
cyclonev_io_obuf \HEX5[4]~output (
	.i(\dh|disp1|WideOr2~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[4]),
	.obar());
// synopsys translate_off
defparam \HEX5[4]~output .bus_hold = "false";
defparam \HEX5[4]~output .open_drain_output = "false";
defparam \HEX5[4]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N76
cyclonev_io_obuf \HEX5[5]~output (
	.i(\dh|disp1|WideOr1~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[5]),
	.obar());
// synopsys translate_off
defparam \HEX5[5]~output .bus_hold = "false";
defparam \HEX5[5]~output .open_drain_output = "false";
defparam \HEX5[5]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOOBUF_X72_Y0_N2
cyclonev_io_obuf \HEX5[6]~output (
	.i(!\dh|disp1|WideOr0~0_combout ),
	.oe(vcc),
	.dynamicterminationcontrol(gnd),
	.seriesterminationcontrol(16'b0000000000000000),
	.parallelterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(HEX5[6]),
	.obar());
// synopsys translate_off
defparam \HEX5[6]~output .bus_hold = "false";
defparam \HEX5[6]~output .open_drain_output = "false";
defparam \HEX5[6]~output .shift_series_termination_control = "false";
// synopsys translate_on

// Location: IOIBUF_X89_Y25_N21
cyclonev_io_ibuf \Clock~input (
	.i(Clock),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\Clock~input_o ));
// synopsys translate_off
defparam \Clock~input .bus_hold = "false";
defparam \Clock~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G10
cyclonev_clkena \Clock~inputCLKENA0 (
	.inclk(\Clock~input_o ),
	.ena(vcc),
	.outclk(\Clock~inputCLKENA0_outclk ),
	.enaout());
// synopsys translate_off
defparam \Clock~inputCLKENA0 .clock_type = "global clock";
defparam \Clock~inputCLKENA0 .disable_mode = "low";
defparam \Clock~inputCLKENA0 .ena_register_mode = "always enabled";
defparam \Clock~inputCLKENA0 .ena_register_power_up = "high";
defparam \Clock~inputCLKENA0 .test_syn = "high";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N30
cyclonev_lcell_comb \cpu|Add1~1 (
// Equation(s):
// \cpu|Add1~1_sumout  = SUM(( \cpu|IP [0] ) + ( VCC ) + ( !VCC ))
// \cpu|Add1~2  = CARRY(( \cpu|IP [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|IP [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~1_sumout ),
	.cout(\cpu|Add1~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~1 .extended_lut = "off";
defparam \cpu|Add1~1 .lut_mask = 64'h0000000000000F0F;
defparam \cpu|Add1~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N33
cyclonev_lcell_comb \cpu|Add1~5 (
// Equation(s):
// \cpu|Add1~5_sumout  = SUM(( \cpu|IP [1] ) + ( GND ) + ( \cpu|Add1~2  ))
// \cpu|Add1~6  = CARRY(( \cpu|IP [1] ) + ( GND ) + ( \cpu|Add1~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~5_sumout ),
	.cout(\cpu|Add1~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~5 .extended_lut = "off";
defparam \cpu|Add1~5 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add1~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N36
cyclonev_lcell_comb \cpu|Add1~9 (
// Equation(s):
// \cpu|Add1~9_sumout  = SUM(( \cpu|IP [2] ) + ( GND ) + ( \cpu|Add1~6  ))
// \cpu|Add1~10  = CARRY(( \cpu|IP [2] ) + ( GND ) + ( \cpu|Add1~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP [2]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~9_sumout ),
	.cout(\cpu|Add1~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~9 .extended_lut = "off";
defparam \cpu|Add1~9 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add1~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N51
cyclonev_lcell_comb \cpu|Add0~37 (
// Equation(s):
// \cpu|Add0~37_sumout  = SUM(( \cpu|cnt [7] ) + ( GND ) + ( \cpu|Add0~22  ))
// \cpu|Add0~38  = CARRY(( \cpu|cnt [7] ) + ( GND ) + ( \cpu|Add0~22  ))

	.dataa(!\cpu|cnt [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~37_sumout ),
	.cout(\cpu|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~37 .extended_lut = "off";
defparam \cpu|Add0~37 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N54
cyclonev_lcell_comb \cpu|Add0~41 (
// Equation(s):
// \cpu|Add0~41_sumout  = SUM(( \cpu|cnt [8] ) + ( GND ) + ( \cpu|Add0~38  ))
// \cpu|Add0~42  = CARRY(( \cpu|cnt [8] ) + ( GND ) + ( \cpu|Add0~38  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [8]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~41_sumout ),
	.cout(\cpu|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~41 .extended_lut = "off";
defparam \cpu|Add0~41 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N5
dffeas \cpu|cnt[11]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt[11]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[11]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|cnt[11]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N0
cyclonev_lcell_comb \cpu|Add0~89 (
// Equation(s):
// \cpu|Add0~89_sumout  = SUM(( \cpu|cnt [10] ) + ( GND ) + ( \cpu|Add0~46  ))
// \cpu|Add0~90  = CARRY(( \cpu|cnt [10] ) + ( GND ) + ( \cpu|Add0~46  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~89_sumout ),
	.cout(\cpu|Add0~90 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~89 .extended_lut = "off";
defparam \cpu|Add0~89 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~89 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N3
cyclonev_lcell_comb \cpu|Add0~93 (
// Equation(s):
// \cpu|Add0~93_sumout  = SUM(( \cpu|cnt[11]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add0~90  ))
// \cpu|Add0~94  = CARRY(( \cpu|cnt[11]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add0~90  ))

	.dataa(!\cpu|cnt[11]~DUPLICATE_q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~90 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~93_sumout ),
	.cout(\cpu|Add0~94 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~93 .extended_lut = "off";
defparam \cpu|Add0~93 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~93 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N4
dffeas \cpu|cnt[11] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~93_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[11] .is_wysiwyg = "true";
defparam \cpu|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N6
cyclonev_lcell_comb \cpu|Add0~65 (
// Equation(s):
// \cpu|Add0~65_sumout  = SUM(( \cpu|cnt [12] ) + ( GND ) + ( \cpu|Add0~94  ))
// \cpu|Add0~66  = CARRY(( \cpu|cnt [12] ) + ( GND ) + ( \cpu|Add0~94  ))

	.dataa(gnd),
	.datab(!\cpu|cnt [12]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~94 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~65_sumout ),
	.cout(\cpu|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~65 .extended_lut = "off";
defparam \cpu|Add0~65 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N8
dffeas \cpu|cnt[12] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[12] .is_wysiwyg = "true";
defparam \cpu|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N9
cyclonev_lcell_comb \cpu|Add0~53 (
// Equation(s):
// \cpu|Add0~53_sumout  = SUM(( \cpu|cnt [13] ) + ( GND ) + ( \cpu|Add0~66  ))
// \cpu|Add0~54  = CARRY(( \cpu|cnt [13] ) + ( GND ) + ( \cpu|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~53_sumout ),
	.cout(\cpu|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~53 .extended_lut = "off";
defparam \cpu|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N11
dffeas \cpu|cnt[13] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[13] .is_wysiwyg = "true";
defparam \cpu|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N12
cyclonev_lcell_comb \cpu|Add0~5 (
// Equation(s):
// \cpu|Add0~5_sumout  = SUM(( \cpu|cnt [14] ) + ( GND ) + ( \cpu|Add0~54  ))
// \cpu|Add0~6  = CARRY(( \cpu|cnt [14] ) + ( GND ) + ( \cpu|Add0~54  ))

	.dataa(gnd),
	.datab(!\cpu|cnt [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~5_sumout ),
	.cout(\cpu|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~5 .extended_lut = "off";
defparam \cpu|Add0~5 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N14
dffeas \cpu|cnt[14] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[14] .is_wysiwyg = "true";
defparam \cpu|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N15
cyclonev_lcell_comb \cpu|Add0~57 (
// Equation(s):
// \cpu|Add0~57_sumout  = SUM(( \cpu|cnt [15] ) + ( GND ) + ( \cpu|Add0~6  ))
// \cpu|Add0~58  = CARRY(( \cpu|cnt [15] ) + ( GND ) + ( \cpu|Add0~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~57_sumout ),
	.cout(\cpu|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~57 .extended_lut = "off";
defparam \cpu|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N17
dffeas \cpu|cnt[15] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[15] .is_wysiwyg = "true";
defparam \cpu|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N18
cyclonev_lcell_comb \cpu|Add0~9 (
// Equation(s):
// \cpu|Add0~9_sumout  = SUM(( \cpu|cnt [16] ) + ( GND ) + ( \cpu|Add0~58  ))
// \cpu|Add0~10  = CARRY(( \cpu|cnt [16] ) + ( GND ) + ( \cpu|Add0~58  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~9_sumout ),
	.cout(\cpu|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~9 .extended_lut = "off";
defparam \cpu|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N20
dffeas \cpu|cnt[16] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[16] .is_wysiwyg = "true";
defparam \cpu|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N21
cyclonev_lcell_comb \cpu|Add0~61 (
// Equation(s):
// \cpu|Add0~61_sumout  = SUM(( \cpu|cnt [17] ) + ( GND ) + ( \cpu|Add0~10  ))
// \cpu|Add0~62  = CARRY(( \cpu|cnt [17] ) + ( GND ) + ( \cpu|Add0~10  ))

	.dataa(!\cpu|cnt [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~61_sumout ),
	.cout(\cpu|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~61 .extended_lut = "off";
defparam \cpu|Add0~61 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N23
dffeas \cpu|cnt[17] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[17] .is_wysiwyg = "true";
defparam \cpu|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N24
cyclonev_lcell_comb \cpu|Add0~49 (
// Equation(s):
// \cpu|Add0~49_sumout  = SUM(( \cpu|cnt [18] ) + ( GND ) + ( \cpu|Add0~62  ))
// \cpu|Add0~50  = CARRY(( \cpu|cnt [18] ) + ( GND ) + ( \cpu|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~49_sumout ),
	.cout(\cpu|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~49 .extended_lut = "off";
defparam \cpu|Add0~49 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N26
dffeas \cpu|cnt[18] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[18] .is_wysiwyg = "true";
defparam \cpu|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N27
cyclonev_lcell_comb \cpu|Add0~69 (
// Equation(s):
// \cpu|Add0~69_sumout  = SUM(( \cpu|cnt [19] ) + ( GND ) + ( \cpu|Add0~50  ))
// \cpu|Add0~70  = CARRY(( \cpu|cnt [19] ) + ( GND ) + ( \cpu|Add0~50  ))

	.dataa(!\cpu|cnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~69_sumout ),
	.cout(\cpu|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~69 .extended_lut = "off";
defparam \cpu|Add0~69 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N29
dffeas \cpu|cnt[19] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[19] .is_wysiwyg = "true";
defparam \cpu|cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N54
cyclonev_lcell_comb \cpu|Equal0~2 (
// Equation(s):
// \cpu|Equal0~2_combout  = ( \cpu|cnt [19] & ( \cpu|cnt [13] & ( (\cpu|cnt [18] & (\cpu|cnt [12] & (\cpu|cnt [17] & \cpu|cnt [15]))) ) ) )

	.dataa(!\cpu|cnt [18]),
	.datab(!\cpu|cnt [12]),
	.datac(!\cpu|cnt [17]),
	.datad(!\cpu|cnt [15]),
	.datae(!\cpu|cnt [19]),
	.dataf(!\cpu|cnt [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~2 .extended_lut = "off";
defparam \cpu|Equal0~2 .lut_mask = 64'h0000000000000001;
defparam \cpu|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N30
cyclonev_lcell_comb \cpu|Add0~73 (
// Equation(s):
// \cpu|Add0~73_sumout  = SUM(( \cpu|cnt [20] ) + ( GND ) + ( \cpu|Add0~70  ))
// \cpu|Add0~74  = CARRY(( \cpu|cnt [20] ) + ( GND ) + ( \cpu|Add0~70  ))

	.dataa(gnd),
	.datab(!\cpu|cnt [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~73_sumout ),
	.cout(\cpu|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~73 .extended_lut = "off";
defparam \cpu|Add0~73 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N32
dffeas \cpu|cnt[20] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[20] .is_wysiwyg = "true";
defparam \cpu|cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N33
cyclonev_lcell_comb \cpu|Add0~77 (
// Equation(s):
// \cpu|Add0~77_sumout  = SUM(( \cpu|cnt [21] ) + ( GND ) + ( \cpu|Add0~74  ))
// \cpu|Add0~78  = CARRY(( \cpu|cnt [21] ) + ( GND ) + ( \cpu|Add0~74  ))

	.dataa(!\cpu|cnt [21]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~77_sumout ),
	.cout(\cpu|Add0~78 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~77 .extended_lut = "off";
defparam \cpu|Add0~77 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N35
dffeas \cpu|cnt[21] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [21]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[21] .is_wysiwyg = "true";
defparam \cpu|cnt[21] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N36
cyclonev_lcell_comb \cpu|Add0~13 (
// Equation(s):
// \cpu|Add0~13_sumout  = SUM(( \cpu|cnt [22] ) + ( GND ) + ( \cpu|Add0~78  ))
// \cpu|Add0~14  = CARRY(( \cpu|cnt [22] ) + ( GND ) + ( \cpu|Add0~78  ))

	.dataa(gnd),
	.datab(!\cpu|cnt [22]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~78 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~13_sumout ),
	.cout(\cpu|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~13 .extended_lut = "off";
defparam \cpu|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N37
dffeas \cpu|cnt[22] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [22]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[22] .is_wysiwyg = "true";
defparam \cpu|cnt[22] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N6
cyclonev_lcell_comb \cpu|Equal0~0 (
// Equation(s):
// \cpu|Equal0~0_combout  = ( !\cpu|cnt [22] & ( \cpu|cnt [0] & ( (!\cpu|cnt [1] & (!\cpu|cnt [16] & (!\cpu|cnt [6] & !\cpu|cnt [14]))) ) ) )

	.dataa(!\cpu|cnt [1]),
	.datab(!\cpu|cnt [16]),
	.datac(!\cpu|cnt [6]),
	.datad(!\cpu|cnt [14]),
	.datae(!\cpu|cnt [22]),
	.dataf(!\cpu|cnt [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~0 .extended_lut = "off";
defparam \cpu|Equal0~0 .lut_mask = 64'h0000000080000000;
defparam \cpu|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N24
cyclonev_lcell_comb \cpu|Equal0~4 (
// Equation(s):
// \cpu|Equal0~4_combout  = ( \cpu|Equal0~0_combout  & ( (\cpu|cnt [11] & (\cpu|Equal0~1_combout  & (\cpu|Equal0~3_combout  & \cpu|Equal0~2_combout ))) ) )

	.dataa(!\cpu|cnt [11]),
	.datab(!\cpu|Equal0~1_combout ),
	.datac(!\cpu|Equal0~3_combout ),
	.datad(!\cpu|Equal0~2_combout ),
	.datae(gnd),
	.dataf(!\cpu|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~4 .extended_lut = "off";
defparam \cpu|Equal0~4 .lut_mask = 64'h0000000000010001;
defparam \cpu|Equal0~4 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N56
dffeas \cpu|cnt[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[8] .is_wysiwyg = "true";
defparam \cpu|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N57
cyclonev_lcell_comb \cpu|Add0~45 (
// Equation(s):
// \cpu|Add0~45_sumout  = SUM(( \cpu|cnt [9] ) + ( GND ) + ( \cpu|Add0~42  ))
// \cpu|Add0~46  = CARRY(( \cpu|cnt [9] ) + ( GND ) + ( \cpu|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [9]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~45_sumout ),
	.cout(\cpu|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~45 .extended_lut = "off";
defparam \cpu|Add0~45 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N59
dffeas \cpu|cnt[9] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[9] .is_wysiwyg = "true";
defparam \cpu|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N2
dffeas \cpu|cnt[10] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~89_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[10] .is_wysiwyg = "true";
defparam \cpu|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N41
dffeas \cpu|cnt[23]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt[23]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[23]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|cnt[23]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N39
cyclonev_lcell_comb \cpu|Add0~81 (
// Equation(s):
// \cpu|Add0~81_sumout  = SUM(( \cpu|cnt[23]~DUPLICATE_q  ) + ( GND ) + ( \cpu|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt[23]~DUPLICATE_q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~81_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~81 .extended_lut = "off";
defparam \cpu|Add0~81 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y2_N40
dffeas \cpu|cnt[23] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [23]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[23] .is_wysiwyg = "true";
defparam \cpu|cnt[23] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N18
cyclonev_lcell_comb \cpu|Equal0~3 (
// Equation(s):
// \cpu|Equal0~3_combout  = ( \cpu|cnt [23] & ( (\cpu|cnt [10] & (\cpu|cnt [5] & (\cpu|cnt [20] & \cpu|cnt [21]))) ) )

	.dataa(!\cpu|cnt [10]),
	.datab(!\cpu|cnt [5]),
	.datac(!\cpu|cnt [20]),
	.datad(!\cpu|cnt [21]),
	.datae(gnd),
	.dataf(!\cpu|cnt [23]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~3 .extended_lut = "off";
defparam \cpu|Equal0~3 .lut_mask = 64'h0000000000010001;
defparam \cpu|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N30
cyclonev_lcell_comb \cpu|Add0~1 (
// Equation(s):
// \cpu|Add0~1_sumout  = SUM(( !\cpu|cnt [0] ) + ( VCC ) + ( !VCC ))
// \cpu|Add0~2  = CARRY(( !\cpu|cnt [0] ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\cpu|cnt [0]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~1_sumout ),
	.cout(\cpu|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~1 .extended_lut = "off";
defparam \cpu|Add0~1 .lut_mask = 64'h000000000000CCCC;
defparam \cpu|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N0
cyclonev_lcell_comb \cpu|cnt~0 (
// Equation(s):
// \cpu|cnt~0_combout  = ( \cpu|Equal0~2_combout  & ( \cpu|Equal0~1_combout  & ( (!\cpu|Add0~1_sumout ) # ((\cpu|Equal0~3_combout  & (\cpu|cnt [11] & \cpu|Equal0~0_combout ))) ) ) ) # ( !\cpu|Equal0~2_combout  & ( \cpu|Equal0~1_combout  & ( 
// !\cpu|Add0~1_sumout  ) ) ) # ( \cpu|Equal0~2_combout  & ( !\cpu|Equal0~1_combout  & ( !\cpu|Add0~1_sumout  ) ) ) # ( !\cpu|Equal0~2_combout  & ( !\cpu|Equal0~1_combout  & ( !\cpu|Add0~1_sumout  ) ) )

	.dataa(!\cpu|Equal0~3_combout ),
	.datab(!\cpu|Add0~1_sumout ),
	.datac(!\cpu|cnt [11]),
	.datad(!\cpu|Equal0~0_combout ),
	.datae(!\cpu|Equal0~2_combout ),
	.dataf(!\cpu|Equal0~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|cnt~0 .extended_lut = "off";
defparam \cpu|cnt~0 .lut_mask = 64'hCCCCCCCCCCCCCCCD;
defparam \cpu|cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N1
dffeas \cpu|cnt[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|cnt~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[0] .is_wysiwyg = "true";
defparam \cpu|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N33
cyclonev_lcell_comb \cpu|Add0~17 (
// Equation(s):
// \cpu|Add0~17_sumout  = SUM(( \cpu|cnt [1] ) + ( GND ) + ( \cpu|Add0~2  ))
// \cpu|Add0~18  = CARRY(( \cpu|cnt [1] ) + ( GND ) + ( \cpu|Add0~2  ))

	.dataa(!\cpu|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~17_sumout ),
	.cout(\cpu|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~17 .extended_lut = "off";
defparam \cpu|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \cpu|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N35
dffeas \cpu|cnt[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[1] .is_wysiwyg = "true";
defparam \cpu|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N36
cyclonev_lcell_comb \cpu|Add0~25 (
// Equation(s):
// \cpu|Add0~25_sumout  = SUM(( \cpu|cnt [2] ) + ( GND ) + ( \cpu|Add0~18  ))
// \cpu|Add0~26  = CARRY(( \cpu|cnt [2] ) + ( GND ) + ( \cpu|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~25_sumout ),
	.cout(\cpu|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~25 .extended_lut = "off";
defparam \cpu|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N38
dffeas \cpu|cnt[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[2] .is_wysiwyg = "true";
defparam \cpu|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N39
cyclonev_lcell_comb \cpu|Add0~29 (
// Equation(s):
// \cpu|Add0~29_sumout  = SUM(( \cpu|cnt [3] ) + ( GND ) + ( \cpu|Add0~26  ))
// \cpu|Add0~30  = CARRY(( \cpu|cnt [3] ) + ( GND ) + ( \cpu|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~29_sumout ),
	.cout(\cpu|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~29 .extended_lut = "off";
defparam \cpu|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N41
dffeas \cpu|cnt[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[3] .is_wysiwyg = "true";
defparam \cpu|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N42
cyclonev_lcell_comb \cpu|Add0~33 (
// Equation(s):
// \cpu|Add0~33_sumout  = SUM(( \cpu|cnt [4] ) + ( GND ) + ( \cpu|Add0~30  ))
// \cpu|Add0~34  = CARRY(( \cpu|cnt [4] ) + ( GND ) + ( \cpu|Add0~30  ))

	.dataa(gnd),
	.datab(!\cpu|cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~33_sumout ),
	.cout(\cpu|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~33 .extended_lut = "off";
defparam \cpu|Add0~33 .lut_mask = 64'h0000FFFF00003333;
defparam \cpu|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N44
dffeas \cpu|cnt[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[4] .is_wysiwyg = "true";
defparam \cpu|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N45
cyclonev_lcell_comb \cpu|Add0~85 (
// Equation(s):
// \cpu|Add0~85_sumout  = SUM(( \cpu|cnt [5] ) + ( GND ) + ( \cpu|Add0~34  ))
// \cpu|Add0~86  = CARRY(( \cpu|cnt [5] ) + ( GND ) + ( \cpu|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~85_sumout ),
	.cout(\cpu|Add0~86 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~85 .extended_lut = "off";
defparam \cpu|Add0~85 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~85 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N46
dffeas \cpu|cnt[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~85_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[5] .is_wysiwyg = "true";
defparam \cpu|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N48
cyclonev_lcell_comb \cpu|Add0~21 (
// Equation(s):
// \cpu|Add0~21_sumout  = SUM(( \cpu|cnt [6] ) + ( GND ) + ( \cpu|Add0~86  ))
// \cpu|Add0~22  = CARRY(( \cpu|cnt [6] ) + ( GND ) + ( \cpu|Add0~86  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add0~86 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add0~21_sumout ),
	.cout(\cpu|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add0~21 .extended_lut = "off";
defparam \cpu|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \cpu|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X70_Y3_N50
dffeas \cpu|cnt[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[6] .is_wysiwyg = "true";
defparam \cpu|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y3_N53
dffeas \cpu|cnt[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|Equal0~4_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|cnt[7] .is_wysiwyg = "true";
defparam \cpu|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N12
cyclonev_lcell_comb \cpu|Equal0~1 (
// Equation(s):
// \cpu|Equal0~1_combout  = ( !\cpu|cnt [2] & ( !\cpu|cnt [3] & ( (!\cpu|cnt [7] & (!\cpu|cnt [9] & (!\cpu|cnt [8] & !\cpu|cnt [4]))) ) ) )

	.dataa(!\cpu|cnt [7]),
	.datab(!\cpu|cnt [9]),
	.datac(!\cpu|cnt [8]),
	.datad(!\cpu|cnt [4]),
	.datae(!\cpu|cnt [2]),
	.dataf(!\cpu|cnt [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal0~1 .extended_lut = "off";
defparam \cpu|Equal0~1 .lut_mask = 64'h8000000000000000;
defparam \cpu|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N30
cyclonev_lcell_comb \db|Add0~81 (
// Equation(s):
// \db|Add0~81_sumout  = SUM(( \db|cnt[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))
// \db|Add0~82  = CARRY(( \db|cnt[0]~DUPLICATE_q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\db|cnt[0]~DUPLICATE_q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~81_sumout ),
	.cout(\db|Add0~82 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~81 .extended_lut = "off";
defparam \db|Add0~81 .lut_mask = 64'h0000000000003333;
defparam \db|Add0~81 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N18
cyclonev_lcell_comb \db|Add0~69 (
// Equation(s):
// \db|Add0~69_sumout  = SUM(( \db|cnt [16] ) + ( GND ) + ( \db|Add0~66  ))
// \db|Add0~70  = CARRY(( \db|cnt [16] ) + ( GND ) + ( \db|Add0~66  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [16]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~66 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~69_sumout ),
	.cout(\db|Add0~70 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~69 .extended_lut = "off";
defparam \db|Add0~69 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~69 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N21
cyclonev_lcell_comb \db|Add0~73 (
// Equation(s):
// \db|Add0~73_sumout  = SUM(( \db|cnt [17] ) + ( GND ) + ( \db|Add0~70  ))
// \db|Add0~74  = CARRY(( \db|cnt [17] ) + ( GND ) + ( \db|Add0~70  ))

	.dataa(!\db|cnt [17]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~70 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~73_sumout ),
	.cout(\db|Add0~74 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~73 .extended_lut = "off";
defparam \db|Add0~73 .lut_mask = 64'h0000FFFF00005555;
defparam \db|Add0~73 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N23
dffeas \db|cnt[17] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~73_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [17]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[17] .is_wysiwyg = "true";
defparam \db|cnt[17] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N24
cyclonev_lcell_comb \db|Add0~9 (
// Equation(s):
// \db|Add0~9_sumout  = SUM(( \db|cnt [18] ) + ( GND ) + ( \db|Add0~74  ))
// \db|Add0~10  = CARRY(( \db|cnt [18] ) + ( GND ) + ( \db|Add0~74  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [18]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~74 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~9_sumout ),
	.cout(\db|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~9 .extended_lut = "off";
defparam \db|Add0~9 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N26
dffeas \db|cnt[18] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [18]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[18] .is_wysiwyg = "true";
defparam \db|cnt[18] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N27
cyclonev_lcell_comb \db|Add0~45 (
// Equation(s):
// \db|Add0~45_sumout  = SUM(( \db|cnt [19] ) + ( GND ) + ( \db|Add0~10  ))
// \db|Add0~46  = CARRY(( \db|cnt [19] ) + ( GND ) + ( \db|Add0~10  ))

	.dataa(!\db|cnt [19]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~45_sumout ),
	.cout(\db|Add0~46 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~45 .extended_lut = "off";
defparam \db|Add0~45 .lut_mask = 64'h0000FFFF00005555;
defparam \db|Add0~45 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N29
dffeas \db|cnt[19] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~45_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [19]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[19] .is_wysiwyg = "true";
defparam \db|cnt[19] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N42
cyclonev_lcell_comb \db|Equal0~2 (
// Equation(s):
// \db|Equal0~2_combout  = ( !\db|cnt [11] & ( \db|cnt [9] & ( (!\db|cnt [19] & (\db|cnt [13] & (!\db|cnt [12] & \db|cnt [8]))) ) ) )

	.dataa(!\db|cnt [19]),
	.datab(!\db|cnt [13]),
	.datac(!\db|cnt [12]),
	.datad(!\db|cnt [8]),
	.datae(!\db|cnt [11]),
	.dataf(!\db|cnt [9]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|Equal0~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Equal0~2 .extended_lut = "off";
defparam \db|Equal0~2 .lut_mask = 64'h0000000000200000;
defparam \db|Equal0~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N49
dffeas \db|cnt[6]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt[6]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[6]~DUPLICATE .is_wysiwyg = "true";
defparam \db|cnt[6]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N36
cyclonev_lcell_comb \db|Equal0~0 (
// Equation(s):
// \db|Equal0~0_combout  = ( \db|cnt[6]~DUPLICATE_q  & ( (\db|cnt [18] & !\db|cnt [7]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [18]),
	.datad(!\db|cnt [7]),
	.datae(gnd),
	.dataf(!\db|cnt[6]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|Equal0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Equal0~0 .extended_lut = "off";
defparam \db|Equal0~0 .lut_mask = 64'h000000000F000F00;
defparam \db|Equal0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N1
dffeas \db|cnt[10]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt[10]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[10]~DUPLICATE .is_wysiwyg = "true";
defparam \db|cnt[10]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N0
cyclonev_lcell_comb \db|Equal0~1 (
// Equation(s):
// \db|Equal0~1_combout  = ( \db|cnt [2] & ( \db|cnt [4] & ( (!\db|cnt[10]~DUPLICATE_q  & (\db|cnt [3] & (\db|cnt [1] & !\db|cnt [5]))) ) ) )

	.dataa(!\db|cnt[10]~DUPLICATE_q ),
	.datab(!\db|cnt [3]),
	.datac(!\db|cnt [1]),
	.datad(!\db|cnt [5]),
	.datae(!\db|cnt [2]),
	.dataf(!\db|cnt [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|Equal0~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Equal0~1 .extended_lut = "off";
defparam \db|Equal0~1 .lut_mask = 64'h0000000000000200;
defparam \db|Equal0~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X80_Y0_N35
cyclonev_io_ibuf \SW[9]~input (
	.i(SW[9]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[9]~input_o ));
// synopsys translate_off
defparam \SW[9]~input .bus_hold = "false";
defparam \SW[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X74_Y4_N35
dffeas \db|sync|buff[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[9]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|sync|buff [0]),
	.prn(vcc));
// synopsys translate_off
defparam \db|sync|buff[0] .is_wysiwyg = "true";
defparam \db|sync|buff[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N56
dffeas \db|sync|y[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\db|sync|buff [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|sync|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \db|sync|y[0] .is_wysiwyg = "true";
defparam \db|sync|y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N54
cyclonev_lcell_comb \db|cnt~0 (
// Equation(s):
// \db|cnt~0_combout  = ( \db|sync|y [0] & ( \db|Equal0~3_combout  & ( ((\db|Equal0~2_combout  & (\db|Equal0~0_combout  & \db|Equal0~1_combout ))) # (\db|y~q ) ) ) ) # ( !\db|sync|y [0] & ( \db|Equal0~3_combout  & ( (!\db|y~q ) # ((\db|Equal0~2_combout  & 
// (\db|Equal0~0_combout  & \db|Equal0~1_combout ))) ) ) ) # ( \db|sync|y [0] & ( !\db|Equal0~3_combout  & ( \db|y~q  ) ) ) # ( !\db|sync|y [0] & ( !\db|Equal0~3_combout  & ( !\db|y~q  ) ) )

	.dataa(!\db|Equal0~2_combout ),
	.datab(!\db|y~q ),
	.datac(!\db|Equal0~0_combout ),
	.datad(!\db|Equal0~1_combout ),
	.datae(!\db|sync|y [0]),
	.dataf(!\db|Equal0~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|cnt~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|cnt~0 .extended_lut = "off";
defparam \db|cnt~0 .lut_mask = 64'hCCCC3333CCCD3337;
defparam \db|cnt~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N32
dffeas \db|cnt[0]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt[0]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[0]~DUPLICATE .is_wysiwyg = "true";
defparam \db|cnt[0]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N33
cyclonev_lcell_comb \db|Add0~17 (
// Equation(s):
// \db|Add0~17_sumout  = SUM(( \db|cnt [1] ) + ( GND ) + ( \db|Add0~82  ))
// \db|Add0~18  = CARRY(( \db|cnt [1] ) + ( GND ) + ( \db|Add0~82  ))

	.dataa(!\db|cnt [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~82 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~17_sumout ),
	.cout(\db|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~17 .extended_lut = "off";
defparam \db|Add0~17 .lut_mask = 64'h0000FFFF00005555;
defparam \db|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N35
dffeas \db|cnt[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [1]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[1] .is_wysiwyg = "true";
defparam \db|cnt[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N36
cyclonev_lcell_comb \db|Add0~25 (
// Equation(s):
// \db|Add0~25_sumout  = SUM(( \db|cnt [2] ) + ( GND ) + ( \db|Add0~18  ))
// \db|Add0~26  = CARRY(( \db|cnt [2] ) + ( GND ) + ( \db|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~25_sumout ),
	.cout(\db|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~25 .extended_lut = "off";
defparam \db|Add0~25 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N38
dffeas \db|cnt[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [2]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[2] .is_wysiwyg = "true";
defparam \db|cnt[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N39
cyclonev_lcell_comb \db|Add0~29 (
// Equation(s):
// \db|Add0~29_sumout  = SUM(( \db|cnt [3] ) + ( GND ) + ( \db|Add0~26  ))
// \db|Add0~30  = CARRY(( \db|cnt [3] ) + ( GND ) + ( \db|Add0~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~29_sumout ),
	.cout(\db|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~29 .extended_lut = "off";
defparam \db|Add0~29 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N41
dffeas \db|cnt[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [3]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[3] .is_wysiwyg = "true";
defparam \db|cnt[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N42
cyclonev_lcell_comb \db|Add0~13 (
// Equation(s):
// \db|Add0~13_sumout  = SUM(( \db|cnt [4] ) + ( GND ) + ( \db|Add0~30  ))
// \db|Add0~14  = CARRY(( \db|cnt [4] ) + ( GND ) + ( \db|Add0~30  ))

	.dataa(gnd),
	.datab(!\db|cnt [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~13_sumout ),
	.cout(\db|Add0~14 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~13 .extended_lut = "off";
defparam \db|Add0~13 .lut_mask = 64'h0000FFFF00003333;
defparam \db|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N44
dffeas \db|cnt[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [4]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[4] .is_wysiwyg = "true";
defparam \db|cnt[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N45
cyclonev_lcell_comb \db|Add0~33 (
// Equation(s):
// \db|Add0~33_sumout  = SUM(( \db|cnt [5] ) + ( GND ) + ( \db|Add0~14  ))
// \db|Add0~34  = CARRY(( \db|cnt [5] ) + ( GND ) + ( \db|Add0~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~33_sumout ),
	.cout(\db|Add0~34 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~33 .extended_lut = "off";
defparam \db|Add0~33 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~33 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N47
dffeas \db|cnt[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~33_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [5]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[5] .is_wysiwyg = "true";
defparam \db|cnt[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N48
cyclonev_lcell_comb \db|Add0~1 (
// Equation(s):
// \db|Add0~1_sumout  = SUM(( \db|cnt [6] ) + ( GND ) + ( \db|Add0~34  ))
// \db|Add0~2  = CARRY(( \db|cnt [6] ) + ( GND ) + ( \db|Add0~34  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~34 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~1_sumout ),
	.cout(\db|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~1 .extended_lut = "off";
defparam \db|Add0~1 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N50
dffeas \db|cnt[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~1_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [6]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[6] .is_wysiwyg = "true";
defparam \db|cnt[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N51
cyclonev_lcell_comb \db|Add0~5 (
// Equation(s):
// \db|Add0~5_sumout  = SUM(( \db|cnt [7] ) + ( GND ) + ( \db|Add0~2  ))
// \db|Add0~6  = CARRY(( \db|cnt [7] ) + ( GND ) + ( \db|Add0~2  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~5_sumout ),
	.cout(\db|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~5 .extended_lut = "off";
defparam \db|Add0~5 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N52
dffeas \db|cnt[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [7]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[7] .is_wysiwyg = "true";
defparam \db|cnt[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N54
cyclonev_lcell_comb \db|Add0~37 (
// Equation(s):
// \db|Add0~37_sumout  = SUM(( \db|cnt [8] ) + ( GND ) + ( \db|Add0~6  ))
// \db|Add0~38  = CARRY(( \db|cnt [8] ) + ( GND ) + ( \db|Add0~6  ))

	.dataa(gnd),
	.datab(!\db|cnt [8]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~37_sumout ),
	.cout(\db|Add0~38 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~37 .extended_lut = "off";
defparam \db|Add0~37 .lut_mask = 64'h0000FFFF00003333;
defparam \db|Add0~37 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N55
dffeas \db|cnt[8] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~37_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [8]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[8] .is_wysiwyg = "true";
defparam \db|cnt[8] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y5_N57
cyclonev_lcell_comb \db|Add0~41 (
// Equation(s):
// \db|Add0~41_sumout  = SUM(( \db|cnt [9] ) + ( GND ) + ( \db|Add0~38  ))
// \db|Add0~42  = CARRY(( \db|cnt [9] ) + ( GND ) + ( \db|Add0~38  ))

	.dataa(!\db|cnt [9]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~38 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~41_sumout ),
	.cout(\db|Add0~42 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~41 .extended_lut = "off";
defparam \db|Add0~41 .lut_mask = 64'h0000FFFF00005555;
defparam \db|Add0~41 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y5_N58
dffeas \db|cnt[9] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~41_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [9]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[9] .is_wysiwyg = "true";
defparam \db|cnt[9] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N0
cyclonev_lcell_comb \db|Add0~21 (
// Equation(s):
// \db|Add0~21_sumout  = SUM(( \db|cnt [10] ) + ( GND ) + ( \db|Add0~42  ))
// \db|Add0~22  = CARRY(( \db|cnt [10] ) + ( GND ) + ( \db|Add0~42  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [10]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~42 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~21_sumout ),
	.cout(\db|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~21 .extended_lut = "off";
defparam \db|Add0~21 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N2
dffeas \db|cnt[10] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [10]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[10] .is_wysiwyg = "true";
defparam \db|cnt[10] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N3
cyclonev_lcell_comb \db|Add0~49 (
// Equation(s):
// \db|Add0~49_sumout  = SUM(( \db|cnt [11] ) + ( GND ) + ( \db|Add0~22  ))
// \db|Add0~50  = CARRY(( \db|cnt [11] ) + ( GND ) + ( \db|Add0~22  ))

	.dataa(!\db|cnt [11]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~49_sumout ),
	.cout(\db|Add0~50 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~49 .extended_lut = "off";
defparam \db|Add0~49 .lut_mask = 64'h0000FFFF00005555;
defparam \db|Add0~49 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N5
dffeas \db|cnt[11] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~49_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [11]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[11] .is_wysiwyg = "true";
defparam \db|cnt[11] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N6
cyclonev_lcell_comb \db|Add0~53 (
// Equation(s):
// \db|Add0~53_sumout  = SUM(( \db|cnt [12] ) + ( GND ) + ( \db|Add0~50  ))
// \db|Add0~54  = CARRY(( \db|cnt [12] ) + ( GND ) + ( \db|Add0~50  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [12]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~50 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~53_sumout ),
	.cout(\db|Add0~54 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~53 .extended_lut = "off";
defparam \db|Add0~53 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~53 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N7
dffeas \db|cnt[12] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~53_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [12]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[12] .is_wysiwyg = "true";
defparam \db|cnt[12] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N9
cyclonev_lcell_comb \db|Add0~57 (
// Equation(s):
// \db|Add0~57_sumout  = SUM(( \db|cnt [13] ) + ( GND ) + ( \db|Add0~54  ))
// \db|Add0~58  = CARRY(( \db|cnt [13] ) + ( GND ) + ( \db|Add0~54  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [13]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~54 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~57_sumout ),
	.cout(\db|Add0~58 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~57 .extended_lut = "off";
defparam \db|Add0~57 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~57 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N11
dffeas \db|cnt[13] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~57_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [13]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[13] .is_wysiwyg = "true";
defparam \db|cnt[13] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N12
cyclonev_lcell_comb \db|Add0~61 (
// Equation(s):
// \db|Add0~61_sumout  = SUM(( \db|cnt [14] ) + ( GND ) + ( \db|Add0~58  ))
// \db|Add0~62  = CARRY(( \db|cnt [14] ) + ( GND ) + ( \db|Add0~58  ))

	.dataa(gnd),
	.datab(!\db|cnt [14]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~58 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~61_sumout ),
	.cout(\db|Add0~62 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~61 .extended_lut = "off";
defparam \db|Add0~61 .lut_mask = 64'h0000FFFF00003333;
defparam \db|Add0~61 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N14
dffeas \db|cnt[14] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~61_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [14]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[14] .is_wysiwyg = "true";
defparam \db|cnt[14] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N15
cyclonev_lcell_comb \db|Add0~65 (
// Equation(s):
// \db|Add0~65_sumout  = SUM(( \db|cnt [15] ) + ( GND ) + ( \db|Add0~62  ))
// \db|Add0~66  = CARRY(( \db|cnt [15] ) + ( GND ) + ( \db|Add0~62  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\db|cnt [15]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~62 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~65_sumout ),
	.cout(\db|Add0~66 ),
	.shareout());
// synopsys translate_off
defparam \db|Add0~65 .extended_lut = "off";
defparam \db|Add0~65 .lut_mask = 64'h0000FFFF00000F0F;
defparam \db|Add0~65 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N17
dffeas \db|cnt[15] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~65_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [15]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[15] .is_wysiwyg = "true";
defparam \db|cnt[15] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y4_N20
dffeas \db|cnt[16] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~69_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [16]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[16] .is_wysiwyg = "true";
defparam \db|cnt[16] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y5_N31
dffeas \db|cnt[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~81_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [0]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[0] .is_wysiwyg = "true";
defparam \db|cnt[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N30
cyclonev_lcell_comb \db|Add0~77 (
// Equation(s):
// \db|Add0~77_sumout  = SUM(( \db|cnt [20] ) + ( GND ) + ( \db|Add0~46  ))

	.dataa(gnd),
	.datab(!\db|cnt [20]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\db|Add0~46 ),
	.sharein(gnd),
	.combout(),
	.sumout(\db|Add0~77_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Add0~77 .extended_lut = "off";
defparam \db|Add0~77 .lut_mask = 64'h0000FFFF00003333;
defparam \db|Add0~77 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N32
dffeas \db|cnt[20] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|Add0~77_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|cnt~0_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|cnt [20]),
	.prn(vcc));
// synopsys translate_off
defparam \db|cnt[20] .is_wysiwyg = "true";
defparam \db|cnt[20] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N48
cyclonev_lcell_comb \db|Equal0~3 (
// Equation(s):
// \db|Equal0~3_combout  = ( \db|cnt [0] & ( \db|cnt [20] & ( (!\db|cnt [16] & (\db|cnt [15] & (\db|cnt [17] & \db|cnt [14]))) ) ) )

	.dataa(!\db|cnt [16]),
	.datab(!\db|cnt [15]),
	.datac(!\db|cnt [17]),
	.datad(!\db|cnt [14]),
	.datae(!\db|cnt [0]),
	.dataf(!\db|cnt [20]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|Equal0~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|Equal0~3 .extended_lut = "off";
defparam \db|Equal0~3 .lut_mask = 64'h0000000000000002;
defparam \db|Equal0~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y4_N39
cyclonev_lcell_comb \db|y~0 (
// Equation(s):
// \db|y~0_combout  = ( \db|Equal0~0_combout  & ( !\db|y~q  $ (((!\db|Equal0~3_combout ) # ((!\db|Equal0~1_combout ) # (!\db|Equal0~2_combout )))) ) ) # ( !\db|Equal0~0_combout  & ( \db|y~q  ) )

	.dataa(!\db|Equal0~3_combout ),
	.datab(!\db|Equal0~1_combout ),
	.datac(!\db|Equal0~2_combout ),
	.datad(!\db|y~q ),
	.datae(gnd),
	.dataf(!\db|Equal0~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\db|y~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \db|y~0 .extended_lut = "off";
defparam \db|y~0 .lut_mask = 64'h00FF00FF01FE01FE;
defparam \db|y~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y4_N41
dffeas \db|y (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\db|y~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\db|y~q ),
	.prn(vcc));
// synopsys translate_off
defparam \db|y .is_wysiwyg = "true";
defparam \db|y .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N42
cyclonev_lcell_comb \cpu|Equal1~0 (
// Equation(s):
// \cpu|Equal1~0_combout  = ( !\cpu|cnt [19] & ( !\cpu|cnt [13] & ( (!\cpu|cnt [18] & (!\cpu|cnt [12] & (!\cpu|cnt [17] & !\cpu|cnt [15]))) ) ) )

	.dataa(!\cpu|cnt [18]),
	.datab(!\cpu|cnt [12]),
	.datac(!\cpu|cnt [17]),
	.datad(!\cpu|cnt [15]),
	.datae(!\cpu|cnt [19]),
	.dataf(!\cpu|cnt [13]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal1~0 .extended_lut = "off";
defparam \cpu|Equal1~0 .lut_mask = 64'h8000000000000000;
defparam \cpu|Equal1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y2_N48
cyclonev_lcell_comb \cpu|Equal1~1 (
// Equation(s):
// \cpu|Equal1~1_combout  = ( !\cpu|cnt [10] & ( !\cpu|cnt [5] & ( (!\cpu|cnt [21] & (!\cpu|cnt[23]~DUPLICATE_q  & (!\cpu|cnt[11]~DUPLICATE_q  & !\cpu|cnt [20]))) ) ) )

	.dataa(!\cpu|cnt [21]),
	.datab(!\cpu|cnt[23]~DUPLICATE_q ),
	.datac(!\cpu|cnt[11]~DUPLICATE_q ),
	.datad(!\cpu|cnt [20]),
	.datae(!\cpu|cnt [10]),
	.dataf(!\cpu|cnt [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal1~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal1~1 .extended_lut = "off";
defparam \cpu|Equal1~1 .lut_mask = 64'h8000000000000000;
defparam \cpu|Equal1~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X68_Y0_N35
cyclonev_io_ibuf \SW[8]~input (
	.i(SW[8]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[8]~input_o ));
// synopsys translate_off
defparam \SW[8]~input .bus_hold = "false";
defparam \SW[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y3_N16
dffeas \cpu|tbo|buff[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[8]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|tbo|buff [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|tbo|buff[0] .is_wysiwyg = "true";
defparam \cpu|tbo|buff[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N26
dffeas \cpu|tbo|y[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|tbo|buff [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|tbo|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|tbo|y[0] .is_wysiwyg = "true";
defparam \cpu|tbo|y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N48
cyclonev_lcell_comb \cpu|IP[3]~1 (
// Equation(s):
// \cpu|IP[3]~1_combout  = ( \cpu|Equal0~0_combout  & ( \cpu|tbo|y [0] ) ) # ( !\cpu|Equal0~0_combout  & ( \cpu|tbo|y [0] ) ) # ( \cpu|Equal0~0_combout  & ( !\cpu|tbo|y [0] & ( ((\cpu|Equal0~1_combout  & (\cpu|Equal1~0_combout  & \cpu|Equal1~1_combout ))) # 
// (\db|y~q ) ) ) ) # ( !\cpu|Equal0~0_combout  & ( !\cpu|tbo|y [0] & ( \db|y~q  ) ) )

	.dataa(!\cpu|Equal0~1_combout ),
	.datab(!\db|y~q ),
	.datac(!\cpu|Equal1~0_combout ),
	.datad(!\cpu|Equal1~1_combout ),
	.datae(!\cpu|Equal0~0_combout ),
	.dataf(!\cpu|tbo|y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP[3]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP[3]~1 .extended_lut = "off";
defparam \cpu|IP[3]~1 .lut_mask = 64'h33333337FFFFFFFF;
defparam \cpu|IP[3]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N38
dffeas \cpu|IP[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~9_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|IP[3]~2_combout ),
	.sload(gnd),
	.ena(\cpu|IP[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[2] .is_wysiwyg = "true";
defparam \cpu|IP[2] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N39
cyclonev_lcell_comb \cpu|Add1~13 (
// Equation(s):
// \cpu|Add1~13_sumout  = SUM(( \cpu|IP [3] ) + ( GND ) + ( \cpu|Add1~10  ))
// \cpu|Add1~14  = CARRY(( \cpu|IP [3] ) + ( GND ) + ( \cpu|Add1~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~13_sumout ),
	.cout(\cpu|Add1~14 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~13 .extended_lut = "off";
defparam \cpu|Add1~13 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add1~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N40
dffeas \cpu|IP[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|IP[3]~2_combout ),
	.sload(gnd),
	.ena(\cpu|IP[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[3] .is_wysiwyg = "true";
defparam \cpu|IP[3] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N42
cyclonev_lcell_comb \cpu|Add1~17 (
// Equation(s):
// \cpu|Add1~17_sumout  = SUM(( \cpu|IP [4] ) + ( GND ) + ( \cpu|Add1~14  ))
// \cpu|Add1~18  = CARRY(( \cpu|IP [4] ) + ( GND ) + ( \cpu|Add1~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP [4]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~17_sumout ),
	.cout(\cpu|Add1~18 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~17 .extended_lut = "off";
defparam \cpu|Add1~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add1~17 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N44
dffeas \cpu|IP[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~17_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|IP[3]~2_combout ),
	.sload(gnd),
	.ena(\cpu|IP[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[4] .is_wysiwyg = "true";
defparam \cpu|IP[4] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N45
cyclonev_lcell_comb \cpu|Add1~21 (
// Equation(s):
// \cpu|Add1~21_sumout  = SUM(( \cpu|IP [5] ) + ( GND ) + ( \cpu|Add1~18  ))
// \cpu|Add1~22  = CARRY(( \cpu|IP [5] ) + ( GND ) + ( \cpu|Add1~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~21_sumout ),
	.cout(\cpu|Add1~22 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~21 .extended_lut = "off";
defparam \cpu|Add1~21 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add1~21 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N46
dffeas \cpu|IP[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|IP[3]~2_combout ),
	.sload(gnd),
	.ena(\cpu|IP[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[5] .is_wysiwyg = "true";
defparam \cpu|IP[5] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N48
cyclonev_lcell_comb \cpu|Add1~25 (
// Equation(s):
// \cpu|Add1~25_sumout  = SUM(( \cpu|IP [6] ) + ( GND ) + ( \cpu|Add1~22  ))
// \cpu|Add1~26  = CARRY(( \cpu|IP [6] ) + ( GND ) + ( \cpu|Add1~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP [6]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~25_sumout ),
	.cout(\cpu|Add1~26 ),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~25 .extended_lut = "off";
defparam \cpu|Add1~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add1~25 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N50
dffeas \cpu|IP[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~25_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|IP[3]~2_combout ),
	.sload(gnd),
	.ena(\cpu|IP[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[6] .is_wysiwyg = "true";
defparam \cpu|IP[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N47
dffeas \cpu|IP[5]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~21_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|IP[3]~2_combout ),
	.sload(gnd),
	.ena(\cpu|IP[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[5]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N52
dffeas \cpu|IP[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|IP[3]~2_combout ),
	.sload(gnd),
	.ena(\cpu|IP[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[7] .is_wysiwyg = "true";
defparam \cpu|IP[7] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N51
cyclonev_lcell_comb \cpu|Add1~29 (
// Equation(s):
// \cpu|Add1~29_sumout  = SUM(( \cpu|IP [7] ) + ( GND ) + ( \cpu|Add1~26  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP [7]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\cpu|Add1~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\cpu|Add1~29_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Add1~29 .extended_lut = "off";
defparam \cpu|Add1~29 .lut_mask = 64'h0000FFFF000000FF;
defparam \cpu|Add1~29 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N53
dffeas \cpu|IP[7]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~29_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|IP[3]~2_combout ),
	.sload(gnd),
	.ena(\cpu|IP[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[7]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N41
dffeas \cpu|IP[3]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~13_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|IP[3]~2_combout ),
	.sload(gnd),
	.ena(\cpu|IP[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[3]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[3]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[3]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N6
cyclonev_lcell_comb \cpu|Pmem|data[9]~0 (
// Equation(s):
// \cpu|Pmem|data[9]~0_combout  = ( !\cpu|IP [2] & ( !\cpu|IP[3]~DUPLICATE_q  & ( (!\cpu|IP [6] & (!\cpu|IP[5]~DUPLICATE_q  & (!\cpu|IP[7]~DUPLICATE_q  & !\cpu|IP [4]))) ) ) )

	.dataa(!\cpu|IP [6]),
	.datab(!\cpu|IP[5]~DUPLICATE_q ),
	.datac(!\cpu|IP[7]~DUPLICATE_q ),
	.datad(!\cpu|IP [4]),
	.datae(!\cpu|IP [2]),
	.dataf(!\cpu|IP[3]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|data[9]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|data[9]~0 .extended_lut = "off";
defparam \cpu|Pmem|data[9]~0 .lut_mask = 64'h8000000000000000;
defparam \cpu|Pmem|data[9]~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N57
cyclonev_lcell_comb \cpu|IP[3]~2 (
// Equation(s):
// \cpu|IP[3]~2_combout  = ( \db|y~q  ) # ( !\db|y~q  & ( (\cpu|IP[1]~DUPLICATE_q  & (\cpu|Pmem|data[9]~0_combout  & \cpu|IP [0])) ) )

	.dataa(!\cpu|IP[1]~DUPLICATE_q ),
	.datab(gnd),
	.datac(!\cpu|Pmem|data[9]~0_combout ),
	.datad(!\cpu|IP [0]),
	.datae(gnd),
	.dataf(!\db|y~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP[3]~2 .extended_lut = "off";
defparam \cpu|IP[3]~2 .lut_mask = 64'h00050005FFFFFFFF;
defparam \cpu|IP[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N34
dffeas \cpu|IP[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|IP[3]~2_combout ),
	.sload(gnd),
	.ena(\cpu|IP[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[1] .is_wysiwyg = "true";
defparam \cpu|IP[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y3_N35
dffeas \cpu|IP[1]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Add1~5_sumout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\cpu|IP[3]~2_combout ),
	.sload(gnd),
	.ena(\cpu|IP[3]~1_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP[1]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[1]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|IP[1]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N24
cyclonev_lcell_comb \cpu|Decoder3~0 (
// Equation(s):
// \cpu|Decoder3~0_combout  = (\cpu|IP[1]~DUPLICATE_q  & (\cpu|Pmem|data[9]~0_combout  & \cpu|IP [0]))

	.dataa(!\cpu|IP[1]~DUPLICATE_q ),
	.datab(!\cpu|Pmem|data[9]~0_combout ),
	.datac(!\cpu|IP [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Decoder3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Decoder3~0 .extended_lut = "off";
defparam \cpu|Decoder3~0 .lut_mask = 64'h0101010101010101;
defparam \cpu|Decoder3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N18
cyclonev_lcell_comb \cpu|Debug[0] (
// Equation(s):
// \cpu|Debug [0] = ( \cpu|Equal0~0_combout  & ( \cpu|tbo|y [0] & ( !\db|y~q  ) ) ) # ( !\cpu|Equal0~0_combout  & ( \cpu|tbo|y [0] & ( !\db|y~q  ) ) ) # ( \cpu|Equal0~0_combout  & ( !\cpu|tbo|y [0] & ( (\cpu|Equal0~1_combout  & (!\db|y~q  & 
// (\cpu|Equal1~0_combout  & \cpu|Equal1~1_combout ))) ) ) )

	.dataa(!\cpu|Equal0~1_combout ),
	.datab(!\db|y~q ),
	.datac(!\cpu|Equal1~0_combout ),
	.datad(!\cpu|Equal1~1_combout ),
	.datae(!\cpu|Equal0~0_combout ),
	.dataf(!\cpu|tbo|y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Debug [0]),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Debug[0] .extended_lut = "off";
defparam \cpu|Debug[0] .lut_mask = 64'h00000004CCCCCCCC;
defparam \cpu|Debug[0] .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N36
cyclonev_lcell_comb \cpu|IP~0 (
// Equation(s):
// \cpu|IP~0_combout  = ( \cpu|Add1~1_sumout  & ( (\cpu|IP [0]) # (\cpu|Debug [0]) ) ) # ( !\cpu|Add1~1_sumout  & ( (!\cpu|Debug [0] & ((\cpu|IP [0]))) # (\cpu|Debug [0] & (\cpu|Decoder3~0_combout )) ) )

	.dataa(!\cpu|Decoder3~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Debug [0]),
	.datad(!\cpu|IP [0]),
	.datae(gnd),
	.dataf(!\cpu|Add1~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP~0 .extended_lut = "off";
defparam \cpu|IP~0 .lut_mask = 64'h05F505F50FFF0FFF;
defparam \cpu|IP~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N37
dffeas \cpu|IP[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|IP~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP[0] .is_wysiwyg = "true";
defparam \cpu|IP[0] .power_up = "low";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N21
cyclonev_lcell_comb \cpu|Pmem|data[20]~2 (
// Equation(s):
// \cpu|Pmem|data[20]~2_combout  = ( !\cpu|IP [2] & ( \cpu|IP[1]~DUPLICATE_q  & ( (!\cpu|IP [0] & !\cpu|IP[3]~DUPLICATE_q ) ) ) ) # ( !\cpu|IP [2] & ( !\cpu|IP[1]~DUPLICATE_q  & ( (\cpu|IP [0] & !\cpu|IP[3]~DUPLICATE_q ) ) ) )

	.dataa(!\cpu|IP [0]),
	.datab(gnd),
	.datac(!\cpu|IP[3]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\cpu|IP [2]),
	.dataf(!\cpu|IP[1]~DUPLICATE_q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|data[20]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|data[20]~2 .extended_lut = "off";
defparam \cpu|Pmem|data[20]~2 .lut_mask = 64'h50500000A0A00000;
defparam \cpu|Pmem|data[20]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N12
cyclonev_lcell_comb \cpu|Pmem|data[20]~1 (
// Equation(s):
// \cpu|Pmem|data[20]~1_combout  = ( !\cpu|IP[5]~DUPLICATE_q  & ( !\cpu|IP [4] & ( (!\cpu|IP [6] & !\cpu|IP[7]~DUPLICATE_q ) ) ) )

	.dataa(!\cpu|IP [6]),
	.datab(gnd),
	.datac(!\cpu|IP[7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\cpu|IP[5]~DUPLICATE_q ),
	.dataf(!\cpu|IP [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|data[20]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|data[20]~1 .extended_lut = "off";
defparam \cpu|Pmem|data[20]~1 .lut_mask = 64'hA0A0000000000000;
defparam \cpu|Pmem|data[20]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N0
cyclonev_lcell_comb \cpu|Pmem|data[20]~3 (
// Equation(s):
// \cpu|Pmem|data[20]~3_combout  = ( \cpu|Pmem|data[20]~1_combout  & ( \cpu|Pmem|data[20]~2_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|data[20]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Pmem|data[20]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|data[20]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|data[20]~3 .extended_lut = "off";
defparam \cpu|Pmem|data[20]~3 .lut_mask = 64'h000000000F0F0F0F;
defparam \cpu|Pmem|data[20]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N21
cyclonev_lcell_comb \cpu|Pmem|Decoder0~0 (
// Equation(s):
// \cpu|Pmem|Decoder0~0_combout  = ( \cpu|IP [0] & ( (\cpu|Pmem|data[9]~0_combout  & !\cpu|IP [1]) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|data[9]~0_combout ),
	.datad(!\cpu|IP [1]),
	.datae(gnd),
	.dataf(!\cpu|IP [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|Decoder0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|Decoder0~0 .extended_lut = "off";
defparam \cpu|Pmem|Decoder0~0 .lut_mask = 64'h000000000F000F00;
defparam \cpu|Pmem|Decoder0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N3
cyclonev_lcell_comb \cpu|Equal1~2 (
// Equation(s):
// \cpu|Equal1~2_combout  = (\cpu|Equal1~1_combout  & \cpu|Equal1~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Equal1~1_combout ),
	.datad(!\cpu|Equal1~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Equal1~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Equal1~2 .extended_lut = "off";
defparam \cpu|Equal1~2 .lut_mask = 64'h000F000F000F000F;
defparam \cpu|Equal1~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N54
cyclonev_lcell_comb \cpu|Reg~15 (
// Equation(s):
// \cpu|Reg~15_combout  = ( \cpu|Pmem|data[20]~1_combout  & ( (!\cpu|IP[3]~DUPLICATE_q  & (!\cpu|IP [2] & ((!\cpu|IP[1]~DUPLICATE_q ) # (!\cpu|IP [0])))) ) )

	.dataa(!\cpu|IP[1]~DUPLICATE_q ),
	.datab(!\cpu|IP[3]~DUPLICATE_q ),
	.datac(!\cpu|IP [2]),
	.datad(!\cpu|IP [0]),
	.datae(gnd),
	.dataf(!\cpu|Pmem|data[20]~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~15 .extended_lut = "off";
defparam \cpu|Reg~15 .lut_mask = 64'h00000000C080C080;
defparam \cpu|Reg~15 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N6
cyclonev_lcell_comb \cpu|Reg~1 (
// Equation(s):
// \cpu|Reg~1_combout  = ( \cpu|Equal0~1_combout  & ( \cpu|tbo|y [0] & ( (\cpu|Reg~15_combout  & !\db|y~q ) ) ) ) # ( !\cpu|Equal0~1_combout  & ( \cpu|tbo|y [0] & ( (\cpu|Reg~15_combout  & !\db|y~q ) ) ) ) # ( \cpu|Equal0~1_combout  & ( !\cpu|tbo|y [0] & ( 
// (\cpu|Equal1~2_combout  & (\cpu|Reg~15_combout  & (\cpu|Equal0~0_combout  & !\db|y~q ))) ) ) )

	.dataa(!\cpu|Equal1~2_combout ),
	.datab(!\cpu|Reg~15_combout ),
	.datac(!\cpu|Equal0~0_combout ),
	.datad(!\db|y~q ),
	.datae(!\cpu|Equal0~1_combout ),
	.dataf(!\cpu|tbo|y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~1 .extended_lut = "off";
defparam \cpu|Reg~1 .lut_mask = 64'h0000010033003300;
defparam \cpu|Reg~1 .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N1
cyclonev_io_ibuf \KEY[0]~input (
	.i(KEY[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[0]~input_o ));
// synopsys translate_off
defparam \KEY[0]~input .bus_hold = "false";
defparam \KEY[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y4_N29
dffeas \cpu|sync_btns|buff[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\KEY[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_btns|buff [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_btns|buff[0] .is_wysiwyg = "true";
defparam \cpu|sync_btns|buff[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y4_N26
dffeas \cpu|sync_btns|y[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|sync_btns|buff [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_btns|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_btns|y[0] .is_wysiwyg = "true";
defparam \cpu|sync_btns|y[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y4_N58
dffeas \cpu|pb[0].dfe|buff (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|sync_btns|y [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pb[0].dfe|buff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pb[0].dfe|buff .is_wysiwyg = "true";
defparam \cpu|pb[0].dfe|buff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N57
cyclonev_lcell_comb \cpu|pb[0].dfe|y (
// Equation(s):
// \cpu|pb[0].dfe|y~combout  = ( !\cpu|sync_btns|y [0] & ( \cpu|pb[0].dfe|buff~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|sync_btns|y [0]),
	.dataf(!\cpu|pb[0].dfe|buff~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|pb[0].dfe|y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|pb[0].dfe|y .extended_lut = "off";
defparam \cpu|pb[0].dfe|y .lut_mask = 64'h00000000FFFF0000;
defparam \cpu|pb[0].dfe|y .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N27
cyclonev_lcell_comb \cpu|Pmem|data[8]~4 (
// Equation(s):
// \cpu|Pmem|data[8]~4_combout  = (!\cpu|IP[1]~DUPLICATE_q  & \cpu|Pmem|data[9]~0_combout )

	.dataa(!\cpu|IP[1]~DUPLICATE_q ),
	.datab(!\cpu|Pmem|data[9]~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|data[8]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|data[8]~4 .extended_lut = "off";
defparam \cpu|Pmem|data[8]~4 .lut_mask = 64'h2222222222222222;
defparam \cpu|Pmem|data[8]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X70_Y3_N27
cyclonev_lcell_comb \cpu|Pmem|data[9]~5 (
// Equation(s):
// \cpu|Pmem|data[9]~5_combout  = ( !\cpu|IP [0] & ( \cpu|Pmem|data[9]~0_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Pmem|data[9]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Pmem|data[9]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Pmem|data[9]~5 .extended_lut = "off";
defparam \cpu|Pmem|data[9]~5 .lut_mask = 64'h0F0F0F0F00000000;
defparam \cpu|Pmem|data[9]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N0
cyclonev_lcell_comb \cpu|Reg~8 (
// Equation(s):
// \cpu|Reg~8_combout  = ( \cpu|Reg[31][0]~q  & ( \cpu|Selector7~0_combout  ) ) # ( !\cpu|Reg[31][0]~q  & ( \cpu|Selector7~0_combout  & ( ((\cpu|Reg~1_combout  & (\cpu|Pmem|data[8]~4_combout  & \cpu|Pmem|data[9]~5_combout ))) # (\cpu|pb[0].dfe|y~combout ) ) 
// ) ) # ( \cpu|Reg[31][0]~q  & ( !\cpu|Selector7~0_combout  & ( (!\cpu|Reg~1_combout ) # (((!\cpu|Pmem|data[8]~4_combout ) # (!\cpu|Pmem|data[9]~5_combout )) # (\cpu|pb[0].dfe|y~combout )) ) ) ) # ( !\cpu|Reg[31][0]~q  & ( !\cpu|Selector7~0_combout  & ( 
// \cpu|pb[0].dfe|y~combout  ) ) )

	.dataa(!\cpu|Reg~1_combout ),
	.datab(!\cpu|pb[0].dfe|y~combout ),
	.datac(!\cpu|Pmem|data[8]~4_combout ),
	.datad(!\cpu|Pmem|data[9]~5_combout ),
	.datae(!\cpu|Reg[31][0]~q ),
	.dataf(!\cpu|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~8 .extended_lut = "off";
defparam \cpu|Reg~8 .lut_mask = 64'h3333FFFB3337FFFF;
defparam \cpu|Reg~8 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N1
dffeas \cpu|Reg[31][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][0] .is_wysiwyg = "true";
defparam \cpu|Reg[31][0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y0_N18
cyclonev_io_ibuf \SW[0]~input (
	.i(SW[0]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[0]~input_o ));
// synopsys translate_off
defparam \SW[0]~input .bus_hold = "false";
defparam \SW[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X74_Y2_N47
dffeas \cpu|sync_din|buff[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[0]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_din|buff [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_din|buff[0] .is_wysiwyg = "true";
defparam \cpu|sync_din|buff[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N19
dffeas \cpu|sync_din|y[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|sync_din|buff [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_din|y [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_din|y[0] .is_wysiwyg = "true";
defparam \cpu|sync_din|y[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N3
cyclonev_lcell_comb \cpu|Reg[28][0]~feeder (
// Equation(s):
// \cpu|Reg[28][0]~feeder_combout  = ( \cpu|sync_din|y [0] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|sync_din|y [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[28][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[28][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[28][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[28][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: IOIBUF_X70_Y0_N1
cyclonev_io_ibuf \KEY[3]~input (
	.i(KEY[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[3]~input_o ));
// synopsys translate_off
defparam \KEY[3]~input .bus_hold = "false";
defparam \KEY[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y3_N10
dffeas \cpu|sync_btns|buff[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\KEY[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_btns|buff [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_btns|buff[3] .is_wysiwyg = "true";
defparam \cpu|sync_btns|buff[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N47
dffeas \cpu|sync_btns|y[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|sync_btns|buff [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_btns|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_btns|y[3] .is_wysiwyg = "true";
defparam \cpu|sync_btns|y[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N44
dffeas \cpu|pb[3].dfe|buff (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|sync_btns|y [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pb[3].dfe|buff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pb[3].dfe|buff .is_wysiwyg = "true";
defparam \cpu|pb[3].dfe|buff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N39
cyclonev_lcell_comb \cpu|Reg~9 (
// Equation(s):
// \cpu|Reg~9_combout  = ( \db|y~q  ) # ( !\db|y~q  & ( (!\cpu|pb[3].dfe|buff~q ) # (\cpu|sync_btns|y [3]) ) )

	.dataa(gnd),
	.datab(!\cpu|sync_btns|y [3]),
	.datac(!\cpu|pb[3].dfe|buff~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\db|y~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~9 .extended_lut = "off";
defparam \cpu|Reg~9 .lut_mask = 64'hF3F3F3F3FFFFFFFF;
defparam \cpu|Reg~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N18
cyclonev_lcell_comb \cpu|Reg[28][2]~10 (
// Equation(s):
// \cpu|Reg[28][2]~10_combout  = ( \cpu|Debug [0] & ( (!\cpu|Reg~9_combout ) # ((!\cpu|Pmem|data[8]~4_combout  & (!\cpu|Pmem|data[9]~5_combout  & \cpu|Reg~15_combout ))) ) ) # ( !\cpu|Debug [0] & ( !\cpu|Reg~9_combout  ) )

	.dataa(!\cpu|Pmem|data[8]~4_combout ),
	.datab(!\cpu|Pmem|data[9]~5_combout ),
	.datac(!\cpu|Reg~15_combout ),
	.datad(!\cpu|Reg~9_combout ),
	.datae(gnd),
	.dataf(!\cpu|Debug [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[28][2]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[28][2]~10 .extended_lut = "off";
defparam \cpu|Reg[28][2]~10 .lut_mask = 64'hFF00FF00FF08FF08;
defparam \cpu|Reg[28][2]~10 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N4
dffeas \cpu|Reg[28][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[28][0]~feeder_combout ),
	.asdata(\cpu|Selector7~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Reg~9_combout ),
	.ena(\cpu|Reg[28][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][0] .is_wysiwyg = "true";
defparam \cpu|Reg[28][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N51
cyclonev_lcell_comb \cpu|Selector7~0 (
// Equation(s):
// \cpu|Selector7~0_combout  = ( \cpu|Reg[28][0]~q  & ( (!\cpu|Pmem|data[20]~3_combout  & (\cpu|Pmem|Decoder0~0_combout )) # (\cpu|Pmem|data[20]~3_combout  & ((!\cpu|Pmem|Decoder0~0_combout ) # (\cpu|Reg[31][0]~q ))) ) ) # ( !\cpu|Reg[28][0]~q  & ( 
// (\cpu|Pmem|Decoder0~0_combout  & ((!\cpu|Pmem|data[20]~3_combout ) # (\cpu|Reg[31][0]~q ))) ) )

	.dataa(!\cpu|Pmem|data[20]~3_combout ),
	.datab(gnd),
	.datac(!\cpu|Pmem|Decoder0~0_combout ),
	.datad(!\cpu|Reg[31][0]~q ),
	.datae(gnd),
	.dataf(!\cpu|Reg[28][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector7~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector7~0 .extended_lut = "off";
defparam \cpu|Selector7~0 .lut_mask = 64'h0A0F0A0F5A5F5A5F;
defparam \cpu|Selector7~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N33
cyclonev_lcell_comb \cpu|Reg[29][0]~feeder (
// Equation(s):
// \cpu|Reg[29][0]~feeder_combout  = ( \cpu|Selector7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[29][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[29][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[29][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[29][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N42
cyclonev_lcell_comb \cpu|Reg[29][0]~0 (
// Equation(s):
// \cpu|Reg[29][0]~0_combout  = ( !\cpu|Pmem|data[9]~5_combout  & ( \cpu|Pmem|data[8]~4_combout  & ( (\cpu|Debug [0] & \cpu|Reg~15_combout ) ) ) )

	.dataa(gnd),
	.datab(!\cpu|Debug [0]),
	.datac(!\cpu|Reg~15_combout ),
	.datad(gnd),
	.datae(!\cpu|Pmem|data[9]~5_combout ),
	.dataf(!\cpu|Pmem|data[8]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[29][0]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[29][0]~0 .extended_lut = "off";
defparam \cpu|Reg[29][0]~0 .lut_mask = 64'h0000000003030000;
defparam \cpu|Reg[29][0]~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N34
dffeas \cpu|Reg[29][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[29][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[29][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][0] .is_wysiwyg = "true";
defparam \cpu|Reg[29][0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X76_Y0_N35
cyclonev_io_ibuf \SW[1]~input (
	.i(SW[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[1]~input_o ));
// synopsys translate_off
defparam \SW[1]~input .bus_hold = "false";
defparam \SW[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y6_N29
dffeas \cpu|sync_din|buff[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_din|buff [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_din|buff[1] .is_wysiwyg = "true";
defparam \cpu|sync_din|buff[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y6_N58
dffeas \cpu|sync_din|y[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|sync_din|buff [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_din|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_din|y[1] .is_wysiwyg = "true";
defparam \cpu|sync_din|y[1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N36
cyclonev_lcell_comb \cpu|Reg[28][1]~feeder (
// Equation(s):
// \cpu|Reg[28][1]~feeder_combout  = \cpu|sync_din|y [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|sync_din|y [1]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[28][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[28][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[28][1]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[28][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N38
dffeas \cpu|Reg[28][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[28][1]~feeder_combout ),
	.asdata(\cpu|Selector6~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Reg~9_combout ),
	.ena(\cpu|Reg[28][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][1] .is_wysiwyg = "true";
defparam \cpu|Reg[28][1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X74_Y0_N58
cyclonev_io_ibuf \KEY[1]~input (
	.i(KEY[1]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[1]~input_o ));
// synopsys translate_off
defparam \KEY[1]~input .bus_hold = "false";
defparam \KEY[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X71_Y3_N59
dffeas \cpu|sync_btns|buff[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\KEY[1]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_btns|buff [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_btns|buff[1] .is_wysiwyg = "true";
defparam \cpu|sync_btns|buff[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N17
dffeas \cpu|sync_btns|y[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|sync_btns|buff [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_btns|y [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_btns|y[1] .is_wysiwyg = "true";
defparam \cpu|sync_btns|y[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X71_Y3_N55
dffeas \cpu|pb[1].dfe|buff (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|sync_btns|y [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pb[1].dfe|buff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pb[1].dfe|buff .is_wysiwyg = "true";
defparam \cpu|pb[1].dfe|buff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N54
cyclonev_lcell_comb \cpu|pb[1].dfe|y (
// Equation(s):
// \cpu|pb[1].dfe|y~combout  = (\cpu|pb[1].dfe|buff~q  & !\cpu|sync_btns|y [1])

	.dataa(gnd),
	.datab(!\cpu|pb[1].dfe|buff~q ),
	.datac(gnd),
	.datad(!\cpu|sync_btns|y [1]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|pb[1].dfe|y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|pb[1].dfe|y .extended_lut = "off";
defparam \cpu|pb[1].dfe|y .lut_mask = 64'h3300330033003300;
defparam \cpu|pb[1].dfe|y .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N12
cyclonev_lcell_comb \cpu|Reg~11 (
// Equation(s):
// \cpu|Reg~11_combout  = ( \cpu|Reg[31][1]~q  & ( \cpu|Selector6~0_combout  ) ) # ( !\cpu|Reg[31][1]~q  & ( \cpu|Selector6~0_combout  & ( ((\cpu|Reg~1_combout  & (\cpu|Pmem|data[9]~5_combout  & \cpu|Pmem|data[8]~4_combout ))) # (\cpu|pb[1].dfe|y~combout ) ) 
// ) ) # ( \cpu|Reg[31][1]~q  & ( !\cpu|Selector6~0_combout  & ( (!\cpu|Reg~1_combout ) # ((!\cpu|Pmem|data[9]~5_combout ) # ((!\cpu|Pmem|data[8]~4_combout ) # (\cpu|pb[1].dfe|y~combout ))) ) ) ) # ( !\cpu|Reg[31][1]~q  & ( !\cpu|Selector6~0_combout  & ( 
// \cpu|pb[1].dfe|y~combout  ) ) )

	.dataa(!\cpu|Reg~1_combout ),
	.datab(!\cpu|Pmem|data[9]~5_combout ),
	.datac(!\cpu|Pmem|data[8]~4_combout ),
	.datad(!\cpu|pb[1].dfe|y~combout ),
	.datae(!\cpu|Reg[31][1]~q ),
	.dataf(!\cpu|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~11 .extended_lut = "off";
defparam \cpu|Reg~11 .lut_mask = 64'h00FFFEFF01FFFFFF;
defparam \cpu|Reg~11 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N13
dffeas \cpu|Reg[31][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][1] .is_wysiwyg = "true";
defparam \cpu|Reg[31][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N6
cyclonev_lcell_comb \cpu|Selector6~0 (
// Equation(s):
// \cpu|Selector6~0_combout  = ( \cpu|Reg[31][1]~q  & ( ((\cpu|Pmem|data[20]~3_combout  & \cpu|Reg[28][1]~q )) # (\cpu|Pmem|Decoder0~0_combout ) ) ) # ( !\cpu|Reg[31][1]~q  & ( (!\cpu|Pmem|data[20]~3_combout  & (\cpu|Pmem|Decoder0~0_combout )) # 
// (\cpu|Pmem|data[20]~3_combout  & (!\cpu|Pmem|Decoder0~0_combout  & \cpu|Reg[28][1]~q )) ) )

	.dataa(!\cpu|Pmem|data[20]~3_combout ),
	.datab(!\cpu|Pmem|Decoder0~0_combout ),
	.datac(gnd),
	.datad(!\cpu|Reg[28][1]~q ),
	.datae(gnd),
	.dataf(!\cpu|Reg[31][1]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector6~0 .extended_lut = "off";
defparam \cpu|Selector6~0 .lut_mask = 64'h2266226633773377;
defparam \cpu|Selector6~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X72_Y3_N3
cyclonev_lcell_comb \cpu|Reg[29][1]~feeder (
// Equation(s):
// \cpu|Reg[29][1]~feeder_combout  = ( \cpu|Selector6~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[29][1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[29][1]~feeder .extended_lut = "off";
defparam \cpu|Reg[29][1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[29][1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X72_Y3_N4
dffeas \cpu|Reg[29][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[29][1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[29][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][1] .is_wysiwyg = "true";
defparam \cpu|Reg[29][1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X64_Y0_N18
cyclonev_io_ibuf \SW[2]~input (
	.i(SW[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[2]~input_o ));
// synopsys translate_off
defparam \SW[2]~input .bus_hold = "false";
defparam \SW[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X70_Y2_N59
dffeas \cpu|sync_din|buff[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[2]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_din|buff [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_din|buff[2] .is_wysiwyg = "true";
defparam \cpu|sync_din|buff[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X70_Y2_N52
dffeas \cpu|sync_din|y[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|sync_din|buff [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_din|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_din|y[2] .is_wysiwyg = "true";
defparam \cpu|sync_din|y[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N39
cyclonev_lcell_comb \cpu|Reg[28][2]~feeder (
// Equation(s):
// \cpu|Reg[28][2]~feeder_combout  = \cpu|sync_din|y [2]

	.dataa(!\cpu|sync_din|y [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[28][2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[28][2]~feeder .extended_lut = "off";
defparam \cpu|Reg[28][2]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[28][2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N40
dffeas \cpu|Reg[28][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[28][2]~feeder_combout ),
	.asdata(\cpu|Selector5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Reg~9_combout ),
	.ena(\cpu|Reg[28][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][2] .is_wysiwyg = "true";
defparam \cpu|Reg[28][2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N35
cyclonev_io_ibuf \KEY[2]~input (
	.i(KEY[2]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\KEY[2]~input_o ));
// synopsys translate_off
defparam \KEY[2]~input .bus_hold = "false";
defparam \KEY[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N33
cyclonev_lcell_comb \cpu|sync_btns|buff[2]~feeder (
// Equation(s):
// \cpu|sync_btns|buff[2]~feeder_combout  = ( \KEY[2]~input_o  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\KEY[2]~input_o ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|sync_btns|buff[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|sync_btns|buff[2]~feeder .extended_lut = "off";
defparam \cpu|sync_btns|buff[2]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|sync_btns|buff[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N35
dffeas \cpu|sync_btns|buff[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|sync_btns|buff[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_btns|buff [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_btns|buff[2] .is_wysiwyg = "true";
defparam \cpu|sync_btns|buff[2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N30
cyclonev_lcell_comb \cpu|sync_btns|y[2]~feeder (
// Equation(s):
// \cpu|sync_btns|y[2]~feeder_combout  = \cpu|sync_btns|buff [2]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|sync_btns|buff [2]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|sync_btns|y[2]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|sync_btns|y[2]~feeder .extended_lut = "off";
defparam \cpu|sync_btns|y[2]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|sync_btns|y[2]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X61_Y3_N32
dffeas \cpu|sync_btns|y[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|sync_btns|y[2]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_btns|y [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_btns|y[2] .is_wysiwyg = "true";
defparam \cpu|sync_btns|y[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X61_Y3_N41
dffeas \cpu|pb[2].dfe|buff (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|sync_btns|y [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|pb[2].dfe|buff~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|pb[2].dfe|buff .is_wysiwyg = "true";
defparam \cpu|pb[2].dfe|buff .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X61_Y3_N39
cyclonev_lcell_comb \cpu|pb[2].dfe|y (
// Equation(s):
// \cpu|pb[2].dfe|y~combout  = ( !\cpu|sync_btns|y [2] & ( \cpu|pb[2].dfe|buff~q  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|pb[2].dfe|buff~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|sync_btns|y [2]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|pb[2].dfe|y~combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|pb[2].dfe|y .extended_lut = "off";
defparam \cpu|pb[2].dfe|y .lut_mask = 64'h0F0F0F0F00000000;
defparam \cpu|pb[2].dfe|y .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N0
cyclonev_lcell_comb \cpu|Reg~12 (
// Equation(s):
// \cpu|Reg~12_combout  = ( \cpu|Reg[31][2]~q  & ( \cpu|Selector5~0_combout  ) ) # ( !\cpu|Reg[31][2]~q  & ( \cpu|Selector5~0_combout  & ( ((\cpu|Reg~1_combout  & (\cpu|Pmem|data[9]~5_combout  & \cpu|Pmem|data[8]~4_combout ))) # (\cpu|pb[2].dfe|y~combout ) ) 
// ) ) # ( \cpu|Reg[31][2]~q  & ( !\cpu|Selector5~0_combout  & ( (!\cpu|Reg~1_combout ) # ((!\cpu|Pmem|data[9]~5_combout ) # ((!\cpu|Pmem|data[8]~4_combout ) # (\cpu|pb[2].dfe|y~combout ))) ) ) ) # ( !\cpu|Reg[31][2]~q  & ( !\cpu|Selector5~0_combout  & ( 
// \cpu|pb[2].dfe|y~combout  ) ) )

	.dataa(!\cpu|Reg~1_combout ),
	.datab(!\cpu|Pmem|data[9]~5_combout ),
	.datac(!\cpu|pb[2].dfe|y~combout ),
	.datad(!\cpu|Pmem|data[8]~4_combout ),
	.datae(!\cpu|Reg[31][2]~q ),
	.dataf(!\cpu|Selector5~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~12 .extended_lut = "off";
defparam \cpu|Reg~12 .lut_mask = 64'h0F0FFFEF0F1FFFFF;
defparam \cpu|Reg~12 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X64_Y5_N2
dffeas \cpu|Reg[31][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg~12_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][2] .is_wysiwyg = "true";
defparam \cpu|Reg[31][2] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N6
cyclonev_lcell_comb \cpu|Selector5~0 (
// Equation(s):
// \cpu|Selector5~0_combout  = ( \cpu|Reg[31][2]~q  & ( (\cpu|Pmem|data[20]~3_combout  & ((\cpu|Reg[28][2]~q ) # (\cpu|Pmem|Decoder0~0_combout ))) ) ) # ( !\cpu|Reg[31][2]~q  & ( (!\cpu|Pmem|Decoder0~0_combout  & (\cpu|Pmem|data[20]~3_combout  & 
// \cpu|Reg[28][2]~q )) ) )

	.dataa(!\cpu|Pmem|Decoder0~0_combout ),
	.datab(!\cpu|Pmem|data[20]~3_combout ),
	.datac(!\cpu|Reg[28][2]~q ),
	.datad(gnd),
	.datae(!\cpu|Reg[31][2]~q ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector5~0 .extended_lut = "off";
defparam \cpu|Selector5~0 .lut_mask = 64'h0202131302021313;
defparam \cpu|Selector5~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N4
dffeas \cpu|Reg[29][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[29][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][2] .is_wysiwyg = "true";
defparam \cpu|Reg[29][2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X56_Y0_N35
cyclonev_io_ibuf \SW[3]~input (
	.i(SW[3]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[3]~input_o ));
// synopsys translate_off
defparam \SW[3]~input .bus_hold = "false";
defparam \SW[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X67_Y1_N41
dffeas \cpu|sync_din|buff[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[3]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_din|buff [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_din|buff[3] .is_wysiwyg = "true";
defparam \cpu|sync_din|buff[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y1_N4
dffeas \cpu|sync_din|y[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|sync_din|buff [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_din|y [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_din|y[3] .is_wysiwyg = "true";
defparam \cpu|sync_din|y[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N42
cyclonev_lcell_comb \cpu|Reg[28][3]~feeder (
// Equation(s):
// \cpu|Reg[28][3]~feeder_combout  = \cpu|sync_din|y [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|sync_din|y [3]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[28][3]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[28][3]~feeder .extended_lut = "off";
defparam \cpu|Reg[28][3]~feeder .lut_mask = 64'h00FF00FF00FF00FF;
defparam \cpu|Reg[28][3]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N44
dffeas \cpu|Reg[28][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[28][3]~feeder_combout ),
	.asdata(\cpu|Selector4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Reg~9_combout ),
	.ena(\cpu|Reg[28][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][3] .is_wysiwyg = "true";
defparam \cpu|Reg[28][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N42
cyclonev_lcell_comb \cpu|Reg~2 (
// Equation(s):
// \cpu|Reg~2_combout  = ( !\cpu|sync_btns|y [3] & ( \cpu|pb[3].dfe|buff~q  ) )

	.dataa(gnd),
	.datab(!\cpu|pb[3].dfe|buff~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(!\cpu|sync_btns|y [3]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~2 .extended_lut = "off";
defparam \cpu|Reg~2 .lut_mask = 64'h3333000033330000;
defparam \cpu|Reg~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y3_N30
cyclonev_lcell_comb \cpu|Reg~3 (
// Equation(s):
// \cpu|Reg~3_combout  = ( \cpu|Reg[31][3]~q  & ( \cpu|Selector4~0_combout  ) ) # ( !\cpu|Reg[31][3]~q  & ( \cpu|Selector4~0_combout  & ( ((\cpu|Reg~1_combout  & (\cpu|Pmem|data[8]~4_combout  & \cpu|Pmem|data[9]~5_combout ))) # (\cpu|Reg~2_combout ) ) ) ) # 
// ( \cpu|Reg[31][3]~q  & ( !\cpu|Selector4~0_combout  & ( (!\cpu|Reg~1_combout ) # (((!\cpu|Pmem|data[8]~4_combout ) # (!\cpu|Pmem|data[9]~5_combout )) # (\cpu|Reg~2_combout )) ) ) ) # ( !\cpu|Reg[31][3]~q  & ( !\cpu|Selector4~0_combout  & ( 
// \cpu|Reg~2_combout  ) ) )

	.dataa(!\cpu|Reg~1_combout ),
	.datab(!\cpu|Reg~2_combout ),
	.datac(!\cpu|Pmem|data[8]~4_combout ),
	.datad(!\cpu|Pmem|data[9]~5_combout ),
	.datae(!\cpu|Reg[31][3]~q ),
	.dataf(!\cpu|Selector4~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~3 .extended_lut = "off";
defparam \cpu|Reg~3 .lut_mask = 64'h3333FFFB3337FFFF;
defparam \cpu|Reg~3 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N31
dffeas \cpu|Reg[31][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\db|y~q ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][3] .is_wysiwyg = "true";
defparam \cpu|Reg[31][3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N9
cyclonev_lcell_comb \cpu|Selector4~0 (
// Equation(s):
// \cpu|Selector4~0_combout  = (\cpu|Pmem|data[20]~3_combout  & ((!\cpu|Pmem|Decoder0~0_combout  & (\cpu|Reg[28][3]~q )) # (\cpu|Pmem|Decoder0~0_combout  & ((\cpu|Reg[31][3]~q )))))

	.dataa(!\cpu|Pmem|data[20]~3_combout ),
	.datab(!\cpu|Pmem|Decoder0~0_combout ),
	.datac(!\cpu|Reg[28][3]~q ),
	.datad(!\cpu|Reg[31][3]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector4~0 .extended_lut = "off";
defparam \cpu|Selector4~0 .lut_mask = 64'h0415041504150415;
defparam \cpu|Selector4~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y3_N22
dffeas \cpu|Reg[29][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector4~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[29][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][3] .is_wysiwyg = "true";
defparam \cpu|Reg[29][3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X66_Y0_N92
cyclonev_io_ibuf \SW[4]~input (
	.i(SW[4]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[4]~input_o ));
// synopsys translate_off
defparam \SW[4]~input .bus_hold = "false";
defparam \SW[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X64_Y4_N59
dffeas \cpu|sync_din|buff[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[4]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_din|buff [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_din|buff[4] .is_wysiwyg = "true";
defparam \cpu|sync_din|buff[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y4_N22
dffeas \cpu|sync_din|y[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|sync_din|buff [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_din|y [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_din|y[4] .is_wysiwyg = "true";
defparam \cpu|sync_din|y[4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N45
cyclonev_lcell_comb \cpu|Reg[28][4]~feeder (
// Equation(s):
// \cpu|Reg[28][4]~feeder_combout  = \cpu|sync_din|y [4]

	.dataa(gnd),
	.datab(!\cpu|sync_din|y [4]),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[28][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[28][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[28][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[28][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N47
dffeas \cpu|Reg[28][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[28][4]~feeder_combout ),
	.asdata(\cpu|Selector3~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Reg~9_combout ),
	.ena(\cpu|Reg[28][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][4] .is_wysiwyg = "true";
defparam \cpu|Reg[28][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N48
cyclonev_lcell_comb \cpu|Reg~4 (
// Equation(s):
// \cpu|Reg~4_combout  = ( !\db|y~q  & ( (\cpu|Pmem|data[20]~3_combout  & ((!\cpu|Pmem|Decoder0~0_combout  & (\cpu|Reg[28][4]~q )) # (\cpu|Pmem|Decoder0~0_combout  & ((\cpu|Reg[31][4]~q ))))) ) )

	.dataa(!\cpu|Pmem|data[20]~3_combout ),
	.datab(!\cpu|Pmem|Decoder0~0_combout ),
	.datac(!\cpu|Reg[28][4]~q ),
	.datad(!\cpu|Reg[31][4]~q ),
	.datae(gnd),
	.dataf(!\db|y~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~4 .extended_lut = "off";
defparam \cpu|Reg~4 .lut_mask = 64'h0415041500000000;
defparam \cpu|Reg~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N21
cyclonev_lcell_comb \cpu|Reg[31][7]~5 (
// Equation(s):
// \cpu|Reg[31][7]~5_combout  = ( \db|y~q  ) # ( !\db|y~q  & ( (\cpu|Pmem|data[8]~4_combout  & (\cpu|Pmem|data[9]~5_combout  & (\cpu|Debug [0] & \cpu|Reg~15_combout ))) ) )

	.dataa(!\cpu|Pmem|data[8]~4_combout ),
	.datab(!\cpu|Pmem|data[9]~5_combout ),
	.datac(!\cpu|Debug [0]),
	.datad(!\cpu|Reg~15_combout ),
	.datae(gnd),
	.dataf(!\db|y~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[31][7]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[31][7]~5 .extended_lut = "off";
defparam \cpu|Reg[31][7]~5 .lut_mask = 64'h00010001FFFFFFFF;
defparam \cpu|Reg[31][7]~5 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N50
dffeas \cpu|Reg[31][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[31][7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][4] .is_wysiwyg = "true";
defparam \cpu|Reg[31][4] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N12
cyclonev_lcell_comb \cpu|Selector3~0 (
// Equation(s):
// \cpu|Selector3~0_combout  = ( \cpu|Reg[31][4]~q  & ( (\cpu|Pmem|data[20]~3_combout  & ((\cpu|Pmem|Decoder0~0_combout ) # (\cpu|Reg[28][4]~q ))) ) ) # ( !\cpu|Reg[31][4]~q  & ( (\cpu|Reg[28][4]~q  & (\cpu|Pmem|data[20]~3_combout  & 
// !\cpu|Pmem|Decoder0~0_combout )) ) )

	.dataa(!\cpu|Reg[28][4]~q ),
	.datab(gnd),
	.datac(!\cpu|Pmem|data[20]~3_combout ),
	.datad(!\cpu|Pmem|Decoder0~0_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[31][4]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector3~0 .extended_lut = "off";
defparam \cpu|Selector3~0 .lut_mask = 64'h05000500050F050F;
defparam \cpu|Selector3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y3_N9
cyclonev_lcell_comb \cpu|Reg[29][4]~feeder (
// Equation(s):
// \cpu|Reg[29][4]~feeder_combout  = ( \cpu|Selector3~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector3~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[29][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[29][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[29][4]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[29][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X65_Y3_N10
dffeas \cpu|Reg[29][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[29][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[29][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][4] .is_wysiwyg = "true";
defparam \cpu|Reg[29][4] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y0_N1
cyclonev_io_ibuf \SW[5]~input (
	.i(SW[5]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[5]~input_o ));
// synopsys translate_off
defparam \SW[5]~input .bus_hold = "false";
defparam \SW[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X62_Y8_N47
dffeas \cpu|sync_din|buff[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[5]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_din|buff [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_din|buff[5] .is_wysiwyg = "true";
defparam \cpu|sync_din|buff[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X62_Y8_N17
dffeas \cpu|sync_din|y[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|sync_din|buff [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_din|y [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_din|y[5] .is_wysiwyg = "true";
defparam \cpu|sync_din|y[5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N0
cyclonev_lcell_comb \cpu|Reg[28][5]~feeder (
// Equation(s):
// \cpu|Reg[28][5]~feeder_combout  = \cpu|sync_din|y [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|sync_din|y [5]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[28][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[28][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[28][5]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[28][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y5_N2
dffeas \cpu|Reg[28][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[28][5]~feeder_combout ),
	.asdata(\cpu|Selector2~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Reg~9_combout ),
	.ena(\cpu|Reg[28][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][5] .is_wysiwyg = "true";
defparam \cpu|Reg[28][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N6
cyclonev_lcell_comb \cpu|Reg~6 (
// Equation(s):
// \cpu|Reg~6_combout  = ( \cpu|Pmem|data[20]~3_combout  & ( (!\db|y~q  & ((!\cpu|Pmem|Decoder0~0_combout  & (\cpu|Reg[28][5]~q )) # (\cpu|Pmem|Decoder0~0_combout  & ((\cpu|Reg[31][5]~q ))))) ) )

	.dataa(!\cpu|Pmem|Decoder0~0_combout ),
	.datab(!\db|y~q ),
	.datac(!\cpu|Reg[28][5]~q ),
	.datad(!\cpu|Reg[31][5]~q ),
	.datae(gnd),
	.dataf(!\cpu|Pmem|data[20]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~6 .extended_lut = "off";
defparam \cpu|Reg~6 .lut_mask = 64'h00000000084C084C;
defparam \cpu|Reg~6 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y5_N7
dffeas \cpu|Reg[31][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[31][7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][5] .is_wysiwyg = "true";
defparam \cpu|Reg[31][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N30
cyclonev_lcell_comb \cpu|Selector2~0 (
// Equation(s):
// \cpu|Selector2~0_combout  = ( \cpu|Reg[31][5]~q  & ( (\cpu|Pmem|data[20]~3_combout  & ((\cpu|Reg[28][5]~q ) # (\cpu|Pmem|Decoder0~0_combout ))) ) ) # ( !\cpu|Reg[31][5]~q  & ( (!\cpu|Pmem|Decoder0~0_combout  & (\cpu|Pmem|data[20]~3_combout  & 
// \cpu|Reg[28][5]~q )) ) )

	.dataa(!\cpu|Pmem|Decoder0~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Pmem|data[20]~3_combout ),
	.datad(!\cpu|Reg[28][5]~q ),
	.datae(gnd),
	.dataf(!\cpu|Reg[31][5]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector2~0 .extended_lut = "off";
defparam \cpu|Selector2~0 .lut_mask = 64'h000A000A050F050F;
defparam \cpu|Selector2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X71_Y4_N39
cyclonev_lcell_comb \cpu|Reg[29][5]~feeder (
// Equation(s):
// \cpu|Reg[29][5]~feeder_combout  = ( \cpu|Selector2~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector2~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[29][5]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[29][5]~feeder .extended_lut = "off";
defparam \cpu|Reg[29][5]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[29][5]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X71_Y4_N41
dffeas \cpu|Reg[29][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[29][5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[29][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][5] .is_wysiwyg = "true";
defparam \cpu|Reg[29][5] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N49
dffeas \cpu|Reg[31][4]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[31][7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][4]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][4]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[31][4]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N8
dffeas \cpu|Reg[31][5]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[31][7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][5]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][5]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[31][5]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N92
cyclonev_io_ibuf \SW[7]~input (
	.i(SW[7]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[7]~input_o ));
// synopsys translate_off
defparam \SW[7]~input .bus_hold = "false";
defparam \SW[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X63_Y8_N29
dffeas \cpu|sync_din|buff[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[7]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_din|buff [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_din|buff[7] .is_wysiwyg = "true";
defparam \cpu|sync_din|buff[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X63_Y8_N52
dffeas \cpu|sync_din|y[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|sync_din|buff [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_din|y [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_din|y[7] .is_wysiwyg = "true";
defparam \cpu|sync_din|y[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N0
cyclonev_lcell_comb \cpu|Reg[28][7]~feeder (
// Equation(s):
// \cpu|Reg[28][7]~feeder_combout  = \cpu|sync_din|y [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|sync_din|y [7]),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[28][7]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[28][7]~feeder .extended_lut = "off";
defparam \cpu|Reg[28][7]~feeder .lut_mask = 64'h0F0F0F0F0F0F0F0F;
defparam \cpu|Reg[28][7]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N2
dffeas \cpu|Reg[28][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[28][7]~feeder_combout ),
	.asdata(\cpu|Selector0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Reg~9_combout ),
	.ena(\cpu|Reg[28][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][7] .is_wysiwyg = "true";
defparam \cpu|Reg[28][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N24
cyclonev_lcell_comb \cpu|Reg~13 (
// Equation(s):
// \cpu|Reg~13_combout  = ( \cpu|Reg[31][7]~q  & ( !\db|y~q  & ( (!\cpu|Pmem|data[20]~3_combout  & (!\cpu|IP [0] & ((\cpu|Pmem|data[8]~4_combout )))) # (\cpu|Pmem|data[20]~3_combout  & (((\cpu|IP [0] & \cpu|Pmem|data[8]~4_combout )) # (\cpu|Reg[28][7]~q ))) 
// ) ) ) # ( !\cpu|Reg[31][7]~q  & ( !\db|y~q  & ( (!\cpu|Pmem|data[20]~3_combout  & (!\cpu|IP [0] & ((\cpu|Pmem|data[8]~4_combout )))) # (\cpu|Pmem|data[20]~3_combout  & (\cpu|Reg[28][7]~q  & ((!\cpu|IP [0]) # (!\cpu|Pmem|data[8]~4_combout )))) ) ) )

	.dataa(!\cpu|IP [0]),
	.datab(!\cpu|Reg[28][7]~q ),
	.datac(!\cpu|Pmem|data[20]~3_combout ),
	.datad(!\cpu|Pmem|data[8]~4_combout ),
	.datae(!\cpu|Reg[31][7]~q ),
	.dataf(!\db|y~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~13 .extended_lut = "off";
defparam \cpu|Reg~13 .lut_mask = 64'h03A203A700000000;
defparam \cpu|Reg~13 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N25
dffeas \cpu|Reg[31][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[31][7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][7] .is_wysiwyg = "true";
defparam \cpu|Reg[31][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N54
cyclonev_lcell_comb \cpu|Selector0~0 (
// Equation(s):
// \cpu|Selector0~0_combout  = ( \cpu|IP [0] & ( \cpu|Reg[31][7]~q  & ( (\cpu|Pmem|data[20]~3_combout  & ((\cpu|Pmem|data[8]~4_combout ) # (\cpu|Reg[28][7]~q ))) ) ) ) # ( !\cpu|IP [0] & ( \cpu|Reg[31][7]~q  & ( (!\cpu|Pmem|data[20]~3_combout  & 
// ((\cpu|Pmem|data[8]~4_combout ))) # (\cpu|Pmem|data[20]~3_combout  & (\cpu|Reg[28][7]~q )) ) ) ) # ( \cpu|IP [0] & ( !\cpu|Reg[31][7]~q  & ( (\cpu|Reg[28][7]~q  & (\cpu|Pmem|data[20]~3_combout  & !\cpu|Pmem|data[8]~4_combout )) ) ) ) # ( !\cpu|IP [0] & ( 
// !\cpu|Reg[31][7]~q  & ( (!\cpu|Pmem|data[20]~3_combout  & ((\cpu|Pmem|data[8]~4_combout ))) # (\cpu|Pmem|data[20]~3_combout  & (\cpu|Reg[28][7]~q )) ) ) )

	.dataa(!\cpu|Reg[28][7]~q ),
	.datab(gnd),
	.datac(!\cpu|Pmem|data[20]~3_combout ),
	.datad(!\cpu|Pmem|data[8]~4_combout ),
	.datae(!\cpu|IP [0]),
	.dataf(!\cpu|Reg[31][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector0~0 .extended_lut = "off";
defparam \cpu|Selector0~0 .lut_mask = 64'h05F5050005F5050F;
defparam \cpu|Selector0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N15
cyclonev_lcell_comb \cpu|Reg[30][0]~7 (
// Equation(s):
// \cpu|Reg[30][0]~7_combout  = ( \cpu|Debug [0] & ( (\cpu|Pmem|data[9]~5_combout  & (!\cpu|Pmem|data[8]~4_combout  & \cpu|Reg~15_combout )) ) )

	.dataa(gnd),
	.datab(!\cpu|Pmem|data[9]~5_combout ),
	.datac(!\cpu|Pmem|data[8]~4_combout ),
	.datad(!\cpu|Reg~15_combout ),
	.datae(gnd),
	.dataf(!\cpu|Debug [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][0]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][0]~7 .extended_lut = "off";
defparam \cpu|Reg[30][0]~7 .lut_mask = 64'h0000000000300030;
defparam \cpu|Reg[30][0]~7 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N58
dffeas \cpu|Reg[30][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[30][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][7] .is_wysiwyg = "true";
defparam \cpu|Reg[30][7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X58_Y0_N75
cyclonev_io_ibuf \SW[6]~input (
	.i(SW[6]),
	.ibar(gnd),
	.dynamicterminationcontrol(gnd),
	.o(\SW[6]~input_o ));
// synopsys translate_off
defparam \SW[6]~input .bus_hold = "false";
defparam \SW[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X65_Y5_N23
dffeas \cpu|sync_din|buff[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\SW[6]~input_o ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_din|buff [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_din|buff[6] .is_wysiwyg = "true";
defparam \cpu|sync_din|buff[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X65_Y5_N46
dffeas \cpu|sync_din|y[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|sync_din|buff [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|sync_din|y [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|sync_din|y[6] .is_wysiwyg = "true";
defparam \cpu|sync_din|y[6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N3
cyclonev_lcell_comb \cpu|Reg[28][6]~feeder (
// Equation(s):
// \cpu|Reg[28][6]~feeder_combout  = \cpu|sync_din|y [6]

	.dataa(!\cpu|sync_din|y [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[28][6]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[28][6]~feeder .extended_lut = "off";
defparam \cpu|Reg[28][6]~feeder .lut_mask = 64'h5555555555555555;
defparam \cpu|Reg[28][6]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y5_N5
dffeas \cpu|Reg[28][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[28][6]~feeder_combout ),
	.asdata(\cpu|Selector1~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(\cpu|Reg~9_combout ),
	.ena(\cpu|Reg[28][2]~10_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[28][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[28][6] .is_wysiwyg = "true";
defparam \cpu|Reg[28][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N9
cyclonev_lcell_comb \cpu|Reg~14 (
// Equation(s):
// \cpu|Reg~14_combout  = ( \cpu|Reg[28][6]~q  & ( (!\db|y~q  & (\cpu|Pmem|data[20]~3_combout  & ((!\cpu|Pmem|Decoder0~0_combout ) # (\cpu|Reg[31][6]~q )))) ) ) # ( !\cpu|Reg[28][6]~q  & ( (\cpu|Pmem|Decoder0~0_combout  & (!\db|y~q  & 
// (\cpu|Pmem|data[20]~3_combout  & \cpu|Reg[31][6]~q ))) ) )

	.dataa(!\cpu|Pmem|Decoder0~0_combout ),
	.datab(!\db|y~q ),
	.datac(!\cpu|Pmem|data[20]~3_combout ),
	.datad(!\cpu|Reg[31][6]~q ),
	.datae(gnd),
	.dataf(!\cpu|Reg[28][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg~14 .extended_lut = "off";
defparam \cpu|Reg~14 .lut_mask = 64'h00040004080C080C;
defparam \cpu|Reg~14 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y5_N11
dffeas \cpu|Reg[31][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg~14_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[31][7]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[31][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[31][6] .is_wysiwyg = "true";
defparam \cpu|Reg[31][6] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N33
cyclonev_lcell_comb \cpu|Selector1~0 (
// Equation(s):
// \cpu|Selector1~0_combout  = ( \cpu|Reg[28][6]~q  & ( (\cpu|Pmem|data[20]~3_combout  & ((!\cpu|Pmem|Decoder0~0_combout ) # (\cpu|Reg[31][6]~q ))) ) ) # ( !\cpu|Reg[28][6]~q  & ( (\cpu|Pmem|Decoder0~0_combout  & (\cpu|Reg[31][6]~q  & 
// \cpu|Pmem|data[20]~3_combout )) ) )

	.dataa(!\cpu|Pmem|Decoder0~0_combout ),
	.datab(gnd),
	.datac(!\cpu|Reg[31][6]~q ),
	.datad(!\cpu|Pmem|data[20]~3_combout ),
	.datae(gnd),
	.dataf(!\cpu|Reg[28][6]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Selector1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Selector1~0 .extended_lut = "off";
defparam \cpu|Selector1~0 .lut_mask = 64'h0005000500AF00AF;
defparam \cpu|Selector1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y5_N35
dffeas \cpu|Reg[30][6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[30][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][6] .is_wysiwyg = "true";
defparam \cpu|Reg[30][6] .power_up = "low";
// synopsys translate_on

// Location: FF_X66_Y5_N32
dffeas \cpu|Reg[30][5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Selector2~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[30][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][5] .is_wysiwyg = "true";
defparam \cpu|Reg[30][5] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N33
cyclonev_lcell_comb \cpu|Reg[30][4]~feeder (
// Equation(s):
// \cpu|Reg[30][4]~feeder_combout  = \cpu|Selector3~0_combout 

	.dataa(gnd),
	.datab(!\cpu|Selector3~0_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][4]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][4]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][4]~feeder .lut_mask = 64'h3333333333333333;
defparam \cpu|Reg[30][4]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N34
dffeas \cpu|Reg[30][4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][4]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[30][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][4] .is_wysiwyg = "true";
defparam \cpu|Reg[30][4] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N11
dffeas \cpu|Reg[30][3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Selector4~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[30][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][3] .is_wysiwyg = "true";
defparam \cpu|Reg[30][3] .power_up = "low";
// synopsys translate_on

// Location: FF_X64_Y5_N10
dffeas \cpu|Reg[30][2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector5~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[30][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][2] .is_wysiwyg = "true";
defparam \cpu|Reg[30][2] .power_up = "low";
// synopsys translate_on

// Location: FF_X67_Y4_N8
dffeas \cpu|Reg[30][1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Selector6~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[30][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][1] .is_wysiwyg = "true";
defparam \cpu|Reg[30][1] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y4_N30
cyclonev_lcell_comb \cpu|Reg[30][0]~feeder (
// Equation(s):
// \cpu|Reg[30][0]~feeder_combout  = ( \cpu|Selector7~0_combout  )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Selector7~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|Reg[30][0]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|Reg[30][0]~feeder .extended_lut = "off";
defparam \cpu|Reg[30][0]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|Reg[30][0]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X67_Y4_N31
dffeas \cpu|Reg[30][0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|Reg[30][0]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\cpu|Reg[30][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[30][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[30][0] .is_wysiwyg = "true";
defparam \cpu|Reg[30][0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N0
cyclonev_lcell_comb \dnum|Add0~17 (
// Equation(s):
// \dnum|Add0~17_sumout  = SUM(( !\cpu|Reg[30][0]~q  ) + ( VCC ) + ( !VCC ))
// \dnum|Add0~18  = CARRY(( !\cpu|Reg[30][0]~q  ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(!\cpu|Reg[30][0]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|Add0~17_sumout ),
	.cout(\dnum|Add0~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|Add0~17 .extended_lut = "off";
defparam \dnum|Add0~17 .lut_mask = 64'h000000000000CCCC;
defparam \dnum|Add0~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N3
cyclonev_lcell_comb \dnum|Add0~21 (
// Equation(s):
// \dnum|Add0~21_sumout  = SUM(( !\cpu|Reg[30][1]~q  ) + ( GND ) + ( \dnum|Add0~18  ))
// \dnum|Add0~22  = CARRY(( !\cpu|Reg[30][1]~q  ) + ( GND ) + ( \dnum|Add0~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Reg[30][1]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|Add0~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|Add0~21_sumout ),
	.cout(\dnum|Add0~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|Add0~21 .extended_lut = "off";
defparam \dnum|Add0~21 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dnum|Add0~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N6
cyclonev_lcell_comb \dnum|Add0~25 (
// Equation(s):
// \dnum|Add0~25_sumout  = SUM(( !\cpu|Reg[30][2]~q  ) + ( GND ) + ( \dnum|Add0~22  ))
// \dnum|Add0~26  = CARRY(( !\cpu|Reg[30][2]~q  ) + ( GND ) + ( \dnum|Add0~22  ))

	.dataa(gnd),
	.datab(!\cpu|Reg[30][2]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|Add0~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|Add0~25_sumout ),
	.cout(\dnum|Add0~26 ),
	.shareout());
// synopsys translate_off
defparam \dnum|Add0~25 .extended_lut = "off";
defparam \dnum|Add0~25 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \dnum|Add0~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N9
cyclonev_lcell_comb \dnum|Add0~29 (
// Equation(s):
// \dnum|Add0~29_sumout  = SUM(( !\cpu|Reg[30][3]~q  ) + ( GND ) + ( \dnum|Add0~26  ))
// \dnum|Add0~30  = CARRY(( !\cpu|Reg[30][3]~q  ) + ( GND ) + ( \dnum|Add0~26  ))

	.dataa(!\cpu|Reg[30][3]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|Add0~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|Add0~29_sumout ),
	.cout(\dnum|Add0~30 ),
	.shareout());
// synopsys translate_off
defparam \dnum|Add0~29 .extended_lut = "off";
defparam \dnum|Add0~29 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \dnum|Add0~29 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N12
cyclonev_lcell_comb \dnum|Add0~1 (
// Equation(s):
// \dnum|Add0~1_sumout  = SUM(( !\cpu|Reg[30][4]~q  ) + ( GND ) + ( \dnum|Add0~30  ))
// \dnum|Add0~2  = CARRY(( !\cpu|Reg[30][4]~q  ) + ( GND ) + ( \dnum|Add0~30  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Reg[30][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|Add0~30 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|Add0~1_sumout ),
	.cout(\dnum|Add0~2 ),
	.shareout());
// synopsys translate_off
defparam \dnum|Add0~1 .extended_lut = "off";
defparam \dnum|Add0~1 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dnum|Add0~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N15
cyclonev_lcell_comb \dnum|Add0~5 (
// Equation(s):
// \dnum|Add0~5_sumout  = SUM(( !\cpu|Reg[30][5]~q  ) + ( GND ) + ( \dnum|Add0~2  ))
// \dnum|Add0~6  = CARRY(( !\cpu|Reg[30][5]~q  ) + ( GND ) + ( \dnum|Add0~2  ))

	.dataa(!\cpu|Reg[30][5]~q ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|Add0~2 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|Add0~5_sumout ),
	.cout(\dnum|Add0~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|Add0~5 .extended_lut = "off";
defparam \dnum|Add0~5 .lut_mask = 64'h0000FFFF0000AAAA;
defparam \dnum|Add0~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N18
cyclonev_lcell_comb \dnum|Add0~9 (
// Equation(s):
// \dnum|Add0~9_sumout  = SUM(( !\cpu|Reg[30][6]~q  ) + ( GND ) + ( \dnum|Add0~6  ))
// \dnum|Add0~10  = CARRY(( !\cpu|Reg[30][6]~q  ) + ( GND ) + ( \dnum|Add0~6  ))

	.dataa(gnd),
	.datab(!\cpu|Reg[30][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|Add0~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|Add0~9_sumout ),
	.cout(\dnum|Add0~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|Add0~9 .extended_lut = "off";
defparam \dnum|Add0~9 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \dnum|Add0~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N21
cyclonev_lcell_comb \dnum|Add0~13 (
// Equation(s):
// \dnum|Add0~13_sumout  = SUM(( !\cpu|Reg[30][7]~q  ) + ( GND ) + ( \dnum|Add0~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Reg[30][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|Add0~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|Add0~13_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|Add0~13 .extended_lut = "off";
defparam \dnum|Add0~13 .lut_mask = 64'h0000FFFF0000F0F0;
defparam \dnum|Add0~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N12
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N15
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5_sumout  = SUM(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][4]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~1_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22_cout  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~6  = CARRY(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][4]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~1_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22_cout  ))

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(!\cpu|Reg[30][4]~q ),
	.datac(!\dnum|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h0000000000002727;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N18
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~9_sumout  = SUM(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][5]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~5_sumout ))) ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~6  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~10  = CARRY(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][5]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~5_sumout ))) ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~6  ))

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(gnd),
	.datac(!\cpu|Reg[30][5]~q ),
	.datad(!\dnum|Add0~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000FFFF00000A5F;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N21
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~13_sumout  = SUM(( VCC ) + ( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][6]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~9_sumout ))) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~10  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~14  = CARRY(( VCC ) + ( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][6]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~9_sumout ))) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~10  ))

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(!\cpu|Reg[30][6]~q ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|Add0~9_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h0000DD880000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N24
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~17_sumout  = SUM(( (\dnum|Add0~13_sumout  & \cpu|Reg[30][7]~q ) ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~14  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~18  = CARRY(( (\dnum|Add0~13_sumout  & \cpu|Reg[30][7]~q ) ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~14  ))

	.dataa(!\dnum|Add0~13_sumout ),
	.datab(gnd),
	.datac(!\cpu|Reg[30][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000FFFF00000505;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N27
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N39
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout  = (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~13_sumout )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16 .lut_mask = 64'h00AA00AA00AA00AA;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N42
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout  = ( \dnum|Add0~9_sumout  & ( (\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\cpu|Reg[30][6]~q ) # (\cpu|Reg[30][7]~q ))) ) ) # ( !\dnum|Add0~9_sumout  & ( 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (!\cpu|Reg[30][7]~q  & \cpu|Reg[30][6]~q )) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(gnd),
	.datad(!\cpu|Reg[30][6]~q ),
	.datae(gnd),
	.dataf(!\dnum|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17 .lut_mask = 64'h0044004411551155;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N57
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout  ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout  & ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N36
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout  = (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~9_sumout )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N45
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout  = (\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][5]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~5_sumout )))))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\cpu|Reg[30][5]~q ),
	.datad(!\dnum|Add0~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13 .lut_mask = 64'h0415041504150415;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N54
cyclonev_lcell_comb \dnum|ux[4]~3 (
// Equation(s):
// \dnum|ux[4]~3_combout  = ( \dnum|Add0~1_sumout  & ( (\cpu|Reg[30][4]~q ) # (\cpu|Reg[30][7]~q ) ) ) # ( !\dnum|Add0~1_sumout  & ( (!\cpu|Reg[30][7]~q  & \cpu|Reg[30][4]~q ) ) )

	.dataa(gnd),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\cpu|Reg[30][4]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|ux[4]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|ux[4]~3 .extended_lut = "off";
defparam \dnum|ux[4]~3 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \dnum|ux[4]~3 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N0
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N3
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5_sumout  = SUM(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][3]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~29_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14_cout  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~6  = CARRY(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][3]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~29_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14_cout  ))

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(!\cpu|Reg[30][3]~q ),
	.datac(!\dnum|Add0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000000000002727;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N6
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\dnum|ux[4]~3_combout )) ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~6  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~18  = CARRY(( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\dnum|ux[4]~3_combout )) ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~6  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|ux[4]~3_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF000005AF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N9
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21_sumout  = SUM(( VCC ) + ( (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout ) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout ) ) + ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~18  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~22  = CARRY(( VCC ) + ( (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout ) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout ) ) + ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h0000F0000000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N12
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~25 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~25_sumout  = SUM(( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout  ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~22  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~26  = CARRY(( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout  ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~22  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~18_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~25_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~26 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~25 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~25 .lut_mask = 64'h0000FFFF000000FF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N15
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~10 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~10_cout  = CARRY(( VCC ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (((\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~17_sumout )))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & (\cpu|Reg[30][7]~q  & (\dnum|Add0~13_sumout ))) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~26  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\dnum|Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~17_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~10_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~10 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~10 .lut_mask = 64'h0000FE540000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~10 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N18
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~10_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N57
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout  ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout  & ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~12_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~13_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14 .lut_mask = 64'h0F0F0F0FFFFFFFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N54
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout  = ( \dnum|ux[4]~3_combout  & ( (\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5_sumout ) # (\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout ) ) ) # ( 
// !\dnum|ux[4]~3_combout  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout  & \dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5_sumout ) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_4~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|ux[4]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N48
cyclonev_lcell_comb \dnum|ux[3]~2 (
// Equation(s):
// \dnum|ux[3]~2_combout  = ( \cpu|Reg[30][7]~q  & ( \dnum|Add0~29_sumout  ) ) # ( !\cpu|Reg[30][7]~q  & ( \cpu|Reg[30][3]~q  ) )

	.dataa(gnd),
	.datab(!\dnum|Add0~29_sumout ),
	.datac(!\cpu|Reg[30][3]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|Reg[30][7]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|ux[3]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|ux[3]~2 .extended_lut = "off";
defparam \dnum|ux[3]~2 .lut_mask = 64'h0F0F0F0F33333333;
defparam \dnum|ux[3]~2 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N6
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N9
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5_sumout  = SUM(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][2]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~25_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18_cout  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~6  = CARRY(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][2]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~25_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18_cout  ))

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(!\cpu|Reg[30][2]~q ),
	.datac(!\dnum|Add0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h0000000000002727;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N12
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( GND ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|ux[3]~2_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~6  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~10  = CARRY(( GND ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|ux[3]~2_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~6  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|ux[3]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FA5000000000;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N15
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21_sumout  = SUM(( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout )) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~10  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~22  = CARRY(( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout )) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h00000000000005AF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N18
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~25 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~25_sumout  = SUM(( GND ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~22  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~26  = CARRY(( GND ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~22  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~25_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~26 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~25 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~25 .lut_mask = 64'h0000FA5000000000;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N21
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~14 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~14_cout  = CARRY(( VCC ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~25_sumout )) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout ) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout )))) ) + ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~26  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~25_sumout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~16_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[17]~17_combout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~14_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~14 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~14 .lut_mask = 64'h0000D8880000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~14 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N24
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N3
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~11 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~11_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21_sumout  & ( !\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~11 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~11 .lut_mask = 64'h00000000AAAAAAAA;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~11 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N33
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~15 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~15_combout  = (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[16]~14_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~15_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~15 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~15 .lut_mask = 64'h0055005500550055;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~15 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N0
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout  = (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[15]~8_combout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9 .lut_mask = 64'h1B1B1B1B1B1B1B1B;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N30
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout  = (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5_sumout )) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|ux[3]~2_combout )))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datac(!\dnum|ux[3]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4 .lut_mask = 64'h2727272727272727;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N12
cyclonev_lcell_comb \dnum|ux[2]~1 (
// Equation(s):
// \dnum|ux[2]~1_combout  = ( \dnum|Add0~25_sumout  & ( (\cpu|Reg[30][7]~q ) # (\cpu|Reg[30][2]~q ) ) ) # ( !\dnum|Add0~25_sumout  & ( (\cpu|Reg[30][2]~q  & !\cpu|Reg[30][7]~q ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Reg[30][2]~q ),
	.datad(!\cpu|Reg[30][7]~q ),
	.datae(gnd),
	.dataf(!\dnum|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|ux[2]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|ux[2]~1 .extended_lut = "off";
defparam \dnum|ux[2]~1 .lut_mask = 64'h0F000F000FFF0FFF;
defparam \dnum|ux[2]~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N36
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N39
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5_sumout  = SUM(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][1]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~21_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22_cout  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~6  = CARRY(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][1]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~21_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22_cout  ))

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(!\cpu|Reg[30][1]~q ),
	.datac(gnd),
	.datad(!\dnum|Add0~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h0000000000002277;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N42
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( GND ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|ux[2]~1_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~6  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~10  = CARRY(( GND ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|ux[2]~1_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~6  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\dnum|ux[2]~1_combout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000EE4400000000;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N45
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( VCC ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~10  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~14  = CARRY(( VCC ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N48
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~25_sumout  = SUM(( GND ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~14  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~26  = CARRY(( GND ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000FA5000000000;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N51
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~18 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~18_cout  = CARRY(( VCC ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~25_sumout )))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~15_combout )) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~11_combout ))) ) + ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~26  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~11_combout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[22]~15_combout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~18_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~18 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~18 .lut_mask = 64'h0000E4A00000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~18 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y6_N54
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N27
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~7 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21_sumout  & ( !\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~7 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~7 .lut_mask = 64'h00000000F0F0F0F0;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N33
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~10 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout  & ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[21]~9_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~10 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~10 .lut_mask = 64'h000000000F0F0F0F;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N9
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout  & ( (\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9_sumout ) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ) ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5 .lut_mask = 64'h00F000F00FFF0FFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N12
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( \dnum|ux[2]~1_combout  ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5_sumout  ) )

	.dataa(gnd),
	.datab(!\dnum|ux[2]~1_combout ),
	.datac(gnd),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2 .lut_mask = 64'h00FF00FF33333333;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N27
cyclonev_lcell_comb \dnum|ux[1]~0 (
// Equation(s):
// \dnum|ux[1]~0_combout  = (!\cpu|Reg[30][7]~q  & ((\cpu|Reg[30][1]~q ))) # (\cpu|Reg[30][7]~q  & (\dnum|Add0~21_sumout ))

	.dataa(!\dnum|Add0~21_sumout ),
	.datab(gnd),
	.datac(!\cpu|Reg[30][7]~q ),
	.datad(!\cpu|Reg[30][1]~q ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|ux[1]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|ux[1]~0 .extended_lut = "off";
defparam \dnum|ux[1]~0 .lut_mask = 64'h05F505F505F505F5;
defparam \dnum|ux[1]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N36
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N39
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5_sumout  = SUM(( (!\cpu|Reg[30][7]~q  & ((\cpu|Reg[30][0]~q ))) # (\cpu|Reg[30][7]~q  & (\dnum|Add0~17_sumout )) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26_cout  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~6  = CARRY(( (!\cpu|Reg[30][7]~q  & ((\cpu|Reg[30][0]~q ))) # (\cpu|Reg[30][7]~q  & (\dnum|Add0~17_sumout )) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(!\dnum|Add0~17_sumout ),
	.datab(!\cpu|Reg[30][0]~q ),
	.datac(!\cpu|Reg[30][7]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h0000000000003535;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N42
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9_sumout  = SUM(( GND ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|ux[1]~0_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~6  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~10  = CARRY(( GND ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|ux[1]~0_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~6  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|ux[1]~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000FA5000000000;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N45
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13_sumout  = SUM(( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~10  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~14  = CARRY(( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )) ) + ( VCC ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h00000000000005AF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N48
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17_sumout  = SUM(( GND ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~14  ))
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~18  = CARRY(( GND ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout )) ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~14  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000FA5000000000;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N51
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~22_cout  = CARRY(( VCC ) + ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~25_sumout )) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout ) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout )))) ) + ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~18  ))

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~25_sumout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[27]~10_combout ),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h0000D8880000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N54
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N3
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  = ( \dnum|Add0~17_sumout  & ( \cpu|Reg[30][0]~q  & ( (\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5_sumout ) # (\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout ) ) ) 
// ) # ( !\dnum|Add0~17_sumout  & ( \cpu|Reg[30][0]~q  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5_sumout ))) # (\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (!\cpu|Reg[30][7]~q )) ) ) ) # ( \dnum|Add0~17_sumout  & ( !\cpu|Reg[30][0]~q  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5_sumout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\cpu|Reg[30][7]~q )) ) ) ) # ( !\dnum|Add0~17_sumout  & ( !\cpu|Reg[30][0]~q  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// \dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5_sumout ) ) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datad(gnd),
	.datae(!\dnum|Add0~17_sumout ),
	.dataf(!\cpu|Reg[30][0]~q ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0 .lut_mask = 64'h0A0A1B1B4E4E5F5F;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N18
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13_sumout  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17_sumout )))) # (\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ) # 
// ((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout )))) ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13_sumout  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17_sumout )))) # (\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout )))) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N21
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13_sumout )))) # (\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9_sumout )) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ))) ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13_sumout )))) # (\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3 .lut_mask = 64'h02CE02CE13DF13DF;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y6_N6
cyclonev_lcell_comb \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1 (
// Equation(s):
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  = ( \dnum|ux[1]~0_combout  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9_sumout )))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout )) # (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) ) ) # ( !\dnum|ux[1]~0_combout  & ( 
// (!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9_sumout )))) # (\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5_sumout  & ((!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout )))) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datae(gnd),
	.dataf(!\dnum|ux[1]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1 .extended_lut = "off";
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1 .lut_mask = 64'h33503350335F335F;
defparam \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N8
dffeas \cpu|Reg[29][7]~DUPLICATE (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[29][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][7]~DUPLICATE_q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][7]~DUPLICATE .is_wysiwyg = "true";
defparam \cpu|Reg[29][7]~DUPLICATE .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N24
cyclonev_lcell_comb \dnum|dd0|n~0 (
// Equation(s):
// \dnum|dd0|n~0_combout  = ( !\dnum|Add0~25_sumout  & ( (!\dnum|Add0~21_sumout  & (!\dnum|Add0~29_sumout  & !\dnum|Add0~17_sumout )) ) )

	.dataa(!\dnum|Add0~21_sumout ),
	.datab(gnd),
	.datac(!\dnum|Add0~29_sumout ),
	.datad(!\dnum|Add0~17_sumout ),
	.datae(gnd),
	.dataf(!\dnum|Add0~25_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|n~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|n~0 .extended_lut = "off";
defparam \dnum|dd0|n~0 .lut_mask = 64'hA000A00000000000;
defparam \dnum|dd0|n~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N48
cyclonev_lcell_comb \dnum|dd0|n~1 (
// Equation(s):
// \dnum|dd0|n~1_combout  = ( !\dnum|Add0~1_sumout  & ( (\dnum|dd0|n~0_combout  & (!\dnum|Add0~5_sumout  & (!\dnum|Add0~9_sumout  & !\dnum|Add0~13_sumout ))) ) )

	.dataa(!\dnum|dd0|n~0_combout ),
	.datab(!\dnum|Add0~5_sumout ),
	.datac(!\dnum|Add0~9_sumout ),
	.datad(!\dnum|Add0~13_sumout ),
	.datae(gnd),
	.dataf(!\dnum|Add0~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|n~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|n~1 .extended_lut = "off";
defparam \dnum|dd0|n~1 .lut_mask = 64'h4000400000000000;
defparam \dnum|dd0|n~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N15
cyclonev_lcell_comb \dnum|dd0|converter|segs[4]~0 (
// Equation(s):
// \dnum|dd0|converter|segs[4]~0_combout  = ( !\cpu|Reg[30][7]~q  & ( \dnum|dd0|n~1_combout  & ( \cpu|Reg[29][7]~DUPLICATE_q  ) ) ) # ( \cpu|Reg[30][7]~q  & ( !\dnum|dd0|n~1_combout  & ( \cpu|Reg[29][7]~DUPLICATE_q  ) ) ) # ( !\cpu|Reg[30][7]~q  & ( 
// !\dnum|dd0|n~1_combout  & ( \cpu|Reg[29][7]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\cpu|Reg[29][7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\cpu|Reg[30][7]~q ),
	.dataf(!\dnum|dd0|n~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|converter|segs[4]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|converter|segs[4]~0 .extended_lut = "off";
defparam \dnum|dd0|converter|segs[4]~0 .lut_mask = 64'h0F0F0F0F0F0F0000;
defparam \dnum|dd0|converter|segs[4]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N27
cyclonev_lcell_comb \dnum|dd0|converter|WideOr6~0 (
// Equation(s):
// \dnum|dd0|converter|WideOr6~0_combout  = ( \dnum|dd0|converter|segs[4]~0_combout  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & 
// (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  $ (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout )))) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  $ (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout )))) ) ) # ( 
// !\dnum|dd0|converter|segs[4]~0_combout  )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|converter|segs[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|converter|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|converter|WideOr6~0 .extended_lut = "off";
defparam \dnum|dd0|converter|WideOr6~0 .lut_mask = 64'hFFFFFFFF49104910;
defparam \dnum|dd0|converter|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N51
cyclonev_lcell_comb \dnum|dd0|converter|WideOr5~0 (
// Equation(s):
// \dnum|dd0|converter|WideOr5~0_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( (!\dnum|dd0|converter|segs[4]~0_combout ) # ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout )) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout )))) ) ) # ( 
// !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( (!\dnum|dd0|converter|segs[4]~0_combout ) # ((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & 
// (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  $ (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout )))) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datab(!\dnum|dd0|converter|segs[4]~0_combout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|converter|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|converter|WideOr5~0 .extended_lut = "off";
defparam \dnum|dd0|converter|WideOr5~0 .lut_mask = 64'hCDCECDCECEDFCEDF;
defparam \dnum|dd0|converter|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N24
cyclonev_lcell_comb \dnum|dd0|converter|WideOr4~0 (
// Equation(s):
// \dnum|dd0|converter|WideOr4~0_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & ( (!\dnum|dd0|converter|segs[4]~0_combout ) # ((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & 
// ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout )))) ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & ( 
// (!\dnum|dd0|converter|segs[4]~0_combout ) # ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & 
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ))) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datac(!\dnum|dd0|converter|segs[4]~0_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|converter|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|converter|WideOr4~0 .extended_lut = "off";
defparam \dnum|dd0|converter|WideOr4~0 .lut_mask = 64'hF0F8F0F8F2F3F2F3;
defparam \dnum|dd0|converter|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N48
cyclonev_lcell_comb \dnum|dd0|converter|WideOr3~0 (
// Equation(s):
// \dnum|dd0|converter|WideOr3~0_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & ( (!\dnum|dd0|converter|segs[4]~0_combout ) # ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & 
// (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout )) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ))) ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & ( (!\dnum|dd0|converter|segs[4]~0_combout ) # 
// ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout )) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ))) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datab(!\dnum|dd0|converter|segs[4]~0_combout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|converter|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|converter|WideOr3~0 .extended_lut = "off";
defparam \dnum|dd0|converter|WideOr3~0 .lut_mask = 64'hDCDEDCDEEDCDEDCD;
defparam \dnum|dd0|converter|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N45
cyclonev_lcell_comb \dnum|dd0|converter|WideOr2~0 (
// Equation(s):
// \dnum|dd0|converter|WideOr2~0_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \dnum|dd0|converter|segs[4]~0_combout  & ( (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & 
// !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ) ) ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \dnum|dd0|converter|segs[4]~0_combout  & ( 
// (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout )) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & 
// ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ))) ) ) ) # ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\dnum|dd0|converter|segs[4]~0_combout  ) ) # ( 
// !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\dnum|dd0|converter|segs[4]~0_combout  ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datad(gnd),
	.datae(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.dataf(!\dnum|dd0|converter|segs[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|converter|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|converter|WideOr2~0 .extended_lut = "off";
defparam \dnum|dd0|converter|WideOr2~0 .lut_mask = 64'hFFFFFFFF74745050;
defparam \dnum|dd0|converter|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N36
cyclonev_lcell_comb \dnum|dd0|converter|WideOr1~0 (
// Equation(s):
// \dnum|dd0|converter|WideOr1~0_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \dnum|dd0|converter|segs[4]~0_combout  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & 
// ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ))) ) ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// \dnum|dd0|converter|segs[4]~0_combout  & ( (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  $ 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ))) ) ) ) # ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\dnum|dd0|converter|segs[4]~0_combout  ) ) # ( 
// !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\dnum|dd0|converter|segs[4]~0_combout  ) )

	.dataa(gnd),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datad(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datae(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.dataf(!\dnum|dd0|converter|segs[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|converter|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|converter|WideOr1~0 .extended_lut = "off";
defparam \dnum|dd0|converter|WideOr1~0 .lut_mask = 64'hFFFFFFFF0C03CC0C;
defparam \dnum|dd0|converter|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X66_Y4_N7
dffeas \cpu|Reg[29][7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|Selector0~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\cpu|Reg[29][0]~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|Reg[29][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|Reg[29][7] .is_wysiwyg = "true";
defparam \cpu|Reg[29][7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N33
cyclonev_lcell_comb \dnum|dd0|converter|segs[6]~1 (
// Equation(s):
// \dnum|dd0|converter|segs[6]~1_combout  = ( \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( \dnum|dd0|converter|segs[4]~0_combout  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ) # 
// ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout )) ) ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// \dnum|dd0|converter|segs[4]~0_combout  & ( (!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ((\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ))) # 
// (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ((!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) # (\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ))) ) ) ) # ( 
// \dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( !\dnum|dd0|converter|segs[4]~0_combout  & ( \cpu|Reg[29][7]~q  ) ) ) # ( !\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ( 
// !\dnum|dd0|converter|segs[4]~0_combout  & ( \cpu|Reg[29][7]~q  ) ) )

	.dataa(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datab(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datac(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datad(!\cpu|Reg[29][7]~q ),
	.datae(!\dnum|dd0|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.dataf(!\dnum|dd0|converter|segs[4]~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|converter|segs[6]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|converter|segs[6]~1 .extended_lut = "off";
defparam \dnum|dd0|converter|segs[6]~1 .lut_mask = 64'h00FF00FF3D3DFBFB;
defparam \dnum|dd0|converter|segs[6]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N30
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_4~22 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~22 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~22 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N33
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_4~9 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~9_sumout  = SUM(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][4]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~1_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~22_cout  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~10  = CARRY(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][4]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~1_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~22_cout  ))

	.dataa(!\cpu|Reg[30][4]~q ),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\dnum|Add0~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~9 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~9 .lut_mask = 64'h0000000000004747;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N36
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_4~13 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~13_sumout  = SUM(( GND ) + ( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][5]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~5_sumout ))) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~10  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~14  = CARRY(( GND ) + ( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][5]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~5_sumout ))) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~10  ))

	.dataa(gnd),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\cpu|Reg[30][5]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|Add0~5_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~13 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~13 .lut_mask = 64'h0000F3C000000000;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N39
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_4~17 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~17_sumout  = SUM(( VCC ) + ( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][6]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~9_sumout ))) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~14  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~18  = CARRY(( VCC ) + ( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][6]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~9_sumout ))) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~14  ))

	.dataa(gnd),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\cpu|Reg[30][6]~q ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|Add0~9_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~17 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~17 .lut_mask = 64'h0000F3C00000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N42
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_4~5 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~5_sumout  = SUM(( (\cpu|Reg[30][7]~q  & \dnum|Add0~13_sumout ) ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~18  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~6  = CARRY(( (\cpu|Reg[30][7]~q  & \dnum|Add0~13_sumout ) ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~18  ))

	.dataa(gnd),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\dnum|Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~5_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~5 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~5 .lut_mask = 64'h0000FFFF00000303;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N45
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_4~1 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~1 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_4~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N54
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\cpu|Reg[30][7]~q  & ((\cpu|Reg[30][6]~q ))) # (\cpu|Reg[30][7]~q  & (\dnum|Add0~9_sumout )) ) ) # ( 
// !\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~17_sumout  ) )

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(!\dnum|Add0~9_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.datad(!\cpu|Reg[30][6]~q ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13 .lut_mask = 64'h0F0F0F0F11BB11BB;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N51
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11_combout  = (!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & \dnum|dd0|Div0|auto_generated|divider|divider|op_4~13_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11 .lut_mask = 64'h00F000F000F000F0;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N51
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][5]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~5_sumout ))) ) )

	.dataa(gnd),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\cpu|Reg[30][5]~q ),
	.datad(!\dnum|Add0~5_sumout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12 .lut_mask = 64'h000000000C3F0C3F;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N24
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_5~26 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~26 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~26 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N27
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_5~21 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~21_sumout  = SUM(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][3]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~29_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~26_cout  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~22  = CARRY(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][3]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~29_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~26_cout  ))

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(!\cpu|Reg[30][3]~q ),
	.datac(!\dnum|Add0~29_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~21 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~21 .lut_mask = 64'h0000000000002727;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~21 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N30
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_4~9_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\dnum|ux[4]~3_combout )) ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~22  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~10  = CARRY(( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_4~9_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\dnum|ux[4]~3_combout )) ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~22  ))

	.dataa(!\dnum|ux[4]~3_combout ),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000FFFF00003535;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~9 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N33
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( VCC ) + ( (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12_combout ) # (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11_combout ) ) + ( 
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~10  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~14  = CARRY(( VCC ) + ( (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12_combout ) # (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11_combout ) ) + ( 
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~11_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~12_combout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h0000F0000000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~13 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N36
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13_combout  ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~14  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~18  = CARRY(( \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13_combout  ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~13_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF000000FF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~17 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N39
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_5~6 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~6_cout  = CARRY(( VCC ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\dnum|dd0|Div0|auto_generated|divider|divider|op_4~5_sumout )))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\cpu|Reg[30][7]~q  & (\dnum|Add0~13_sumout ))) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~18  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\dnum|Add0~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~5_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~6_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~6 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~6 .lut_mask = 64'h0000FE540000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N42
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_5~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N21
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~4 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~4_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~13_sumout  & ( !\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~4 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~4 .lut_mask = 64'h00000000CCCCCCCC;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N54
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~7 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~7_combout  = ( !\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~17_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~7 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~7 .lut_mask = 64'h0F0F0F0F00000000;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y5_N48
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~8 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~8_combout  = ( \dnum|Add0~9_sumout  & ( (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & ((\cpu|Reg[30][6]~q ) # (\cpu|Reg[30][7]~q ))) ) ) # ( !\dnum|Add0~9_sumout  & ( 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & (!\cpu|Reg[30][7]~q  & \cpu|Reg[30][6]~q )) ) )

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(gnd),
	.datad(!\cpu|Reg[30][6]~q ),
	.datae(gnd),
	.dataf(!\dnum|Add0~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~8 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~8 .lut_mask = 64'h0044004411551155;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X67_Y5_N57
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5_combout  = ( \dnum|Add0~5_sumout  & ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\dnum|dd0|Div0|auto_generated|divider|divider|op_4~13_sumout )))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & (((\cpu|Reg[30][7]~q )) # (\cpu|Reg[30][5]~q ))) ) ) # ( !\dnum|Add0~5_sumout  & ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & 
// (((\dnum|dd0|Div0|auto_generated|divider|divider|op_4~13_sumout )))) # (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & (\cpu|Reg[30][5]~q  & (!\cpu|Reg[30][7]~q ))) ) )

	.dataa(!\cpu|Reg[30][5]~q ),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~13_sumout ),
	.datae(gnd),
	.dataf(!\dnum|Add0~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5 .lut_mask = 64'h04F404F407F707F7;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y5_N51
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1_combout  = ( \dnum|ux[4]~3_combout  & ( (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~9_sumout ) # (\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ) ) ) # ( 
// !\dnum|ux[4]~3_combout  & ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & \dnum|dd0|Div0|auto_generated|divider|divider|op_4~9_sumout ) ) )

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|ux[4]~3_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1 .lut_mask = 64'h0A0A0A0A5F5F5F5F;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N24
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_6~26 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~26 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N27
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~21_sumout  = SUM(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][2]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~25_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~26_cout  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~22  = CARRY(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][2]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~25_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~26_cout  ))

	.dataa(!\cpu|Reg[30][2]~q ),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\dnum|Add0~25_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h0000000000004747;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N30
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~17_sumout  = SUM(( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|ux[3]~2_combout )) ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~22  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~18  = CARRY(( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|ux[3]~2_combout )) ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~22  ))

	.dataa(gnd),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|ux[3]~2_combout ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N33
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( VCC ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_5~9_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1_combout )) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~18  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~10  = CARRY(( VCC ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_5~9_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1_combout )) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~18  ))

	.dataa(gnd),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FC300000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N36
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~13_sumout  = SUM(( GND ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_5~13_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5_combout )) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~10  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~14  = CARRY(( GND ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_5~13_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5_combout )) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~10  ))

	.dataa(gnd),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000FC3000000000;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N39
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~6_cout  = CARRY(( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\dnum|dd0|Div0|auto_generated|divider|divider|op_5~17_sumout )))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (((\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~8_combout )) # (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~7_combout ))) ) + ( VCC ) + ( 
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~14  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~7_combout ),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[17]~8_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000000000001D3F;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N42
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N18
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~6 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~6_combout  = (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5_combout )

	.dataa(gnd),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[16]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~6 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~6 .lut_mask = 64'h0303030303030303;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N51
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~9_sumout  & ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1_combout ) ) ) # ( !\dnum|dd0|Div0|auto_generated|divider|divider|op_5~9_sumout  & ( (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1_combout ) ) )

	.dataa(gnd),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[15]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2 .lut_mask = 64'h03030303CFCFCFCF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N48
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9_combout  = (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_5~21_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|ux[3]~2_combout ))

	.dataa(gnd),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|ux[3]~2_combout ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9 .lut_mask = 64'h03CF03CF03CF03CF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N0
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_7~26 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~26 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N3
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~21_sumout  = SUM(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][1]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~21_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~26_cout  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~22  = CARRY(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][1]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~21_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~26_cout  ))

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(!\cpu|Reg[30][1]~q ),
	.datac(!\dnum|Add0~21_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h0000000000002727;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N6
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~17_sumout  = SUM(( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|ux[2]~1_combout )) ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~22  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~18  = CARRY(( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|ux[2]~1_combout )) ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~22  ))

	.dataa(gnd),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|ux[2]~1_combout ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000FFFF000003CF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N9
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( VCC ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_6~17_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9_combout )) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~18  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~14  = CARRY(( VCC ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_6~17_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9_combout )) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~18  ))

	.dataa(gnd),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000FC300000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N12
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( GND ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2_combout )) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~14  ))
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~10  = CARRY(( GND ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2_combout )) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~14  ))

	.dataa(gnd),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FC3000000000;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N15
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_7~6 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~6_cout  = CARRY(( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\dnum|dd0|Div0|auto_generated|divider|divider|op_6~13_sumout )))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~6_combout )) # (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~4_combout ))) ) + ( VCC ) + ( 
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~4_combout ),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[22]~6_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~6_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~6 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~6 .lut_mask = 64'h0000000000001D3F;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N18
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_7~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N24
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~0 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~0_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~9_sumout  & ( !\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~0 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~0 .lut_mask = 64'h00000000CCCCCCCC;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N27
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~3 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~3_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2_combout  & ( \dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[21]~2_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~3 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~3 .lut_mask = 64'h0000000033333333;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N30
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[26]~10 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[26]~10_combout  = (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~17_sumout )) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9_combout )))

	.dataa(gnd),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[20]~9_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[26]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[26]~10 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[26]~10 .lut_mask = 64'h0C3F0C3F0C3F0C3F;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[26]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N33
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[25]~14 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[25]~14_combout  = (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|ux[2]~1_combout ))

	.dataa(!\dnum|ux[2]~1_combout ),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[25]~14_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[25]~14 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[25]~14 .lut_mask = 64'h11DD11DD11DD11DD;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|StageOut[25]~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N36
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_8~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N39
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_8~22_cout  = CARRY(( (!\cpu|Reg[30][7]~q  & (\cpu|Reg[30][0]~q )) # (\cpu|Reg[30][7]~q  & ((\dnum|Add0~17_sumout ))) ) + ( VCC ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(!\cpu|Reg[30][7]~q ),
	.datab(gnd),
	.datac(!\cpu|Reg[30][0]~q ),
	.datad(!\dnum|Add0~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h0000000000000A5F;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N42
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_8~18 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_8~18_cout  = CARRY(( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_7~21_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|ux[1]~0_combout )) ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\dnum|ux[1]~0_combout ),
	.datac(gnd),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~18_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~18 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~18 .lut_mask = 64'h0000FFFF000011BB;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N45
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_8~14 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_8~14_cout  = CARRY(( VCC ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_7~17_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[25]~14_combout )) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_8~18_cout  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[25]~14_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~14_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~14 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~14 .lut_mask = 64'h0000FA500000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N48
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_8~10 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_8~10_cout  = CARRY(( GND ) + ( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd0|Div0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[26]~10_combout )) ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_8~14_cout  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[26]~10_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~10_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~10 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~10 .lut_mask = 64'h0000FA5000000000;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N51
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_8~6 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_8~6_cout  = CARRY(( (!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\dnum|dd0|Div0|auto_generated|divider|divider|op_7~9_sumout )))) # 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~3_combout )) # (\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~0_combout ))) ) + ( VCC ) + ( 
// \dnum|dd0|Div0|auto_generated|divider|divider|op_8~10_cout  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~0_combout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|StageOut[27]~3_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~6_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~6 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~6 .lut_mask = 64'h0000000000001B5F;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y5_N54
cyclonev_lcell_comb \dnum|dd0|Div0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd0|Div0|auto_generated|divider|divider|op_8~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd0|Div0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N6
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N9
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5_sumout  = SUM(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26_cout  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~6  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h000000000000AAAA;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N0
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5_sumout  = SUM(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~6  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~6 ),
	.shareout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~7 ));
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N3
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~7  ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~6  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~14  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~7  ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~6  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~15  = SHARE(GND)

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~6 ),
	.sharein(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~7 ),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~14 ),
	.shareout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~15 ));
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h000000000000AAAA;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N6
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~15  ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~14  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~18  = CARRY(( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~15  ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~14  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~14 ),
	.sharein(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~15 ),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~18 ),
	.shareout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~19 ));
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N9
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~19  ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~18  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~10  = CARRY(( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~19  ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~18  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~11  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~18 ),
	.sharein(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~19 ),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~10 ),
	.shareout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~11 ));
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h0000000000000000;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N12
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~11  ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~10  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~10 ),
	.sharein(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~11 ),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N54
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10_combout  = (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13_sumout )

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10 .lut_mask = 64'h0C0C0C0C0C0C0C0C;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N57
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11_combout  = ( !\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11 .lut_mask = 64'h3333333300000000;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N24
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N27
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5_sumout  = SUM(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18_cout  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~6  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h000000000000F0F0;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N30
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout )) ) + ( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~6  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~10  = CARRY(( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout )) ) + ( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~6  ))

	.dataa(gnd),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000FFFF00000CFC;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N33
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21_sumout  = SUM(( (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11_combout ) # (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10_combout ) ) + ( VCC ) + ( 
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~10  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~22  = CARRY(( (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11_combout ) # (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10_combout ) ) + ( VCC ) + ( 
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~10  ))

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~10_combout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~11_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h00000000000055FF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N36
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~25 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~25_sumout  = SUM(( GND ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17_sumout ) ) + ( 
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~22  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~26  = CARRY(( GND ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17_sumout ) ) + ( 
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~22  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~25_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~26 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~25 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~25 .lut_mask = 64'h0000FF3300000000;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N39
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~14 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~14_cout  = CARRY(( VCC ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~9_sumout ) ) + ( 
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~26  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~9_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~14_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~14 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~14 .lut_mask = 64'h0000FF330000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N42
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~14_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N21
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( (\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13_sumout  & 
// !\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( !\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( (\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13_sumout ) ) )

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~13_sumout ),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8 .lut_mask = 64'h7777777744444444;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N18
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout  & 
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5_sumout ) ) ) # ( !\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5_sumout ) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4 .lut_mask = 64'h3F3F3F3F0C0C0C0C;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N30
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N33
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5_sumout  = SUM(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22_cout  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~6  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h000000000000F0F0;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N36
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~6  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~10  = CARRY(( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~6  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FFFF000030FC;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N39
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( VCC ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout )) ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~10  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~14  = CARRY(( VCC ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout )) ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~10  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000FC300000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N42
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~25_sumout  = SUM(( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout )) ) + ( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~14  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~26  = CARRY(( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout )) ) + ( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~14  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000FFFF000003CF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N45
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~18 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~18_cout  = CARRY(( VCC ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (((\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~25_sumout )))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17_sumout  & (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ))) ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~26  
// ))

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~17_sumout ),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~25_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~18_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~18 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~18 .lut_mask = 64'h0000EF230000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N48
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N3
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~7 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout  = (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21_sumout )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~21_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~7 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~7 .lut_mask = 64'h00F000F000F000F0;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N6
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~9 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~9_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout  & ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[21]~8_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~9_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~9 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~9 .lut_mask = 64'h000000000F0F0F0F;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N48
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout  & ( (\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9_sumout ) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ) ) ) # ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout  & ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9_sumout ) ) )

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[20]~4_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5 .lut_mask = 64'h0C0C0C0C3F3F3F3F;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y8_N51
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5_sumout  & ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ) # 
// (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ) ) ) # ( !\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5_sumout  & ( (\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout  & 
// !\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2 .lut_mask = 64'h30303030FCFCFCFC;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N12
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9_sumout  = SUM(( GND ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout )) ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~6  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~10  = CARRY(( GND ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout )) ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~6  ))

	.dataa(gnd),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000F30300000000;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N15
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13_sumout  = SUM(( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )) ) + ( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~10  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~14  = CARRY(( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )) ) + ( VCC ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h00000000000005AF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N18
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17_sumout  = SUM(( GND ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout )) ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~14  ))
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~18  = CARRY(( GND ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout )) ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~14  ))

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000FA5000000000;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N21
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~22_cout  = CARRY(( VCC ) + ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~25_sumout )) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~9_combout ) # (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout )))) ) + ( 
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~18  ))

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~25_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[27]~9_combout ),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h0000D8880000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N24
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N3
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( !\dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout  ) ) # ( 
// !\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5_sumout  ) )

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0 .lut_mask = 64'h0F0F0F0FAAAAAAAA;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N54
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13_sumout  & ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17_sumout )))) # (\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ) # 
// ((\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout )))) ) ) # ( !\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13_sumout  & ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17_sumout )))) # (\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout )))) ) )

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[26]~5_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6 .lut_mask = 64'h0C1D0C1D2E3F2E3F;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N0
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5_sumout )) # (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ))) ) ) # ( 
// !\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9_sumout  ) )

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1 .lut_mask = 64'h333333335F0A5F0A;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X63_Y8_N57
cyclonev_lcell_comb \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3 (
// Equation(s):
// \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13_sumout  & ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout ) # 
// ((!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ))) ) ) # ( !\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13_sumout  & ( (\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// ((!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # (\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )))) ) )

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3 .extended_lut = "off";
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3 .lut_mask = 64'h01230123CDEFCDEF;
defparam \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y5_N15
cyclonev_lcell_comb \dnum|dd1|n~0 (
// Equation(s):
// \dnum|dd1|n~0_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( (\dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout  & (\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// (\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  & \dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ))) ) )

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|n~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|n~0 .extended_lut = "off";
defparam \dnum|dd1|n~0 .lut_mask = 64'h0000000000010001;
defparam \dnum|dd1|n~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X66_Y4_N21
cyclonev_lcell_comb \dnum|dd0|eno~0 (
// Equation(s):
// \dnum|dd0|eno~0_combout  = ( !\dnum|dd1|n~0_combout  & ( \dnum|dd0|n~1_combout  & ( \cpu|Reg[29][7]~DUPLICATE_q  ) ) ) # ( \dnum|dd1|n~0_combout  & ( !\dnum|dd0|n~1_combout  & ( (\cpu|Reg[30][7]~q  & \cpu|Reg[29][7]~DUPLICATE_q ) ) ) ) # ( 
// !\dnum|dd1|n~0_combout  & ( !\dnum|dd0|n~1_combout  & ( \cpu|Reg[29][7]~DUPLICATE_q  ) ) )

	.dataa(gnd),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\cpu|Reg[29][7]~DUPLICATE_q ),
	.datad(gnd),
	.datae(!\dnum|dd1|n~0_combout ),
	.dataf(!\dnum|dd0|n~1_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd0|eno~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd0|eno~0 .extended_lut = "off";
defparam \dnum|dd0|eno~0 .lut_mask = 64'h0F0F03030F0F0000;
defparam \dnum|dd0|eno~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N54
cyclonev_lcell_comb \dnum|dd1|converter|WideOr6~0 (
// Equation(s):
// \dnum|dd1|converter|WideOr6~0_combout  = ( \dnum|dd1|n~0_combout  & ( (\dnum|dd0|eno~0_combout  & !\cpu|Reg[30][7]~q ) ) ) # ( !\dnum|dd1|n~0_combout  & ( \dnum|dd0|eno~0_combout  ) )

	.dataa(gnd),
	.datab(!\dnum|dd0|eno~0_combout ),
	.datac(gnd),
	.datad(!\cpu|Reg[30][7]~q ),
	.datae(!\dnum|dd1|n~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|WideOr6~0 .extended_lut = "off";
defparam \dnum|dd1|converter|WideOr6~0 .lut_mask = 64'h3333330033333300;
defparam \dnum|dd1|converter|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N24
cyclonev_lcell_comb \dnum|dd1|converter|WideOr6~1 (
// Equation(s):
// \dnum|dd1|converter|WideOr6~1_combout  = ( \dnum|dd1|converter|WideOr6~0_combout  & ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & 
// (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  $ (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout )))) # (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  $ (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout )))) ) ) # ( 
// !\dnum|dd1|converter|WideOr6~0_combout  )

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd1|converter|WideOr6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|WideOr6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|WideOr6~1 .extended_lut = "off";
defparam \dnum|dd1|converter|WideOr6~1 .lut_mask = 64'hFFFFFFFF41904190;
defparam \dnum|dd1|converter|WideOr6~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N21
cyclonev_lcell_comb \dnum|dd1|converter|WideOr5~0 (
// Equation(s):
// \dnum|dd1|converter|WideOr5~0_combout  = ( \dnum|dd1|converter|WideOr6~0_combout  & ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & 
// (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  $ (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout )))) # (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & 
// ((!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ((\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ))) # (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout )))) ) ) # ( !\dnum|dd1|converter|WideOr6~0_combout  )

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd1|converter|WideOr6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|WideOr5~0 .extended_lut = "off";
defparam \dnum|dd1|converter|WideOr5~0 .lut_mask = 64'hFFFFFFFF07190719;
defparam \dnum|dd1|converter|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N27
cyclonev_lcell_comb \dnum|dd1|converter|WideOr4~0 (
// Equation(s):
// \dnum|dd1|converter|WideOr4~0_combout  = ( \dnum|dd1|converter|WideOr6~0_combout  & ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & 
// (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ))) # (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & ((!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ) # (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout )))) ) ) # ( 
// !\dnum|dd1|converter|WideOr6~0_combout  )

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd1|converter|WideOr6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|WideOr4~0 .extended_lut = "off";
defparam \dnum|dd1|converter|WideOr4~0 .lut_mask = 64'hFFFFFFFF02830283;
defparam \dnum|dd1|converter|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N18
cyclonev_lcell_comb \dnum|dd1|converter|WideOr3~0 (
// Equation(s):
// \dnum|dd1|converter|WideOr3~0_combout  = ( \dnum|dd1|converter|WideOr6~0_combout  & ( (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ((!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & 
// (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout )) # (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout )))) # (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & 
// (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  $ (((\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ))))) ) ) # ( !\dnum|dd1|converter|WideOr6~0_combout  )

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd1|converter|WideOr6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|WideOr3~0 .extended_lut = "off";
defparam \dnum|dd1|converter|WideOr3~0 .lut_mask = 64'hFFFFFFFF1A851A85;
defparam \dnum|dd1|converter|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N57
cyclonev_lcell_comb \dnum|dd1|converter|WideOr2~0 (
// Equation(s):
// \dnum|dd1|converter|WideOr2~0_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( (!\dnum|dd1|converter|WideOr6~0_combout ) # ((!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & 
// (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ))) ) ) # ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( 
// (!\dnum|dd1|converter|WideOr6~0_combout ) # (((!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout )) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout )) ) )

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datab(!\dnum|dd1|converter|WideOr6~0_combout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|WideOr2~0 .extended_lut = "off";
defparam \dnum|dd1|converter|WideOr2~0 .lut_mask = 64'hCEFFCEFFCCECCCEC;
defparam \dnum|dd1|converter|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N54
cyclonev_lcell_comb \dnum|dd1|converter|WideOr1~0 (
// Equation(s):
// \dnum|dd1|converter|WideOr1~0_combout  = ( \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( (!\dnum|dd1|converter|WideOr6~0_combout ) # ((!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & \dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ))) ) ) # ( !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & ( 
// (!\dnum|dd1|converter|WideOr6~0_combout ) # ((!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & 
// !\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout )) # (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ((!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) # 
// (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout )))) ) )

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datab(!\dnum|dd1|converter|WideOr6~0_combout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|WideOr1~0 .extended_lut = "off";
defparam \dnum|dd1|converter|WideOr1~0 .lut_mask = 64'hDFCDDFCDCCCECCCE;
defparam \dnum|dd1|converter|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N9
cyclonev_lcell_comb \dnum|dd1|converter|WideOr0~0 (
// Equation(s):
// \dnum|dd1|converter|WideOr0~0_combout  = (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & 
// (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  $ (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout )))) # (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & 
// (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout  & (!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  $ (\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ))))

	.dataa(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datab(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datac(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[38]~6_combout ),
	.datad(!\dnum|dd1|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|WideOr0~0 .extended_lut = "off";
defparam \dnum|dd1|converter|WideOr0~0 .lut_mask = 64'hC210C210C210C210;
defparam \dnum|dd1|converter|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N33
cyclonev_lcell_comb \dnum|dd1|converter|segs[6]~0 (
// Equation(s):
// \dnum|dd1|converter|segs[6]~0_combout  = ( \dnum|dd1|converter|WideOr0~0_combout  & ( (!\dnum|dd1|n~0_combout ) # ((!\cpu|Reg[30][7]~q ) # (!\dnum|dd0|eno~0_combout )) ) ) # ( !\dnum|dd1|converter|WideOr0~0_combout  & ( !\dnum|dd0|eno~0_combout  ) )

	.dataa(!\dnum|dd1|n~0_combout ),
	.datab(!\cpu|Reg[30][7]~q ),
	.datac(!\dnum|dd0|eno~0_combout ),
	.datad(gnd),
	.datae(!\dnum|dd1|converter|WideOr0~0_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|converter|segs[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|converter|segs[6]~0 .extended_lut = "off";
defparam \dnum|dd1|converter|segs[6]~0 .lut_mask = 64'hF0F0FEFEF0F0FEFE;
defparam \dnum|dd1|converter|segs[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N30
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_5~17 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~17_sumout  = SUM(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~18  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~19  = SHARE(VCC)

	.dataa(gnd),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~18 ),
	.shareout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~19 ));
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~17 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~17 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~17 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N33
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_5~9 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~9_sumout  = SUM(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~19  ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~18  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~10  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~19  ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~18  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~11  = SHARE(GND)

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~18 ),
	.sharein(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~19 ),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~10 ),
	.shareout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~11 ));
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~9 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~9 .lut_mask = 64'h000000000000AAAA;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~9 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N36
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_5~13 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~13_sumout  = SUM(( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~11  ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~10  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~14  = CARRY(( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~11  ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~10  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~10 ),
	.sharein(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~11 ),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~14 ),
	.shareout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~15 ));
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~13 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~13 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~13 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N39
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_5~5 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~5_sumout  = SUM(( GND ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~15  ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~14  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~6  = CARRY(( GND ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~15  ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~14  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~7  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~14 ),
	.sharein(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~15 ),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~5_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~6 ),
	.shareout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~7 ));
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~5 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~5 .lut_mask = 64'h0000000000000000;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~5 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N42
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_5~1 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  = SUM(( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~7  ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~6  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~6 ),
	.sharein(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~7 ),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~1 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~1 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_5~1 .shared_arith = "on";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N15
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3_combout  = (\dnum|dd1|Div0|auto_generated|divider|divider|op_5~9_sumout  & !\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout )

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3 .lut_mask = 64'h4444444444444444;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N48
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4_combout  = ( !\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( \dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4 .lut_mask = 64'h3333333300000000;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N30
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_6~26 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~26 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N33
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_6~21 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~21_sumout  = SUM(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_6~26_cout  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~22  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_6~26_cout  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~21 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~21 .lut_mask = 64'h000000000000AAAA;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N36
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~17_sumout  = SUM(( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|op_5~17_sumout )) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ))) ) + ( GND ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_6~22  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~18  = CARRY(( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|op_5~17_sumout )) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & ((!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ))) ) + ( GND ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_6~22  ))

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datab(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h0000FFFF00005C5C;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N39
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4_combout ) # (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3_combout ) ) + ( VCC ) + ( 
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~18  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~10  = CARRY(( (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4_combout ) # (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3_combout ) ) + ( VCC ) + ( 
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~18  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~3_combout ),
	.datad(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~4_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h0000000000000FFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N42
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~13_sumout  = SUM(( GND ) + ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd1|Div0|auto_generated|divider|divider|op_5~13_sumout ) ) + ( 
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~10  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~14  = CARRY(( GND ) + ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd1|Div0|auto_generated|divider|divider|op_5~13_sumout ) ) + ( 
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~10  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000FF3300000000;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N45
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_6~6 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~6_cout  = CARRY(( VCC ) + ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & \dnum|dd1|Div0|auto_generated|divider|divider|op_5~5_sumout ) ) + ( 
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~14  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~5_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~6_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~6 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~6 .lut_mask = 64'h0000FF330000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N48
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_6~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N30
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5_sumout  = SUM(( !\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~6  = CARRY(( !\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  ) + ( !VCC ) + ( !VCC ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~7  = SHARE(VCC)

	.dataa(gnd),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~6 ),
	.shareout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~7 ));
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5 .lut_mask = 64'h0000FFFF0000CCCC;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N33
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9_sumout  = SUM(( !\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~7  ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~6  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~10  = CARRY(( !\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~7  ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~6  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~11  = SHARE(GND)

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~6 ),
	.sharein(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~7 ),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~10 ),
	.shareout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~11 ));
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9 .lut_mask = 64'h000000000000AAAA;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N36
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17_sumout  = SUM(( VCC ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~11  ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~10  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~18  = CARRY(( VCC ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~11  ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~10  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~19  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~10 ),
	.sharein(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~11 ),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~18 ),
	.shareout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~19 ));
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N39
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~13 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~13_sumout  = SUM(( GND ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~19  ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~18  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~14  = CARRY(( GND ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~19  ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~18  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~15  = SHARE(GND)

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~18 ),
	.sharein(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~19 ),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~13_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~14 ),
	.shareout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~15 ));
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~13 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~13 .lut_mask = 64'h0000000000000000;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~13 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N42
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  = SUM(( VCC ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~15  ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~14  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~14 ),
	.sharein(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~15 ),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1 .shared_arith = "on";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N9
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout  = (\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9_sumout  & !\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout )

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6 .lut_mask = 64'h4444444444444444;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N48
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7_combout  = ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ( !\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7 .lut_mask = 64'h00000000F0F0F0F0;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X60_Y4_N12
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( (\dnum|dd1|Div0|auto_generated|divider|divider|op_5~9_sumout  & 
// !\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ) ) ) # ( !\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout  & ( (\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_5~9_sumout ) ) )

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~9_sumout ),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_4~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1 .lut_mask = 64'h7777777744444444;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N54
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5_combout  = ( \dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & 
// \dnum|dd1|Div0|auto_generated|divider|divider|op_5~17_sumout ) ) ) # ( !\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout  & ( (\dnum|dd1|Div0|auto_generated|divider|divider|op_5~17_sumout ) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~17_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd0|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5 .lut_mask = 64'h3F3F3F3F0C0C0C0C;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N6
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_7~26 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~26 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N9
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_7~21 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~21_sumout  = SUM(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~26_cout  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~22  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~26_cout  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~22 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~21 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~21 .lut_mask = 64'h000000000000AAAA;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~21 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N12
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_7~17 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~17_sumout  = SUM(( GND ) + ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~22  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~18  = CARRY(( GND ) + ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_6~21_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~22  ))

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~22 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~17 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~17 .lut_mask = 64'h0000AF0500000000;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N15
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_6~17_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5_combout )) ) + ( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~18  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~14  = CARRY(( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_6~17_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5_combout )) ) + ( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~18  ))

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5_combout ),
	.datad(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h00000000000005AF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N18
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( GND ) + ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout )) ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~14  ))
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~10  = CARRY(( GND ) + ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_6~9_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout )) ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~14  ))

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000FA5000000000;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N21
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_7~6 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~6_cout  = CARRY(( VCC ) + ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (((\dnum|dd1|Div0|auto_generated|divider|divider|op_6~13_sumout )))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|op_5~13_sumout ))) ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~10  
// ))

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~13_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~6_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~6 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~6 .lut_mask = 64'h0000FB510000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N24
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N36
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N39
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5_sumout  = SUM(( !\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( VCC ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22_cout  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~6  = CARRY(( !\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  ) + ( VCC ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22_cout  ))

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5 .lut_mask = 64'h000000000000AAAA;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N42
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9_sumout  = SUM(( GND ) + ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~6  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~10  = CARRY(( GND ) + ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5_sumout ))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout )) ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~6  ))

	.dataa(gnd),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9 .lut_mask = 64'h0000CF0300000000;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N45
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13_sumout  = SUM(( (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7_combout ) # (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ) ) + ( VCC ) + ( 
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~10  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~14  = CARRY(( (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7_combout ) # (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ) ) + ( VCC ) + ( 
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~10  ))

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~6_combout ),
	.datab(gnd),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~7_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13 .lut_mask = 64'h0000000000005F5F;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N48
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~25 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~25_sumout  = SUM(( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17_sumout ) ) + ( GND ) + ( 
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~14  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~26  = CARRY(( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17_sumout ) ) + ( GND ) + ( 
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~14  ))

	.dataa(gnd),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~25_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~26 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~25 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~25 .lut_mask = 64'h0000FFFF000000CC;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~25 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N51
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~18 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~18_cout  = CARRY(( VCC ) + ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~13_sumout ) ) + ( 
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~26  ))

	.dataa(gnd),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~13_sumout ),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~26 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~18_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~18 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~18 .lut_mask = 64'h0000FF330000FFFF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N54
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~18_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N6
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4_combout  = (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9_sumout )) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout  & ((!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout )))

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~9_sumout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4 .lut_mask = 64'h7474747474747474;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N30
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout  = ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5_sumout  & ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ) # 
// (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ) ) ) # ( !\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5_sumout  & ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & 
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2 .lut_mask = 64'h00F000F0FFF0FFF0;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N3
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~0 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~0_combout  = (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & \dnum|dd1|Div0|auto_generated|divider|divider|op_6~9_sumout )

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~0 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~0 .lut_mask = 64'h0A0A0A0A0A0A0A0A;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N39
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~2 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~2_combout  = (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout )

	.dataa(gnd),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(gnd),
	.datad(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[21]~1_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~2_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~2 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~2 .lut_mask = 64'h0033003300330033;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~2 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N57
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[26]~6 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[26]~6_combout  = ( \dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5_combout  ) ) # ( 
// !\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ( \dnum|dd1|Div0|auto_generated|divider|divider|op_6~17_sumout  ) )

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~17_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[20]~5_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[26]~6_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[26]~6 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[26]~6 .lut_mask = 64'h5555555500FF00FF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[26]~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X61_Y4_N0
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[25]~7 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[25]~7_combout  = (!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~21_sumout )) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & ((!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout )))

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~21_sumout ),
	.datad(!\dnum|dd0|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[25]~7_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[25]~7 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[25]~7 .lut_mask = 64'h5F0A5F0A5F0A5F0A;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|StageOut[25]~7 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N0
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_8~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N3
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_8~22_cout  = CARRY(( !\dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout  ) + ( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(!\dnum|dd0|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h000000000000AAAA;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N6
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_8~18 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_8~18_cout  = CARRY(( GND ) + ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_7~21_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  & (!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout )) ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd0|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~21_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~18_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~18 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~18 .lut_mask = 64'h0000CF0300000000;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~18 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N9
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_8~14 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_8~14_cout  = CARRY(( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_7~17_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[25]~7_combout )) ) + ( VCC ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_8~18_cout  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[25]~7_combout ),
	.datad(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~17_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~18_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~14_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~14 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~14 .lut_mask = 64'h00000000000003CF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~14 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N12
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_8~10 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_8~10_cout  = CARRY(( GND ) + ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd1|Div0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[26]~6_combout )) ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_8~14_cout  ))

	.dataa(gnd),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[26]~6_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~13_sumout ),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~14_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~10_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~10 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~10 .lut_mask = 64'h0000FC3000000000;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~10 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N15
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_8~6 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_8~6_cout  = CARRY(( VCC ) + ( (!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\dnum|dd1|Div0|auto_generated|divider|divider|op_7~9_sumout )))) # 
// (\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  & (((\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~2_combout )) # (\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~0_combout ))) ) + ( 
// \dnum|dd1|Div0|auto_generated|divider|divider|op_8~10_cout  ))

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~0_combout ),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~9_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|StageOut[27]~2_combout ),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~10_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~6_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~6 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~6 .lut_mask = 64'h0000E2C00000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~6 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N18
cyclonev_lcell_comb \dnum|dd1|Div0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd1|Div0|auto_generated|divider|divider|op_8~6_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~6_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd1|Div0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N0
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26_cout  = CARRY(( VCC ) + ( VCC ) + ( !VCC ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26 .lut_mask = 64'h000000000000FFFF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N3
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5_sumout  = SUM(( !\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout  ) + ( VCC ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26_cout  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~6  = CARRY(( !\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout  ) + ( VCC ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~26_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~6 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5 .lut_mask = 64'h000000000000F0F0;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N6
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9_sumout  = SUM(( GND ) + ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout )) ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~6  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~10  = CARRY(( GND ) + ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5_sumout ))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout )) ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~6  ))

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~6 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~10 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9 .lut_mask = 64'h0000AF0500000000;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N9
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13_sumout  = SUM(( VCC ) + ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )) ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~10  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~14  = CARRY(( VCC ) + ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9_sumout ))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout )) ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~10  ))

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~10 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~14 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13 .lut_mask = 64'h0000FA500000FFFF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N12
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17_sumout  = SUM(( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4_combout )) ) + ( GND ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~14  ))
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~18  = CARRY(( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13_sumout ))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4_combout )) ) + ( GND ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~14  ))

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(gnd),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4_combout ),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~14 ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~18 ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17 .lut_mask = 64'h0000FFFF000005AF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N15
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~22 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~22_cout  = CARRY(( VCC ) + ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (((\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~25_sumout )))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17_sumout  & (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ))) ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~18  
// ))

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~17_sumout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_6~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~25_sumout ),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~18 ),
	.sharein(gnd),
	.combout(),
	.sumout(),
	.cout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~22_cout ),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~22 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~22 .lut_mask = 64'h0000EF450000FFFF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~22 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N18
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  = SUM(( VCC ) + ( GND ) + ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~22_cout  ))

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~22_cout ),
	.sharein(gnd),
	.combout(),
	.sumout(\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1 .lut_mask = 64'h0000FFFF0000FFFF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N3
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  = ( \dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5_sumout  & ( 
// !\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  ) ) ) # ( !\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5_sumout  ) ) # ( 
// !\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( !\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5_sumout  & ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  ) ) )

	.dataa(gnd),
	.datab(gnd),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datad(gnd),
	.datae(!\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0 .lut_mask = 64'h0F0F0000FFFFF0F0;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N24
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  = ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5_sumout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9_sumout )))) # (\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & ((!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ) # 
// ((!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout )))) ) ) # ( !\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5_sumout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9_sumout )))) # (\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// (!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ))) ) )

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~9_sumout ),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~5_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1 .lut_mask = 64'h10BA10BA54FE54FE;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N36
cyclonev_lcell_comb \dnum|dd2|Equal2~0 (
// Equation(s):
// \dnum|dd2|Equal2~0_combout  = ( \dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout  & ( (\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout  & \dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ) ) )

	.dataa(gnd),
	.datab(!\dnum|dd1|Div0|auto_generated|divider|divider|op_6~1_sumout ),
	.datac(!\dnum|dd1|Div0|auto_generated|divider|divider|op_5~1_sumout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_7~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|Equal2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Equal2~0 .extended_lut = "off";
defparam \dnum|dd2|Equal2~0 .lut_mask = 64'h0000000003030303;
defparam \dnum|dd2|Equal2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N42
cyclonev_lcell_comb \dnum|dd2|converter|WideOr6~0 (
// Equation(s):
// \dnum|dd2|converter|WideOr6~0_combout  = (\dnum|dd0|eno~0_combout  & ((!\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ) # (!\dnum|dd2|Equal2~0_combout )))

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\dnum|dd0|eno~0_combout ),
	.datac(!\dnum|dd2|Equal2~0_combout ),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|WideOr6~0 .extended_lut = "off";
defparam \dnum|dd2|converter|WideOr6~0 .lut_mask = 64'h3232323232323232;
defparam \dnum|dd2|converter|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N33
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  = ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9_sumout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13_sumout )))) # (\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (((!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout )) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ))) ) ) # ( !\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9_sumout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// (((\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13_sumout )))) # (\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout  & 
// ((\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout )))) ) )

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[25]~2_combout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~13_sumout ),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~9_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3 .lut_mask = 64'h0A1B0A1B5F1B5F1B;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X64_Y4_N27
cyclonev_lcell_comb \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5 (
// Equation(s):
// \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  = ( \dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17_sumout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout ) # 
// ((!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13_sumout )) # (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4_combout )))) ) ) # ( !\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17_sumout  & ( (\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout  & 
// ((!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13_sumout )) # (\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout  & 
// ((\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4_combout ))))) ) )

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~1_sumout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_7~13_sumout ),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[26]~4_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd2|Mod0|auto_generated|divider|divider|op_8~17_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5 .extended_lut = "off";
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5 .lut_mask = 64'h04150415AEBFAEBF;
defparam \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N24
cyclonev_lcell_comb \dnum|dd2|converter|WideOr6~1 (
// Equation(s):
// \dnum|dd2|converter|WideOr6~1_combout  = ( \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  & ( (!\dnum|dd2|converter|WideOr6~0_combout ) # ((\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & 
// (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  $ (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout )))) ) ) # ( !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  & ( 
// (!\dnum|dd2|converter|WideOr6~0_combout ) # ((!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  $ 
// (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout )))) ) )

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datac(!\dnum|dd2|converter|WideOr6~0_combout ),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datae(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|WideOr6~1_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|WideOr6~1 .extended_lut = "off";
defparam \dnum|dd2|converter|WideOr6~1 .lut_mask = 64'hF4F8F1F4F4F8F1F4;
defparam \dnum|dd2|converter|WideOr6~1 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N18
cyclonev_lcell_comb \dnum|dd2|converter|WideOr5~0 (
// Equation(s):
// \dnum|dd2|converter|WideOr5~0_combout  = ( \dnum|dd2|converter|WideOr6~0_combout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & 
// (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  $ (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout )))) # (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  & 
// ((!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ))) # (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout )))) ) ) # ( !\dnum|dd2|converter|WideOr6~0_combout  )

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd2|converter|WideOr6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|WideOr5~0 .extended_lut = "off";
defparam \dnum|dd2|converter|WideOr5~0 .lut_mask = 64'hFFFFFFFF01790179;
defparam \dnum|dd2|converter|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N21
cyclonev_lcell_comb \dnum|dd2|converter|WideOr4~0 (
// Equation(s):
// \dnum|dd2|converter|WideOr4~0_combout  = ( \dnum|dd2|converter|WideOr6~0_combout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & 
// (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ))) # (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  & 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & ((!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ) # (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout )))) ) ) # ( 
// !\dnum|dd2|converter|WideOr6~0_combout  )

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd2|converter|WideOr6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|WideOr4~0 .extended_lut = "off";
defparam \dnum|dd2|converter|WideOr4~0 .lut_mask = 64'hFFFFFFFF25012501;
defparam \dnum|dd2|converter|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N51
cyclonev_lcell_comb \dnum|dd2|converter|WideOr3~0 (
// Equation(s):
// \dnum|dd2|converter|WideOr3~0_combout  = ( \dnum|dd2|converter|WideOr6~0_combout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & ((!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout )) # (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & 
// (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout )))) # (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & 
// (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  $ ((\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout )))) ) ) # ( !\dnum|dd2|converter|WideOr6~0_combout  )

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd2|converter|WideOr6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|WideOr3~0 .extended_lut = "off";
defparam \dnum|dd2|converter|WideOr3~0 .lut_mask = 64'hFFFFFFFF61496149;
defparam \dnum|dd2|converter|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N57
cyclonev_lcell_comb \dnum|dd2|converter|WideOr2~0 (
// Equation(s):
// \dnum|dd2|converter|WideOr2~0_combout  = ( \dnum|dd2|converter|WideOr6~0_combout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ((!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & 
// ((\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ))) # (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout  & (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout )))) # 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  & ((\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout )))) ) ) # ( 
// !\dnum|dd2|converter|WideOr6~0_combout  )

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd2|converter|WideOr6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|WideOr2~0 .extended_lut = "off";
defparam \dnum|dd2|converter|WideOr2~0 .lut_mask = 64'hFFFFFFFF08EA08EA;
defparam \dnum|dd2|converter|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N54
cyclonev_lcell_comb \dnum|dd2|converter|WideOr1~0 (
// Equation(s):
// \dnum|dd2|converter|WideOr1~0_combout  = ( \dnum|dd2|converter|WideOr6~0_combout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & 
// (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  $ (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout )))) # (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & 
// (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  & ((!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ) # (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout )))) ) ) # ( 
// !\dnum|dd2|converter|WideOr6~0_combout  )

	.dataa(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datae(gnd),
	.dataf(!\dnum|dd2|converter|WideOr6~0_combout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|WideOr1~0 .extended_lut = "off";
defparam \dnum|dd2|converter|WideOr1~0 .lut_mask = 64'hFFFFFFFF2A062A06;
defparam \dnum|dd2|converter|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: MLABCELL_X65_Y4_N12
cyclonev_lcell_comb \dnum|dd2|converter|WideOr0~0 (
// Equation(s):
// \dnum|dd2|converter|WideOr0~0_combout  = ( \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  & ( (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & 
// (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout )) ) ) # ( !\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout  & ( 
// (!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & ((!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ))) # (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout  & 
// (\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout  & \dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout )) ) )

	.dataa(gnd),
	.datab(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[36]~1_combout ),
	.datac(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[35]~0_combout ),
	.datad(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[37]~3_combout ),
	.datae(!\dnum|dd2|Mod0|auto_generated|divider|divider|StageOut[38]~5_combout ),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|WideOr0~0 .extended_lut = "off";
defparam \dnum|dd2|converter|WideOr0~0 .lut_mask = 64'hCC0300C0CC0300C0;
defparam \dnum|dd2|converter|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N48
cyclonev_lcell_comb \dnum|dd2|converter|segs[6]~0 (
// Equation(s):
// \dnum|dd2|converter|segs[6]~0_combout  = ( \cpu|Reg[30][7]~q  & ( \dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( (!\dnum|dd0|eno~0_combout ) # ((!\dnum|dd2|Equal2~0_combout  & ((\dnum|dd2|converter|WideOr0~0_combout ))) # 
// (\dnum|dd2|Equal2~0_combout  & (\dnum|dd1|n~0_combout ))) ) ) ) # ( !\cpu|Reg[30][7]~q  & ( \dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( ((!\dnum|dd0|eno~0_combout ) # (\dnum|dd2|Equal2~0_combout )) # 
// (\dnum|dd2|converter|WideOr0~0_combout ) ) ) ) # ( \cpu|Reg[30][7]~q  & ( !\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( (!\dnum|dd0|eno~0_combout ) # (\dnum|dd2|converter|WideOr0~0_combout ) ) ) ) # ( !\cpu|Reg[30][7]~q  & ( 
// !\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout  & ( (!\dnum|dd0|eno~0_combout ) # (\dnum|dd2|converter|WideOr0~0_combout ) ) ) )

	.dataa(!\dnum|dd1|n~0_combout ),
	.datab(!\dnum|dd2|converter|WideOr0~0_combout ),
	.datac(!\dnum|dd2|Equal2~0_combout ),
	.datad(!\dnum|dd0|eno~0_combout ),
	.datae(!\cpu|Reg[30][7]~q ),
	.dataf(!\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|converter|segs[6]~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|converter|segs[6]~0 .extended_lut = "off";
defparam \dnum|dd2|converter|segs[6]~0 .lut_mask = 64'hFF33FF33FF3FFF35;
defparam \dnum|dd2|converter|segs[6]~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X62_Y4_N45
cyclonev_lcell_comb \dnum|dd2|eno~0 (
// Equation(s):
// \dnum|dd2|eno~0_combout  = (\dnum|dd0|eno~0_combout  & (\cpu|Reg[30][7]~q  & ((!\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ) # (!\dnum|dd2|Equal2~0_combout ))))

	.dataa(!\dnum|dd1|Div0|auto_generated|divider|divider|op_8~1_sumout ),
	.datab(!\dnum|dd0|eno~0_combout ),
	.datac(!\cpu|Reg[30][7]~q ),
	.datad(!\dnum|dd2|Equal2~0_combout ),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dnum|dd2|eno~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dnum|dd2|eno~0 .extended_lut = "off";
defparam \dnum|dd2|eno~0 .lut_mask = 64'h0302030203020302;
defparam \dnum|dd2|eno~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N11
dffeas \cpu|IP_OUT[2] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|IP [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP_OUT [2]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP_OUT[2] .is_wysiwyg = "true";
defparam \cpu|IP_OUT[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N14
dffeas \cpu|IP_OUT[3] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|IP [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP_OUT [3]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP_OUT[3] .is_wysiwyg = "true";
defparam \cpu|IP_OUT[3] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N6
cyclonev_lcell_comb \cpu|IP_OUT[1]~feeder (
// Equation(s):
// \cpu|IP_OUT[1]~feeder_combout  = ( \cpu|IP [1] )

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP [1]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\cpu|IP_OUT[1]~feeder_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \cpu|IP_OUT[1]~feeder .extended_lut = "off";
defparam \cpu|IP_OUT[1]~feeder .lut_mask = 64'h00000000FFFFFFFF;
defparam \cpu|IP_OUT[1]~feeder .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N7
dffeas \cpu|IP_OUT[1] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(\cpu|IP_OUT[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP_OUT [1]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP_OUT[1] .is_wysiwyg = "true";
defparam \cpu|IP_OUT[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N2
dffeas \cpu|IP_OUT[0] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|IP [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP_OUT [0]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP_OUT[0] .is_wysiwyg = "true";
defparam \cpu|IP_OUT[0] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N21
cyclonev_lcell_comb \dh|disp0|WideOr6~0 (
// Equation(s):
// \dh|disp0|WideOr6~0_combout  = ( \cpu|IP_OUT [1] & ( \cpu|IP_OUT [0] & ( (!\cpu|IP_OUT [2] & \cpu|IP_OUT [3]) ) ) ) # ( !\cpu|IP_OUT [1] & ( \cpu|IP_OUT [0] & ( !\cpu|IP_OUT [2] $ (\cpu|IP_OUT [3]) ) ) ) # ( !\cpu|IP_OUT [1] & ( !\cpu|IP_OUT [0] & ( 
// (\cpu|IP_OUT [2] & !\cpu|IP_OUT [3]) ) ) )

	.dataa(gnd),
	.datab(!\cpu|IP_OUT [2]),
	.datac(!\cpu|IP_OUT [3]),
	.datad(gnd),
	.datae(!\cpu|IP_OUT [1]),
	.dataf(!\cpu|IP_OUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr6~0 .extended_lut = "off";
defparam \dh|disp0|WideOr6~0 .lut_mask = 64'h30300000C3C30C0C;
defparam \dh|disp0|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N54
cyclonev_lcell_comb \dh|disp0|WideOr5~0 (
// Equation(s):
// \dh|disp0|WideOr5~0_combout  = ( \cpu|IP_OUT [3] & ( (!\cpu|IP_OUT [0] & ((\cpu|IP_OUT [2]))) # (\cpu|IP_OUT [0] & (\cpu|IP_OUT [1])) ) ) # ( !\cpu|IP_OUT [3] & ( (\cpu|IP_OUT [2] & (!\cpu|IP_OUT [1] $ (!\cpu|IP_OUT [0]))) ) )

	.dataa(!\cpu|IP_OUT [1]),
	.datab(!\cpu|IP_OUT [2]),
	.datac(!\cpu|IP_OUT [0]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr5~0 .extended_lut = "off";
defparam \dh|disp0|WideOr5~0 .lut_mask = 64'h1212121235353535;
defparam \dh|disp0|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N57
cyclonev_lcell_comb \dh|disp0|WideOr4~0 (
// Equation(s):
// \dh|disp0|WideOr4~0_combout  = ( \cpu|IP_OUT [0] & ( (\cpu|IP_OUT [1] & (\cpu|IP_OUT [2] & \cpu|IP_OUT [3])) ) ) # ( !\cpu|IP_OUT [0] & ( (!\cpu|IP_OUT [2] & (\cpu|IP_OUT [1] & !\cpu|IP_OUT [3])) # (\cpu|IP_OUT [2] & ((\cpu|IP_OUT [3]))) ) )

	.dataa(!\cpu|IP_OUT [1]),
	.datab(!\cpu|IP_OUT [2]),
	.datac(!\cpu|IP_OUT [3]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr4~0 .extended_lut = "off";
defparam \dh|disp0|WideOr4~0 .lut_mask = 64'h4343434301010101;
defparam \dh|disp0|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N30
cyclonev_lcell_comb \dh|disp0|WideOr3~0 (
// Equation(s):
// \dh|disp0|WideOr3~0_combout  = ( \cpu|IP_OUT [3] & ( (!\cpu|IP_OUT [2] & (!\cpu|IP_OUT [0] $ (!\cpu|IP_OUT [1]))) # (\cpu|IP_OUT [2] & (\cpu|IP_OUT [0] & \cpu|IP_OUT [1])) ) ) # ( !\cpu|IP_OUT [3] & ( (!\cpu|IP_OUT [2] & (\cpu|IP_OUT [0] & !\cpu|IP_OUT 
// [1])) # (\cpu|IP_OUT [2] & (!\cpu|IP_OUT [0] $ (\cpu|IP_OUT [1]))) ) )

	.dataa(gnd),
	.datab(!\cpu|IP_OUT [2]),
	.datac(!\cpu|IP_OUT [0]),
	.datad(!\cpu|IP_OUT [1]),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [3]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr3~0 .extended_lut = "off";
defparam \dh|disp0|WideOr3~0 .lut_mask = 64'h3C033C030CC30CC3;
defparam \dh|disp0|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N3
cyclonev_lcell_comb \dh|disp0|WideOr2~0 (
// Equation(s):
// \dh|disp0|WideOr2~0_combout  = ( \cpu|IP_OUT [1] & ( (\cpu|IP_OUT [0] & !\cpu|IP_OUT [3]) ) ) # ( !\cpu|IP_OUT [1] & ( (!\cpu|IP_OUT [2] & (\cpu|IP_OUT [0])) # (\cpu|IP_OUT [2] & ((!\cpu|IP_OUT [3]))) ) )

	.dataa(!\cpu|IP_OUT [0]),
	.datab(!\cpu|IP_OUT [2]),
	.datac(!\cpu|IP_OUT [3]),
	.datad(gnd),
	.datae(!\cpu|IP_OUT [1]),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr2~0 .extended_lut = "off";
defparam \dh|disp0|WideOr2~0 .lut_mask = 64'h7474505074745050;
defparam \dh|disp0|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N39
cyclonev_lcell_comb \dh|disp0|WideOr1~0 (
// Equation(s):
// \dh|disp0|WideOr1~0_combout  = ( \cpu|IP_OUT [0] & ( !\cpu|IP_OUT [3] $ (((\cpu|IP_OUT [2] & !\cpu|IP_OUT [1]))) ) ) # ( !\cpu|IP_OUT [0] & ( (!\cpu|IP_OUT [3] & (!\cpu|IP_OUT [2] & \cpu|IP_OUT [1])) ) )

	.dataa(gnd),
	.datab(!\cpu|IP_OUT [3]),
	.datac(!\cpu|IP_OUT [2]),
	.datad(!\cpu|IP_OUT [1]),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr1~0 .extended_lut = "off";
defparam \dh|disp0|WideOr1~0 .lut_mask = 64'h00C000C0C3CCC3CC;
defparam \dh|disp0|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N42
cyclonev_lcell_comb \dh|disp0|WideOr0~0 (
// Equation(s):
// \dh|disp0|WideOr0~0_combout  = ( \cpu|IP_OUT [1] & ( \cpu|IP_OUT [0] & ( (!\cpu|IP_OUT [2]) # (\cpu|IP_OUT [3]) ) ) ) # ( !\cpu|IP_OUT [1] & ( \cpu|IP_OUT [0] & ( (\cpu|IP_OUT [2]) # (\cpu|IP_OUT [3]) ) ) ) # ( \cpu|IP_OUT [1] & ( !\cpu|IP_OUT [0] ) ) # ( 
// !\cpu|IP_OUT [1] & ( !\cpu|IP_OUT [0] & ( !\cpu|IP_OUT [3] $ (!\cpu|IP_OUT [2]) ) ) )

	.dataa(gnd),
	.datab(!\cpu|IP_OUT [3]),
	.datac(gnd),
	.datad(!\cpu|IP_OUT [2]),
	.datae(!\cpu|IP_OUT [1]),
	.dataf(!\cpu|IP_OUT [0]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp0|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp0|WideOr0~0 .extended_lut = "off";
defparam \dh|disp0|WideOr0~0 .lut_mask = 64'h33CCFFFF33FFFF33;
defparam \dh|disp0|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: FF_X74_Y2_N50
dffeas \cpu|IP_OUT[5] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|IP [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP_OUT [5]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP_OUT[5] .is_wysiwyg = "true";
defparam \cpu|IP_OUT[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N17
dffeas \cpu|IP_OUT[4] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|IP [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP_OUT [4]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP_OUT[4] .is_wysiwyg = "true";
defparam \cpu|IP_OUT[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N53
dffeas \cpu|IP_OUT[6] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|IP [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP_OUT [6]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP_OUT[6] .is_wysiwyg = "true";
defparam \cpu|IP_OUT[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X74_Y2_N35
dffeas \cpu|IP_OUT[7] (
	.clk(\Clock~inputCLKENA0_outclk ),
	.d(gnd),
	.asdata(\cpu|IP [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\cpu|IP_OUT [7]),
	.prn(vcc));
// synopsys translate_off
defparam \cpu|IP_OUT[7] .is_wysiwyg = "true";
defparam \cpu|IP_OUT[7] .power_up = "low";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N24
cyclonev_lcell_comb \dh|disp1|WideOr6~0 (
// Equation(s):
// \dh|disp1|WideOr6~0_combout  = ( \cpu|IP_OUT [7] & ( (\cpu|IP_OUT [4] & (!\cpu|IP_OUT [5] $ (!\cpu|IP_OUT [6]))) ) ) # ( !\cpu|IP_OUT [7] & ( (!\cpu|IP_OUT [5] & (!\cpu|IP_OUT [4] $ (!\cpu|IP_OUT [6]))) ) )

	.dataa(!\cpu|IP_OUT [5]),
	.datab(!\cpu|IP_OUT [4]),
	.datac(!\cpu|IP_OUT [6]),
	.datad(gnd),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr6~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr6~0 .extended_lut = "off";
defparam \dh|disp1|WideOr6~0 .lut_mask = 64'h2828282812121212;
defparam \dh|disp1|WideOr6~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N27
cyclonev_lcell_comb \dh|disp1|WideOr5~0 (
// Equation(s):
// \dh|disp1|WideOr5~0_combout  = ( \cpu|IP_OUT [7] & ( (!\cpu|IP_OUT [4] & ((\cpu|IP_OUT [6]))) # (\cpu|IP_OUT [4] & (\cpu|IP_OUT [5])) ) ) # ( !\cpu|IP_OUT [7] & ( (\cpu|IP_OUT [6] & (!\cpu|IP_OUT [5] $ (!\cpu|IP_OUT [4]))) ) )

	.dataa(!\cpu|IP_OUT [5]),
	.datab(!\cpu|IP_OUT [4]),
	.datac(gnd),
	.datad(!\cpu|IP_OUT [6]),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [7]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr5~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr5~0 .extended_lut = "off";
defparam \dh|disp1|WideOr5~0 .lut_mask = 64'h0066006611DD11DD;
defparam \dh|disp1|WideOr5~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N36
cyclonev_lcell_comb \dh|disp1|WideOr4~0 (
// Equation(s):
// \dh|disp1|WideOr4~0_combout  = ( \cpu|IP_OUT [4] & ( (\cpu|IP_OUT [7] & (\cpu|IP_OUT [5] & \cpu|IP_OUT [6])) ) ) # ( !\cpu|IP_OUT [4] & ( (!\cpu|IP_OUT [7] & (\cpu|IP_OUT [5] & !\cpu|IP_OUT [6])) # (\cpu|IP_OUT [7] & ((\cpu|IP_OUT [6]))) ) )

	.dataa(!\cpu|IP_OUT [7]),
	.datab(gnd),
	.datac(!\cpu|IP_OUT [5]),
	.datad(!\cpu|IP_OUT [6]),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [4]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr4~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr4~0 .extended_lut = "off";
defparam \dh|disp1|WideOr4~0 .lut_mask = 64'h0A550A5500050005;
defparam \dh|disp1|WideOr4~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N15
cyclonev_lcell_comb \dh|disp1|WideOr3~0 (
// Equation(s):
// \dh|disp1|WideOr3~0_combout  = ( \cpu|IP_OUT [4] & ( \cpu|IP_OUT [5] & ( \cpu|IP_OUT [6] ) ) ) # ( !\cpu|IP_OUT [4] & ( \cpu|IP_OUT [5] & ( (\cpu|IP_OUT [7] & !\cpu|IP_OUT [6]) ) ) ) # ( \cpu|IP_OUT [4] & ( !\cpu|IP_OUT [5] & ( !\cpu|IP_OUT [6] ) ) ) # ( 
// !\cpu|IP_OUT [4] & ( !\cpu|IP_OUT [5] & ( (!\cpu|IP_OUT [7] & \cpu|IP_OUT [6]) ) ) )

	.dataa(!\cpu|IP_OUT [7]),
	.datab(gnd),
	.datac(gnd),
	.datad(!\cpu|IP_OUT [6]),
	.datae(!\cpu|IP_OUT [4]),
	.dataf(!\cpu|IP_OUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr3~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr3~0 .extended_lut = "off";
defparam \dh|disp1|WideOr3~0 .lut_mask = 64'h00AAFF00550000FF;
defparam \dh|disp1|WideOr3~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N48
cyclonev_lcell_comb \dh|disp1|WideOr2~0 (
// Equation(s):
// \dh|disp1|WideOr2~0_combout  = (!\cpu|IP_OUT [5] & ((!\cpu|IP_OUT [6] & ((\cpu|IP_OUT [4]))) # (\cpu|IP_OUT [6] & (!\cpu|IP_OUT [7])))) # (\cpu|IP_OUT [5] & (!\cpu|IP_OUT [7] & (\cpu|IP_OUT [4])))

	.dataa(!\cpu|IP_OUT [7]),
	.datab(!\cpu|IP_OUT [4]),
	.datac(!\cpu|IP_OUT [6]),
	.datad(!\cpu|IP_OUT [5]),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr2~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr2~0 .extended_lut = "off";
defparam \dh|disp1|WideOr2~0 .lut_mask = 64'h3A223A223A223A22;
defparam \dh|disp1|WideOr2~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N51
cyclonev_lcell_comb \dh|disp1|WideOr1~0 (
// Equation(s):
// \dh|disp1|WideOr1~0_combout  = ( \cpu|IP_OUT [5] & ( (!\cpu|IP_OUT [7] & ((!\cpu|IP_OUT [6]) # (\cpu|IP_OUT [4]))) ) ) # ( !\cpu|IP_OUT [5] & ( (\cpu|IP_OUT [4] & (!\cpu|IP_OUT [7] $ (\cpu|IP_OUT [6]))) ) )

	.dataa(!\cpu|IP_OUT [7]),
	.datab(!\cpu|IP_OUT [4]),
	.datac(gnd),
	.datad(!\cpu|IP_OUT [6]),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr1~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr1~0 .extended_lut = "off";
defparam \dh|disp1|WideOr1~0 .lut_mask = 64'h22112211AA22AA22;
defparam \dh|disp1|WideOr1~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X74_Y2_N33
cyclonev_lcell_comb \dh|disp1|WideOr0~0 (
// Equation(s):
// \dh|disp1|WideOr0~0_combout  = ( \cpu|IP_OUT [5] & ( (!\cpu|IP_OUT [6]) # ((!\cpu|IP_OUT [4]) # (\cpu|IP_OUT [7])) ) ) # ( !\cpu|IP_OUT [5] & ( (!\cpu|IP_OUT [6] & ((\cpu|IP_OUT [7]))) # (\cpu|IP_OUT [6] & ((!\cpu|IP_OUT [7]) # (\cpu|IP_OUT [4]))) ) )

	.dataa(!\cpu|IP_OUT [6]),
	.datab(gnd),
	.datac(!\cpu|IP_OUT [4]),
	.datad(!\cpu|IP_OUT [7]),
	.datae(gnd),
	.dataf(!\cpu|IP_OUT [5]),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\dh|disp1|WideOr0~0_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \dh|disp1|WideOr0~0 .extended_lut = "off";
defparam \dh|disp1|WideOr0~0 .lut_mask = 64'h55AF55AFFAFFFAFF;
defparam \dh|disp1|WideOr0~0 .shared_arith = "off";
// synopsys translate_on

// Location: LABCELL_X18_Y36_N0
cyclonev_lcell_comb \~QUARTUS_CREATED_GND~I (
// Equation(s):

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.datae(gnd),
	.dataf(gnd),
	.datag(gnd),
	.cin(gnd),
	.sharein(gnd),
	.combout(\~QUARTUS_CREATED_GND~I_combout ),
	.sumout(),
	.cout(),
	.shareout());
// synopsys translate_off
defparam \~QUARTUS_CREATED_GND~I .extended_lut = "off";
defparam \~QUARTUS_CREATED_GND~I .lut_mask = 64'h0000000000000000;
defparam \~QUARTUS_CREATED_GND~I .shared_arith = "off";
// synopsys translate_on

endmodule
