$date
	Sun Nov 20 15:13:26 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module pc_tb $end
$var wire 8 ! tstadrs_out [7:0] $end
$var reg 8 " tstadrs_in [7:0] $end
$var reg 1 # tstc_e $end
$var reg 1 $ tstclk $end
$var reg 1 % tsten_pc $end
$var reg 1 & tstrst $end
$scope module dut $end
$var wire 8 ' adrs_in [7:0] $end
$var wire 8 ( adrs_out [7:0] $end
$var wire 1 # c_e $end
$var wire 1 $ clk $end
$var wire 1 % en_pc $end
$var wire 1 & rst $end
$var reg 8 ) temp_adrs [7:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 )
b0 (
bx '
0&
1%
0$
1#
bx "
b0 !
$end
#5
b1 "
b1 '
1&
1$
#10
0$
#15
b1 !
b1 (
b1 )
b10 "
b10 '
1$
#20
0$
#25
b10 !
b10 (
b10 )
b11 "
b11 '
1$
#30
0$
#35
b11 !
b11 (
b11 )
0#
b100 "
b100 '
1$
#40
0$
#45
b100 !
b100 (
b100 )
1#
1$
#50
0$
#55
b101 "
b101 '
1$
#60
0$
#65
b101 !
b101 (
b101 )
1$
#70
0$
#75
1$
#80
0$
#85
1$
#90
0$
#95
1$
#100
0$
#105
1$
