{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1701748259694 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1701748259721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Dec 04 19:50:59 2023 " "Processing started: Mon Dec 04 19:50:59 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1701748259721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748259721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC " "Command: quartus_map --read_settings_files=on --write_settings_files=off DE1_SoC -c DE1_SoC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748259721 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1701748260454 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1701748260455 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "validate_move.sv 2 2 " "Found 2 design units, including 2 entities, in source file validate_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 validate_move " "Found entity 1: validate_move" {  } { { "validate_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/validate_move.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701748286195 ""} { "Info" "ISGN_ENTITY_NAME" "2 validate_move_tb " "Found entity 2: validate_move_tb" {  } { { "validate_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/validate_move.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701748286195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "set_move.sv 2 2 " "Found 2 design units, including 2 entities, in source file set_move.sv" { { "Info" "ISGN_ENTITY_NAME" "1 set_move " "Found entity 1: set_move" {  } { { "set_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/set_move.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701748286207 ""} { "Info" "ISGN_ENTITY_NAME" "2 set_move_tb " "Found entity 2: set_move_tb" {  } { { "set_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/set_move.sv" 64 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701748286207 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286207 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "screen_handler.sv(128) " "Verilog HDL information at screen_handler.sv(128): always construct contains both blocking and non-blocking assignments" {  } { { "screen_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/screen_handler.sv" 128 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701748286217 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "screen_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file screen_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 screen_handler " "Found entity 1: screen_handler" {  } { { "screen_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/screen_handler.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701748286218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file player_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 player_handler " "Found entity 1: player_handler" {  } { { "player_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/player_handler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701748286227 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286227 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "input_handler.sv(16) " "Verilog HDL information at input_handler.sv(16): always construct contains both blocking and non-blocking assignments" {  } { { "input_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/input_handler.sv" 16 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1701748286234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "input_handler.sv 2 2 " "Found 2 design units, including 2 entities, in source file input_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 input_handler " "Found entity 1: input_handler" {  } { { "input_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/input_handler.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701748286236 ""} { "Info" "ISGN_ENTITY_NAME" "2 input_handler_tb " "Found entity 2: input_handler_tb" {  } { { "input_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/input_handler.sv" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701748286236 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1_soc.sv 1 1 " "Found 1 design units, including 1 entities, in source file de1_soc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 DE1_SoC " "Found entity 1: DE1_SoC" {  } { { "DE1_SoC.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/DE1_SoC.sv" 15 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701748286246 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286246 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tic_tac_toe.sv 1 1 " "Found 1 design units, including 1 entities, in source file tic_tac_toe.sv" { { "Info" "ISGN_ENTITY_NAME" "1 tic_tac_toe " "Found entity 1: tic_tac_toe" {  } { { "tic_tac_toe.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/tic_tac_toe.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1701748286256 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286256 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable tic_tac_toe.sv(57) " "Verilog HDL Implicit Net warning at tic_tac_toe.sv(57): created implicit net for \"enable\"" {  } { { "tic_tac_toe.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/tic_tac_toe.sv" 57 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701748286257 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1_SoC " "Elaborating entity \"DE1_SoC\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1701748286306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tic_tac_toe tic_tac_toe:game " "Elaborating entity \"tic_tac_toe\" for hierarchy \"tic_tac_toe:game\"" {  } { { "DE1_SoC.sv" "game" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/DE1_SoC.sv" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701748286319 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "gamestate tic_tac_toe.sv(12) " "Verilog HDL warning at tic_tac_toe.sv(12): object gamestate used but never assigned" {  } { { "tic_tac_toe.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/tic_tac_toe.sv" 12 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1701748286325 "|DE1_SoC|tic_tac_toe:game"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "gamestate 0 tic_tac_toe.sv(12) " "Net \"gamestate\" at tic_tac_toe.sv(12) has no driver or initial value, using a default initial value '0'" {  } { { "tic_tac_toe.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/tic_tac_toe.sv" 12 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701748286325 "|DE1_SoC|tic_tac_toe:game"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "enable 0 tic_tac_toe.sv(57) " "Net \"enable\" at tic_tac_toe.sv(57) has no driver or initial value, using a default initial value '0'" {  } { { "tic_tac_toe.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/tic_tac_toe.sv" 57 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701748286326 "|DE1_SoC|tic_tac_toe:game"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "done 0 tic_tac_toe.sv(9) " "Net \"done\" at tic_tac_toe.sv(9) has no driver or initial value, using a default initial value '0'" {  } { { "tic_tac_toe.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/tic_tac_toe.sv" 9 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1701748286326 "|DE1_SoC|tic_tac_toe:game"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "input_handler tic_tac_toe:game\|input_handler:in_h " "Elaborating entity \"input_handler\" for hierarchy \"tic_tac_toe:game\|input_handler:in_h\"" {  } { { "tic_tac_toe.sv" "in_h" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/tic_tac_toe.sv" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701748286328 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "metaSW input_handler.sv(16) " "Verilog HDL Always Construct warning at input_handler.sv(16): inferring latch(es) for variable \"metaSW\", which holds its previous value in one or more paths through the always construct" {  } { { "input_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/input_handler.sv" 16 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701748286334 "|DE1_SoC|tic_tac_toe:game|input_handler:in_h"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "gameover input_handler.sv(7) " "Output port \"gameover\" at input_handler.sv(7) has no driver" {  } { { "input_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/input_handler.sv" 7 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701748286334 "|DE1_SoC|tic_tac_toe:game|input_handler:in_h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "metaSW\[0\] input_handler.sv(16) " "Inferred latch for \"metaSW\[0\]\" at input_handler.sv(16)" {  } { { "input_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/input_handler.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286334 "|DE1_SoC|tic_tac_toe:game|input_handler:in_h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "metaSW\[1\] input_handler.sv(16) " "Inferred latch for \"metaSW\[1\]\" at input_handler.sv(16)" {  } { { "input_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/input_handler.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286335 "|DE1_SoC|tic_tac_toe:game|input_handler:in_h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "metaSW\[2\] input_handler.sv(16) " "Inferred latch for \"metaSW\[2\]\" at input_handler.sv(16)" {  } { { "input_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/input_handler.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286335 "|DE1_SoC|tic_tac_toe:game|input_handler:in_h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "metaSW\[3\] input_handler.sv(16) " "Inferred latch for \"metaSW\[3\]\" at input_handler.sv(16)" {  } { { "input_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/input_handler.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286335 "|DE1_SoC|tic_tac_toe:game|input_handler:in_h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "metaSW\[4\] input_handler.sv(16) " "Inferred latch for \"metaSW\[4\]\" at input_handler.sv(16)" {  } { { "input_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/input_handler.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286335 "|DE1_SoC|tic_tac_toe:game|input_handler:in_h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "metaSW\[5\] input_handler.sv(16) " "Inferred latch for \"metaSW\[5\]\" at input_handler.sv(16)" {  } { { "input_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/input_handler.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286335 "|DE1_SoC|tic_tac_toe:game|input_handler:in_h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "metaSW\[6\] input_handler.sv(16) " "Inferred latch for \"metaSW\[6\]\" at input_handler.sv(16)" {  } { { "input_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/input_handler.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286335 "|DE1_SoC|tic_tac_toe:game|input_handler:in_h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "metaSW\[7\] input_handler.sv(16) " "Inferred latch for \"metaSW\[7\]\" at input_handler.sv(16)" {  } { { "input_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/input_handler.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286335 "|DE1_SoC|tic_tac_toe:game|input_handler:in_h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "metaSW\[8\] input_handler.sv(16) " "Inferred latch for \"metaSW\[8\]\" at input_handler.sv(16)" {  } { { "input_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/input_handler.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286335 "|DE1_SoC|tic_tac_toe:game|input_handler:in_h"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "metaSW\[9\] input_handler.sv(16) " "Inferred latch for \"metaSW\[9\]\" at input_handler.sv(16)" {  } { { "input_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/input_handler.sv" 16 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286335 "|DE1_SoC|tic_tac_toe:game|input_handler:in_h"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "player_handler tic_tac_toe:game\|player_handler:pl_h " "Elaborating entity \"player_handler\" for hierarchy \"tic_tac_toe:game\|player_handler:pl_h\"" {  } { { "tic_tac_toe.sv" "pl_h" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/tic_tac_toe.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701748286339 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 player_handler.sv(5) " "Verilog HDL assignment warning at player_handler.sv(5): truncated value with size 7 to match size of target (1)" {  } { { "player_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/player_handler.sv" 5 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701748286346 "|DE1_SoC|tic_tac_toe:game|player_handler:pl_h"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 player_handler.sv(9) " "Verilog HDL assignment warning at player_handler.sv(9): truncated value with size 7 to match size of target (1)" {  } { { "player_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/player_handler.sv" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701748286346 "|DE1_SoC|tic_tac_toe:game|player_handler:pl_h"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "7 1 player_handler.sv(11) " "Verilog HDL assignment warning at player_handler.sv(11): truncated value with size 7 to match size of target (1)" {  } { { "player_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/player_handler.sv" 11 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701748286346 "|DE1_SoC|tic_tac_toe:game|player_handler:pl_h"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX2 player_handler.sv(3) " "Output port \"HEX2\" at player_handler.sv(3) has no driver" {  } { { "player_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/player_handler.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701748286346 "|DE1_SoC|tic_tac_toe:game|player_handler:pl_h"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX3 player_handler.sv(3) " "Output port \"HEX3\" at player_handler.sv(3) has no driver" {  } { { "player_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/player_handler.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701748286346 "|DE1_SoC|tic_tac_toe:game|player_handler:pl_h"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX4 player_handler.sv(3) " "Output port \"HEX4\" at player_handler.sv(3) has no driver" {  } { { "player_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/player_handler.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701748286347 "|DE1_SoC|tic_tac_toe:game|player_handler:pl_h"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "HEX5 player_handler.sv(3) " "Output port \"HEX5\" at player_handler.sv(3) has no driver" {  } { { "player_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/player_handler.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701748286347 "|DE1_SoC|tic_tac_toe:game|player_handler:pl_h"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "player player_handler.sv(3) " "Output port \"player\" at player_handler.sv(3) has no driver" {  } { { "player_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/player_handler.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701748286347 "|DE1_SoC|tic_tac_toe:game|player_handler:pl_h"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "valid player_handler.sv(3) " "Output port \"valid\" at player_handler.sv(3) has no driver" {  } { { "player_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/player_handler.sv" 3 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1701748286347 "|DE1_SoC|tic_tac_toe:game|player_handler:pl_h"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "screen_handler tic_tac_toe:game\|screen_handler:scr_h " "Elaborating entity \"screen_handler\" for hierarchy \"tic_tac_toe:game\|screen_handler:scr_h\"" {  } { { "tic_tac_toe.sv" "scr_h" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/tic_tac_toe.sv" 50 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701748286353 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "grid_done screen_handler.sv(59) " "Verilog HDL or VHDL warning at screen_handler.sv(59): object \"grid_done\" assigned a value but never read" {  } { { "screen_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/screen_handler.sv" 59 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701748286362 "|DE1_SoC|tic_tac_toe:game|screen_handler:scr_h"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "line_coordinates screen_handler.sv(73) " "Verilog HDL or VHDL warning at screen_handler.sv(73): object \"line_coordinates\" assigned a value but never read" {  } { { "screen_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/screen_handler.sv" 73 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1701748286362 "|DE1_SoC|tic_tac_toe:game|screen_handler:scr_h"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 2 screen_handler.sv(122) " "Verilog HDL assignment warning at screen_handler.sv(122): truncated value with size 32 to match size of target (2)" {  } { { "screen_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/screen_handler.sv" 122 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701748286362 "|DE1_SoC|tic_tac_toe:game|screen_handler:scr_h"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 screen_handler.sv(123) " "Verilog HDL assignment warning at screen_handler.sv(123): truncated value with size 32 to match size of target (5)" {  } { { "screen_handler.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/screen_handler.sv" 123 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1701748286362 "|DE1_SoC|tic_tac_toe:game|screen_handler:scr_h"}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "grid_coordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"grid_coordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701748286362 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "line_coordinates " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"line_coordinates\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1701748286362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "set_move tic_tac_toe:game\|set_move:sm " "Elaborating entity \"set_move\" for hierarchy \"tic_tac_toe:game\|set_move:sm\"" {  } { { "tic_tac_toe.sv" "sm" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/tic_tac_toe.sv" 59 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701748286389 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "set_move.sv(9) " "Verilog HDL Case Statement information at set_move.sv(9): all case item expressions in this case statement are onehot" {  } { { "set_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/set_move.sv" 9 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701748286395 "|DE1_SoC|tic_tac_toe:game|set_move:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[0\]\[0\] set_move.sv(9) " "Inferred latch for \"gamestate_next\[0\]\[0\]\" at set_move.sv(9)" {  } { { "set_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/set_move.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286399 "|DE1_SoC|tic_tac_toe:game|set_move:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[0\]\[1\] set_move.sv(9) " "Inferred latch for \"gamestate_next\[0\]\[1\]\" at set_move.sv(9)" {  } { { "set_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/set_move.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286400 "|DE1_SoC|tic_tac_toe:game|set_move:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[1\]\[0\] set_move.sv(9) " "Inferred latch for \"gamestate_next\[1\]\[0\]\" at set_move.sv(9)" {  } { { "set_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/set_move.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286400 "|DE1_SoC|tic_tac_toe:game|set_move:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[1\]\[1\] set_move.sv(9) " "Inferred latch for \"gamestate_next\[1\]\[1\]\" at set_move.sv(9)" {  } { { "set_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/set_move.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286400 "|DE1_SoC|tic_tac_toe:game|set_move:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[2\]\[0\] set_move.sv(9) " "Inferred latch for \"gamestate_next\[2\]\[0\]\" at set_move.sv(9)" {  } { { "set_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/set_move.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286401 "|DE1_SoC|tic_tac_toe:game|set_move:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[2\]\[1\] set_move.sv(9) " "Inferred latch for \"gamestate_next\[2\]\[1\]\" at set_move.sv(9)" {  } { { "set_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/set_move.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286401 "|DE1_SoC|tic_tac_toe:game|set_move:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[3\]\[0\] set_move.sv(9) " "Inferred latch for \"gamestate_next\[3\]\[0\]\" at set_move.sv(9)" {  } { { "set_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/set_move.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286401 "|DE1_SoC|tic_tac_toe:game|set_move:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[3\]\[1\] set_move.sv(9) " "Inferred latch for \"gamestate_next\[3\]\[1\]\" at set_move.sv(9)" {  } { { "set_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/set_move.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286401 "|DE1_SoC|tic_tac_toe:game|set_move:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[4\]\[0\] set_move.sv(9) " "Inferred latch for \"gamestate_next\[4\]\[0\]\" at set_move.sv(9)" {  } { { "set_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/set_move.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286402 "|DE1_SoC|tic_tac_toe:game|set_move:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[4\]\[1\] set_move.sv(9) " "Inferred latch for \"gamestate_next\[4\]\[1\]\" at set_move.sv(9)" {  } { { "set_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/set_move.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286402 "|DE1_SoC|tic_tac_toe:game|set_move:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[5\]\[0\] set_move.sv(9) " "Inferred latch for \"gamestate_next\[5\]\[0\]\" at set_move.sv(9)" {  } { { "set_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/set_move.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286402 "|DE1_SoC|tic_tac_toe:game|set_move:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[5\]\[1\] set_move.sv(9) " "Inferred latch for \"gamestate_next\[5\]\[1\]\" at set_move.sv(9)" {  } { { "set_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/set_move.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286403 "|DE1_SoC|tic_tac_toe:game|set_move:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[6\]\[0\] set_move.sv(9) " "Inferred latch for \"gamestate_next\[6\]\[0\]\" at set_move.sv(9)" {  } { { "set_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/set_move.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286403 "|DE1_SoC|tic_tac_toe:game|set_move:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[6\]\[1\] set_move.sv(9) " "Inferred latch for \"gamestate_next\[6\]\[1\]\" at set_move.sv(9)" {  } { { "set_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/set_move.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286403 "|DE1_SoC|tic_tac_toe:game|set_move:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[7\]\[0\] set_move.sv(9) " "Inferred latch for \"gamestate_next\[7\]\[0\]\" at set_move.sv(9)" {  } { { "set_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/set_move.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286403 "|DE1_SoC|tic_tac_toe:game|set_move:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[7\]\[1\] set_move.sv(9) " "Inferred latch for \"gamestate_next\[7\]\[1\]\" at set_move.sv(9)" {  } { { "set_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/set_move.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286403 "|DE1_SoC|tic_tac_toe:game|set_move:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[8\]\[0\] set_move.sv(9) " "Inferred latch for \"gamestate_next\[8\]\[0\]\" at set_move.sv(9)" {  } { { "set_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/set_move.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286404 "|DE1_SoC|tic_tac_toe:game|set_move:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[8\]\[1\] set_move.sv(9) " "Inferred latch for \"gamestate_next\[8\]\[1\]\" at set_move.sv(9)" {  } { { "set_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/set_move.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286404 "|DE1_SoC|tic_tac_toe:game|set_move:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[9\]\[0\] set_move.sv(9) " "Inferred latch for \"gamestate_next\[9\]\[0\]\" at set_move.sv(9)" {  } { { "set_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/set_move.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286404 "|DE1_SoC|tic_tac_toe:game|set_move:sm"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "gamestate_next\[9\]\[1\] set_move.sv(9) " "Inferred latch for \"gamestate_next\[9\]\[1\]\" at set_move.sv(9)" {  } { { "set_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/set_move.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286404 "|DE1_SoC|tic_tac_toe:game|set_move:sm"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "validate_move tic_tac_toe:game\|validate_move:vm " "Elaborating entity \"validate_move\" for hierarchy \"tic_tac_toe:game\|validate_move:vm\"" {  } { { "tic_tac_toe.sv" "vm" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/tic_tac_toe.sv" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701748286439 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "validate_move.sv(9) " "Verilog HDL Case Statement information at validate_move.sv(9): all case item expressions in this case statement are onehot" {  } { { "validate_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/validate_move.sv" 9 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1701748286441 "|DE1_SoC|tic_tac_toe:game|validate_move:vm"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "valid validate_move.sv(9) " "Verilog HDL Always Construct warning at validate_move.sv(9): inferring latch(es) for variable \"valid\", which holds its previous value in one or more paths through the always construct" {  } { { "validate_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/validate_move.sv" 9 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1701748286442 "|DE1_SoC|tic_tac_toe:game|validate_move:vm"}
{ "Error" "EVRFX_SV_NON_COMB_IN_ALWAYS_COMB" "validate_move.sv(9) " "SystemVerilog RTL Coding error at validate_move.sv(9): always_comb construct does not infer purely combinational logic." {  } { { "validate_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/validate_move.sv" 9 0 0 } }  } 0 10166 "SystemVerilog RTL Coding error at %1!s!: always_comb construct does not infer purely combinational logic." 0 0 "Analysis & Synthesis" 0 -1 1701748286442 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "valid validate_move.sv(9) " "Inferred latch for \"valid\" at validate_move.sv(9)" {  } { { "validate_move.sv" "" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/validate_move.sv" 9 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286443 "|DE1_SoC|tic_tac_toe:game|validate_move:vm"}
{ "Error" "ESGN_USER_HIER_ELABORATION_FAILURE" "tic_tac_toe:game\|validate_move:vm " "Can't elaborate user hierarchy \"tic_tac_toe:game\|validate_move:vm\"" {  } { { "tic_tac_toe.sv" "vm" { Text "//Mac/Home/Desktop/EE371/Git-EE371/CSE371/lab6/tic_tac_toe.sv" 65 0 0 } }  } 0 12152 "Can't elaborate user hierarchy \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1701748286444 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/Desktop/EE371/Git-EE371/CSE371/lab6/output_files/DE1_SoC.map.smsg " "Generated suppressed messages file /Desktop/EE371/Git-EE371/CSE371/lab6/output_files/DE1_SoC.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286518 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 22 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 22 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "13169 " "Peak virtual memory: 13169 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1701748286622 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Dec 04 19:51:26 2023 " "Processing ended: Mon Dec 04 19:51:26 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1701748286622 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:27 " "Elapsed time: 00:00:27" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1701748286622 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:01:03 " "Total CPU time (on all processors): 00:01:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1701748286622 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1701748286622 ""}
